# //  ModelSim SE 6.5 Jan 22 2009 
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do sim32.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
# ** Warning: ./src/t_altivec_env_pkg.sv(269): Unterminated string literal continues onto next line.
# -- Skipping package t_altivec_env_pkg
# -- Skipping module altivec_dut
# -- Skipping module altivec_sva
# -- Skipping module top_class_based
# -- Compiling module vsfx_top
# -- Skipping module vaddsws
# -- Skipping module vsububm
# -- Skipping module vavgsh
# -- Skipping module vcmpequh
# -- Skipping module vslb
# 
# Top level modules:
# 	top_class_based
# 	vsububm
# 	vavgsh
# 	vcmpequh
# 	vslb
# Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
# ** Warning: ./src/t_altivec_env_pkg.sv(269): Unterminated string literal continues onto next line.
# -- Skipping package t_altivec_env_pkg
# -- Skipping module altivec_dut
# -- Skipping module altivec_sva
# -- Skipping module top_class_based
# -- Skipping module vsfx_top
# -- Skipping module vaddsws
# -- Skipping module vsububm
# -- Skipping module vavgsh
# -- Skipping module vcmpequh
# -- Skipping module vslb
# 
# Top level modules:
# 	top_class_based
# 	vsububm
# 	vavgsh
# 	vcmpequh
# 	vslb
# vsim -c -wlfdeleteonquit -novopt -sv_lib altivec32 top_class_based 
# Loading sv_std.std
# Loading work.t_altivec_env_pkg
# Loading work.top_class_based
# Loading work.altivec_dut
# Refreshing C:\Users\shintaku\Desktop\AltiVec\module_verification\work.vsfx_top
# Loading work.vsfx_top
# Loading work.vaddsws
# Loading work.altivec_sva
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(64): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/sub0
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(64): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(65): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/sub1
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(65): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(66): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/sub2
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(66): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(67): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/sub3
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(67): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(69): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/avg0
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(69): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(70): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/avg1
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(70): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(71): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/avg2
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(71): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(72): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/avg3
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(72): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(74): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/cmp0
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(74): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(75): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/cmp1
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(75): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(76): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/cmp2
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(76): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(77): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/cmp3
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(77): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(79): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/shift0
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(79): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(80): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/shift1
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(80): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(81): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/shift2
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(81): [TFMPC] - Missing connection for port 'sat'.
# ** Warning: (vsim-3017) ../src/altivec_design/vsfx/vsfx_top.v(82): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /top_class_based/dut/vstop/shift3
# ** Warning: (vsim-3722) ../src/altivec_design/vsfx/vsfx_top.v(82): [TFMPC] - Missing connection for port 'sat'.
# Loading .\altivec32.dll
# -> vra = 1f3de4b432a89de0b17860155d6e9ba3, vrb = 3325589255c7df1bfeae777877e5b4b8, ins =   4(vaddsws   )
#           1
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1f3de4b4_32a89de0_b1786015_5d6e9ba3
#                  vrb = 33255892_55c7df1b_feae7778_77e5b4b8
# software result: vrt = 52633d46_7fffffff_b026d78d_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 133 ns Started: 113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c2ac329544d9de8103d0025716f5adbf, vrb = ba7eee58ca891ebca8ab812d28e7624e, ins =  15(vsububm   )
#           2
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c2ac3295_44d9de81_03d00257_16f5adbf
#                  vrb = ba7eee58_ca891ebc_a8ab812d_28e7624e
# software result: vrt = 082e443d_7a50c0c5_5b25812a_ee0e4b71
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 173 ns Started: 153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 99a98b057497db82973607b8ad63c705, vrb = 7ef7c3ffad138d84f9a9010b639ed51b, ins =  15(vsububm   )
#           3
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 99a98b05_7497db82_973607b8_ad63c705
#                  vrb = 7ef7c3ff_ad138d84_f9a9010b_639ed51b
# software result: vrt = 1bb2c806_c7844efe_9e8d06ad_4ac5f2ea
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 213 ns Started: 193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 609c6552a4bf24608ecda8dc7921cd25, vrb = d31ad7516e87bc654ed5161bf0fd5f28, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 253 ns Started: 233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f0c8863ba5df37a6e27e3990c9771fd, vrb = 7ecb0c33a15af97cfe13b2d814d2aa37, ins =   4(vaddsws   )
#           5
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 7f0c8863_ba5df37a_6e27e399_0c9771fd
#                  vrb = 7ecb0c33_a15af97c_fe13b2d8_14d2aa37
# software result: vrt = 7fffffff_80000000_6c3b9671_216a1c34
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 293 ns Started: 273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5f1911014241bcfd4f684d404b0e3ce3, vrb = e0200cc38bbf6b8d74f0ce98310823b6, ins =   4(vaddsws   )
#           6
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 5f191101_4241bcfd_4f684d40_4b0e3ce3
#                  vrb = e0200cc3_8bbf6b8d_74f0ce98_310823b6
# software result: vrt = 3f391dc4_ce01288a_7fffffff_7c166099
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 333 ns Started: 313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 698a9bb9a39035e66bd02f80cb6cf69c, vrb = 64edddb0e178a1a66023998529c13eab, ins =   4(vaddsws   )
#           7
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 698a9bb9_a39035e6_6bd02f80_cb6cf69c
#                  vrb = 64edddb0_e178a1a6_60239985_29c13eab
# software result: vrt = 7fffffff_8508d78c_7fffffff_f52e3547
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 373 ns Started: 353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1cfcbd134933a1350f9ab0247d75be13, vrb = 65c050dd160cc500de82f3700efb95f9, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 413 ns Started: 393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2b974c21f2ade16c9c314e25304c8aff, vrb = 32498fe960c56f1b355de93be4c74ad2, ins =  62(vslb      )
#           9
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 2b974c21_f2ade16c_9c314e25_304c8aff
#                  vrb = 32498fe9_60c56f1b_355de93b_e4c74ad2
# software result: vrt = ac2e0042_f2a08060_80209c28_000028fc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 453 ns Started: 433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e54cbc368ee09ee46c7be957fb13e8fa, vrb = a27fb9f9bbe9a486b46707333a774beb, ins =  15(vsububm   )
#          10
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e54cbc36_8ee09ee4_6c7be957_fb13e8fa
#                  vrb = a27fb9f9_bbe9a486_b4670733_3a774beb
# software result: vrt = 43cd033d_d3f7fa5e_b814e224_c19c9d0f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 493 ns Started: 473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 74c69c6643bc7b8008f1dffe7cca299b, vrb = 882047c0ca87d5add59065876eb96aa1, ins =  15(vsububm   )
#          11
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 74c69c66_43bc7b80_08f1dffe_7cca299b
#                  vrb = 882047c0_ca87d5ad_d5906587_6eb96aa1
# software result: vrt = eca655a6_7935a6d3_33617a77_0e11bffa
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 533 ns Started: 513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6fba34ff343f06fcc42993b365bbfb1b, vrb = 61ce6f6961f26fa057875278d023f560, ins =  22(vavgsh    )
#          12
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 6fba34ff_343f06fc_c42993b3_65bbfb1b
#                  vrb = 61ce6f69_61f26fa0_57875278_d023f560
# software result: vrt = 68c45234_4b193b4e_0dd8f316_1aeff83e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 573 ns Started: 553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c0daf374b725870c3efb55ddb309aa57, vrb = 7e608db5deaa23b4f93054bdb7e168dc, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 613 ns Started: 593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 818288004e1b6bc1b1c768494feada9b, vrb = 280260dfb44c400614c61938c738a057, ins =  62(vslb      )
#          14
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 81828800_4e1b6bc1_b1c76849_4feada9b
#                  vrb = 280260df_b44c4006_14c61938_c738a057
# software result: vrt = 81088800_e0b06b40_10c0d049_80eada80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 653 ns Started: 633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b0e8983e3223e63d1cab548c61ee8c56, vrb = f1bb719980884364eecfeb977ab4e281, ins =   4(vaddsws   )
#          15
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b0e8983e_3223e63d_1cab548c_61ee8c56
#                  vrb = f1bb7199_80884364_eecfeb97_7ab4e281
# software result: vrt = a2a409d7_b2ac29a1_0b7b4023_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 693 ns Started: 673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7193a0b46aa22b554b6e1b573c8cf7d9, vrb = 97abbd86f2d41b5c81b5ea0df0b4a7c4, ins =  15(vsububm   )
#          16
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7193a0b4_6aa22b55_4b6e1b57_3c8cf7d9
#                  vrb = 97abbd86_f2d41b5c_81b5ea0d_f0b4a7c4
# software result: vrt = dae8e32e_78ce10f9_cab9314a_4cd85015
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 733 ns Started: 713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c468117f4b67311d64d914ebf35efb8f, vrb = dccd1de814b57af30ecfc226b757310d, ins =  62(vslb      )
#          17
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c468117f_4b67311d_64d914eb_f35efb8f
#                  vrb = dccd1de8_14b57af3_0ecfc226_b757310d
# software result: vrt = 4000207f_b0e0c4e8_008050c0_8000f6e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 773 ns Started: 753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 08713f704d116b74fa5b28deba88aaa0, vrb = 485ed7f8100067487b07a1d4ae9c1aa5, ins =  22(vavgsh    )
#          18
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 08713f70_4d116b74_fa5b28de_ba88aaa0
#                  vrb = 485ed7f8_10006748_7b07a1d4_ae9c1aa5
# software result: vrt = 28680bb4_2e89695e_3ab1e559_b492e2a3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 813 ns Started: 793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c2bb697dc5b4c3441ff061ee9b7aa2ef, vrb = 9a53b792b081917fcbb8c544aef60f89, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 853 ns Started: 833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ebcb507a2cc32ab34e6070d8cee254ef, vrb = 1259353f1a6dfcf48415123f2d77c539, ins =  15(vsububm   )
#          20
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ebcb507a_2cc32ab3_4e6070d8_cee254ef
#                  vrb = 1259353f_1a6dfcf4_8415123f_2d77c539
# software result: vrt = d9721b3b_12562ebf_ca4b5e99_a16b8fb6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 893 ns Started: 873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c32241b5c52fffc56f65d378b36f74b3, vrb = 66aa28c488374104c1b5b0322b35baaa, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 933 ns Started: 913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ddad6868e54ce219661432bbec2b6b8d, vrb = e47c1a27c33c74ce893884f300cbb143, ins =  22(vavgsh    )
#          22
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ddad6868_e54ce219_661432bb_ec2b6b8d
#                  vrb = e47c1a27_c33c74ce_893884f3_00cbb143
# software result: vrt = e1154148_d4442b74_f7a6dbd7_f67b0e68
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 973 ns Started: 953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 19a8a1495aa4fc4287dfd30dd7e32aeb, vrb = f8535bc41e92f2aae8203e16a6dc445f, ins =  22(vavgsh    )
#          23
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 19a8a149_5aa4fc42_87dfd30d_d7e32aeb
#                  vrb = f8535bc4_1e92f2aa_e8203e16_a6dc445f
# software result: vrt = 08fefe87_3c9bf776_b8000892_bf6037a5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1013 ns Started: 993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b694e1fbf6385a7c103a4a6a7493dc0b, vrb = b84153a6feb21b28f126bf7cc92b775f, ins =  15(vsububm   )
#          24
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b694e1fb_f6385a7c_103a4a6a_7493dc0b
#                  vrb = b84153a6_feb21b28_f126bf7c_c92b775f
# software result: vrt = fe538e55_f8863f54_1f148bee_ab6865ac
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1053 ns Started: 1033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1b5f00b8df7e2b6607b547b7f25234a2, vrb = b63acbb5c8e4a7f1920d099876a8095e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1093 ns Started: 1073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e1af763b3d859ce8ed1b106f184bfc0, vrb = 9b50e8651b9c49804397797863db2e10, ins =  62(vslb      )
#          26
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4e1af763_b3d859ce_8ed1b106_f184bfc0
#                  vrb = 9b50e865_1b9c4980_43977978_63db2e10
# software result: vrt = 701af760_9880b2ce_70806206_8820c0c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1133 ns Started: 1113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b4cf40c357f973ae762958998c4af17c, vrb = 55dcdcb77a1c88615b01eb0039923b9d, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1173 ns Started: 1153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b014af0ed3d10a78317a72518ebd73c1, vrb = 668aab3248866bc0df73a89af0951c00, ins =   4(vaddsws   )
#          28
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b014af0e_d3d10a78_317a7251_8ebd73c1
#                  vrb = 668aab32_48866bc0_df73a89a_f0951c00
# software result: vrt = 169f5a40_1c577638_10ee1aeb_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1213 ns Started: 1193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b52aae3d18af44324741d0debc941f1f, vrb = ca0a86d9ae9cbdd68246343c98c75ff1, ins =  62(vslb      )
#          29
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b52aae3d_18af4432_4741d0de_bc941f1f
#                  vrb = ca0a86d9_ae9cbdd6_8246343c_98c75ff1
# software result: vrt = d4a8807a_00f08080_1c4000e0_bc00803e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1253 ns Started: 1233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 71b274d25cc29c73573dd3969c6db0af, vrb = d793d0827725f310c233f39ccb4307a6, ins =  22(vavgsh    )
#          30
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 71b274d2_5cc29c73_573dd396_9c6db0af
#                  vrb = d793d082_7725f310_c233f39c_cb4307a6
# software result: vrt = 24a322aa_69f4c7c2_0cb8e399_b3d8dc2b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1293 ns Started: 1273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c39c60f03c599af8cd35120e10149e2d, vrb = b6a57f985cde46c59defeee8a633cf02, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1333 ns Started: 1313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 05c9f7a6b6b332d03a17f17a902540a7, vrb = ea4073eb46d115d1de6e9a02dcc39d1b, ins =   4(vaddsws   )
#          32
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 05c9f7a6_b6b332d0_3a17f17a_902540a7
#                  vrb = ea4073eb_46d115d1_de6e9a02_dcc39d1b
# software result: vrt = f00a6b91_fd8448a1_18868b7c_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1373 ns Started: 1353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a8434e44bc88eac6993607d65fc75a04, vrb = bd436ed1ea3589174db3fab2adb23147, ins =  62(vslb      )
#          33
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a8434e44_bc88eac6_993607d6_5fc75a04
#                  vrb = bd436ed1_ea358917_4db3fab2_adb23147
# software result: vrt = 00188088_f000d400_20b01c58_e01cb400
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1413 ns Started: 1393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 36d77013077e0233425b1f81b9e75fd4, vrb = 7a6d38a2bd7e69634ff038a27b84cf75, ins =  15(vsububm   )
#          34
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 36d77013_077e0233_425b1f81_b9e75fd4
#                  vrb = 7a6d38a2_bd7e6963_4ff038a2_7b84cf75
# software result: vrt = bc6a3871_4a0099d0_f36be7df_3e63905f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1453 ns Started: 1433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2117fd869f82299f2f16b5513c22e42d, vrb = 01bf998238d41e3cb94dbc11c009e8ce, ins =  15(vsububm   )
#          35
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 2117fd86_9f82299f_2f16b551_3c22e42d
#                  vrb = 01bf9982_38d41e3c_b94dbc11_c009e8ce
# software result: vrt = 20586404_67ae0b63_76c9f940_7c19fc5f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1493 ns Started: 1473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c900c0412021aac0e2553115423faa4b, vrb = 198e16c2d40b33c26d96dccebf5d03c3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1533 ns Started: 1513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 922ae184898a7a52ce28393b0e02b0bd, vrb = 7abe6f913490cb34e79e81e98bee1ad4, ins =  62(vslb      )
#          37
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 922ae184_898a7a52_ce28393b_0e02b0bd
#                  vrb = 7abe6f91_3490cb34_e79e81e9_8bee1ad4
# software result: vrt = 48808008_908ad020_00007276_7080c0d0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1573 ns Started: 1553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5d6162af1b62906f6e67cb850e1aaf2a, vrb = 946dbac415b174159345aea7471b9b7d, ins =   4(vaddsws   )
#          38
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 5d6162af_1b62906f_6e67cb85_0e1aaf2a
#                  vrb = 946dbac4_15b17415_9345aea7_471b9b7d
# software result: vrt = f1cf1d73_31140484_01ad7a2c_55364aa7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1613 ns Started: 1593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bd31f7a91d58260026ced4d361182a6f, vrb = ab46e964a0994b23335383fd0df29733, ins =  15(vsububm   )
#          39
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = bd31f7a9_1d582600_26ced4d3_61182a6f
#                  vrb = ab46e964_a0994b23_335383fd_0df29733
# software result: vrt = 12eb0e45_7dbfdbdd_f37b51d6_5426933c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1653 ns Started: 1633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bb78b9acd91434c0adac9ef6826a82db, vrb = e1240fcee9769e2da1072329c8a61f15, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1693 ns Started: 1673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 616cfdbf798f3eb958557c7d672278c2, vrb = 0c4c5a3df6fd08fa91348a19bb11effe, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1733 ns Started: 1713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = de9697e0ec116c176a9927c671a0bd78, vrb = 7df5a7c257cd0c27db35667a5fe61a1c, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1773 ns Started: 1753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0421a21b0ea0d67b64cf652b6cc14bcf, vrb = 2b63002d6f773a82d4d72e5ab43e765f, ins =  22(vavgsh    )
#          43
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0421a21b_0ea0d67b_64cf652b_6cc14bcf
#                  vrb = 2b63002d_6f773a82_d4d72e5a_b43e765f
# software result: vrt = 17c2d124_3f0c087f_1cd349c3_10806117
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1813 ns Started: 1793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e44b03bb9777d446c97d78237b6fc467, vrb = 8d67cf16e2a150ce50b964877161d3a4, ins =   4(vaddsws   )
#          44
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e44b03bb_9777d446_c97d7823_7b6fc467
#                  vrb = 8d67cf16_e2a150ce_50b96487_7161d3a4
# software result: vrt = 80000000_80000000_1a36dcaa_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1853 ns Started: 1833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 040babf6413cbfe044539d5afea81d97, vrb = 7070616649b9f338137e19496897c183, ins =  22(vavgsh    )
#          45
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 040babf6_413cbfe0_44539d5a_fea81d97
#                  vrb = 70706166_49b9f338_137e1949_6897c183
# software result: vrt = 3a3e06ae_457bd98c_2be9db52_33a0ef8d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1893 ns Started: 1873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 551da0cff1b63a21cabed88a6a245c93, vrb = ff7364f0f7d172912c54bc4942a9efe5, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1933 ns Started: 1913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2a802cc8a8f2c75ae0207ba4c13c9735, vrb = 83f7235bb76672be473205dbe127c06a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 1973 ns Started: 1953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 18bbfc651a62139db7a4138933b7478a, vrb = b4017951b9ac376d620e9b267c790dff, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2013 ns Started: 1993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3d4b4e8a89ca1f3c11d9c26987ac3e69, vrb = a734dffd4a602a6b9895eb3e823a9233, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2053 ns Started: 2033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5ed6318855ddf20bf5a21fba237589cc, vrb = 453e6f2ee928f2391e49f5c252be8004, ins =  22(vavgsh    )
#          50
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 5ed63188_55ddf20b_f5a21fba_237589cc
#                  vrb = 453e6f2e_e928f239_1e49f5c2_52be8004
# software result: vrt = 520a505b_1f83f222_09f60abe_3b1a84e8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2093 ns Started: 2073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9650aad8d08d4ccddeecf43ded48e6da, vrb = 31489c5a19dd676354dacbc1bc082baa, ins =  15(vsububm   )
#          51
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9650aad8_d08d4ccd_deecf43d_ed48e6da
#                  vrb = 31489c5a_19dd6763_54dacbc1_bc082baa
# software result: vrt = 65080e7e_b7b0e56a_8a12297c_3140bb30
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2133 ns Started: 2113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 02ac90fd81f83a0e4cc2aa02e12bf94d, vrb = 44b64bb9dca095de76963a0a530afbfd, ins =   4(vaddsws   )
#          52
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 02ac90fd_81f83a0e_4cc2aa02_e12bf94d
#                  vrb = 44b64bb9_dca095de_76963a0a_530afbfd
# software result: vrt = 4762dcb6_80000000_7fffffff_3436f54a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2173 ns Started: 2153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c9d767186e79423ce75d95b423d12b17, vrb = 36f3738679e8f21347cd462e65b052ec, ins =   4(vaddsws   )
#          53
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c9d76718_6e79423c_e75d95b4_23d12b17
#                  vrb = 36f37386_79e8f213_47cd462e_65b052ec
# software result: vrt = 00cada9e_7fffffff_2f2adbe2_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2213 ns Started: 2193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 317f306e4a2c22db753e45cf1f093abd, vrb = 4e1a8c44f44b8f2ff816b9eaf5be95b3, ins =  62(vslb      )
#          54
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 317f306e_4a2c22db_753e45cf_1f093abd
#                  vrb = 4e1a8c44_f44b8f2f_f816b9ea_f5be95b3
# software result: vrt = 40fc00e0_a0600080_75808a3c_e04040e8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2253 ns Started: 2233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2ac8135a1fa96b63654afe7765e82393, vrb = c323565813596ad6354cb4f24dde5c4b, ins =  62(vslb      )
#          55
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 2ac8135a_1fa96b63_654afe77_65e82393
#                  vrb = c3235658_13596ad6_354cb4f2_4dde5c4b
# software result: vrt = 5040c05a_f852acc0_a0a0e0dc_a0003098
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2293 ns Started: 2273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 67046b51d25ec094bb89b9d5f57faef5, vrb = 00fcac4dd2d3b1ed92ae9b383c8582ad, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2333 ns Started: 2313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 601d7446261373ac601a9510c0bc8e2c, vrb = 182736dc6ffbc3eb000e3e51bf009a51, ins =  22(vavgsh    )
#          57
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 601d7446_261373ac_601a9510_c0bc8e2c
#                  vrb = 182736dc_6ffbc3eb_000e3e51_bf009a51
# software result: vrt = 3c225591_4b071bcc_3014e9b1_bfde943f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2373 ns Started: 2353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ec6e85ffafc9d8096b47ebb349d341ed, vrb = 9b9eaeca321be257e767067c50d8bc7e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2413 ns Started: 2393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e17dfe8115eebee118a882f95cc75f90, vrb = c8626067a90624c76ae38cfad5052b03, ins =  15(vsububm   )
#          59
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e17dfe81_15eebee1_18a882f9_5cc75f90
#                  vrb = c8626067_a90624c7_6ae38cfa_d5052b03
# software result: vrt = 191b9e1a_6ce89a1a_aec5f6ff_87c2348d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2453 ns Started: 2433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = af21bcb0a74e7ae860dc47903adf1803, vrb = ef70f5b36169b2b7dc5fa6a9c65c72c6, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2493 ns Started: 2473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6596936c741b51aac5206f3ef68b036b, vrb = 352baeba6fc36c122f57bf1d97fdc453, ins =  62(vslb      )
#          61
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6596936c_741b51aa_c5206f3e_f68b036b
#                  vrb = 352baeba_6fc36c12_2f57bf1d_97fdc453
# software result: vrt = a0b0c0b0_00d810a8_800080c0_00603058
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2533 ns Started: 2513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8617d1a8f9b14364173c9539bf8e9504, vrb = 0b7565ae485aab532104ec5dc6106ea5, ins =  62(vslb      )
#          62
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8617d1a8_f9b14364_173c9539_bf8e9504
#                  vrb = 0b7565ae_485aab53_2104ec5d_c6106ea5
# software result: vrt = 30e02000_f9c41820_2ec05020_c08e4080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2573 ns Started: 2553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c7bf71a3d2707b24c8f67fe7c9341255, vrb = 4a6405293e2c37303ba036fe2bac3a69, ins =  22(vavgsh    )
#          63
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = c7bf71a3_d2707b24_c8f67fe7_c9341255
#                  vrb = 4a640529_3e2c3730_3ba036fe_2bac3a69
# software result: vrt = 09123b66_084e592a_024b5b73_fa70265f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2613 ns Started: 2593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a67b353235687af38e3f125cbd7f9fd3, vrb = aee951b93c723b83a7e6a5fb85ab6981, ins =  62(vslb      )
#          64
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a67b3532_35687af3_8e3f125c_bd7f9fd3
#                  vrb = aee951b9_3c723b83_a7e6a5fb_85ab6981
# software result: vrt = 80f66a64_50a0d098_00c040e0_a0f83ea6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2653 ns Started: 2633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b479e0c239d226d66ae4c6a093e1cf95, vrb = c2c6db07fd882b13d0c320263398f6ee, ins =  15(vsububm   )
#          65
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b479e0c2_39d226d6_6ae4c6a0_93e1cf95
#                  vrb = c2c6db07_fd882b13_d0c32026_3398f6ee
# software result: vrt = f2b305bb_3c4afbc3_9a21a67a_6049d9a7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2693 ns Started: 2673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 60a304b842e0a8eabc123eec8030e366, vrb = 127329100132e124b6318c6662b6a9bc, ins =   4(vaddsws   )
#          66
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 60a304b8_42e0a8ea_bc123eec_8030e366
#                  vrb = 12732910_0132e124_b6318c66_62b6a9bc
# software result: vrt = 73162dc8_44138a0e_80000000_e2e78d22
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2733 ns Started: 2713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 08fc08fe38f0baa5f90dc7fac12c5741, vrb = 86d0c162346ed025284975d51712be2d, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2773 ns Started: 2753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9aea45fc2755f1d8c69f99af3887f902, vrb = 988e27bdad3285c24ffe836252ce8574, ins =   4(vaddsws   )
#          68
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9aea45fc_2755f1d8_c69f99af_3887f902
#                  vrb = 988e27bd_ad3285c2_4ffe8362_52ce8574
# software result: vrt = 80000000_d488779a_169e1d11_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2813 ns Started: 2793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8fd3e9f440868e48fc81e9a0fddf1866, vrb = 998bb9437add7f08c5d34e28eb1b5ee6, ins =  15(vsububm   )
#          69
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8fd3e9f4_40868e48_fc81e9a0_fddf1866
#                  vrb = 998bb943_7add7f08_c5d34e28_eb1b5ee6
# software result: vrt = f64830b1_c6a90f40_37ae9b78_12c4ba80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2853 ns Started: 2833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a0ed58ecdf11f06a8764051f1a98e327, vrb = 1327586b589e4cd895036f58604e9c8f, ins =  62(vslb      )
#          70
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a0ed58ec_df11f06a_8764051f_1a98e327
#                  vrb = 1327586b_589e4cd8_95036f58_604e9c8f
# software result: vrt = 00805860_df40006a_e020801f_1a003080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2893 ns Started: 2873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d2dfaa34653dc0e91a2d82f571ad6903, vrb = 87f9216544df6c15062b950dd4b92a64, ins =  15(vsububm   )
#          71
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d2dfaa34_653dc0e9_1a2d82f5_71ad6903
#                  vrb = 87f92165_44df6c15_062b950d_d4b92a64
# software result: vrt = 4be689cf_215e54d4_1402ede8_9df43f9f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2933 ns Started: 2913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fc5b71a84c56fd6f5ef35ed22e5ee965, vrb = 28d316e2d6d6beab0cd3da77ab459535, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 2973 ns Started: 2953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d124cdb9fc92080896a11573070d24b5, vrb = c407ee65df8d91cf5420fc15fe2ca3aa, ins =  62(vslb      )
#          73
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d124cdb9_fc920808_96a11573_070d24b5
#                  vrb = c407ee65_df8d91cf_5420fc15_fe2ca3aa
# software result: vrt = 10004020_00401000_60a15060_c0d020d4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3013 ns Started: 2993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = efe54bd84a4451609843d3065d0ae169, vrb = f8e4e699e025600103f3cc20d49128c6, ins =  22(vavgsh    )
#          74
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = efe54bd8_4a445160_9843d306_5d0ae169
#                  vrb = f8e4e699_e0256001_03f3cc20_d49128c6
# software result: vrt = f4651939_153558b1_ce1bcf93_18ce0518
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3053 ns Started: 3033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f52a501573e2d5f083cde4d8bffef35, vrb = 8839fd2a0a237038575432a271b3cd80, ins =  22(vavgsh    )
#          75
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 7f52a501_573e2d5f_083cde4d_8bffef35
#                  vrb = 8839fd2a_0a237038_575432a2_71b3cd80
# software result: vrt = 03c6d116_30b14ecc_2fc80878_fed9de5b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3093 ns Started: 3073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 242d82be7aa15fb59db2fff59d97bec9, vrb = c253b6356038fc2b16340377df1f4be5, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3133 ns Started: 3113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4155618b1721560e794ef0f3bcc78250, vrb = fe14b3af70902d3125da0d6fa995a207, ins =  22(vavgsh    )
#          77
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4155618b_1721560e_794ef0f3_bcc78250
#                  vrb = fe14b3af_70902d31_25da0d6f_a995a207
# software result: vrt = 1fb50a9d_43d941a0_4f94ff31_b32e922c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3173 ns Started: 3153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1d05397bde0d7f9e53c77beb8dfa95eb, vrb = 8066b98f7c1bb5bf3c417c8914e0cc14, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3213 ns Started: 3193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fd8adcb55c4239aebc863cc3ac0ae56d, vrb = d4d39bd90ae5b25d63778672687b107f, ins =  62(vslb      )
#          79
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = fd8adcb5_5c4239ae_bc863cc3_ac0ae56d
#                  vrb = d4d39bd9_0ae5b25d_63778672_687b107f
# software result: vrt = d050e06a_7040e4c0_e000000c_ac50e580
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3253 ns Started: 3233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f9a77f144b1044d90d5bd1bc9ce41791, vrb = 6566a1daf4fa9ec321e6d85dd288be2a, ins =  22(vavgsh    )
#          80
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f9a77f14_4b1044d9_0d5bd1bc_9ce41791
#                  vrb = 6566a1da_f4fa9ec3_21e6d85d_d288be2a
# software result: vrt = 2f871077_2005f1ce_17a1d50d_b7b6eade
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3293 ns Started: 3273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7d1498d5ad776ffc4dffd35a273be574, vrb = 4ae3c37cbc61d34af5ab53a6c0e08500, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3333 ns Started: 3313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 09f14a86e0b524a9db57fded662fd125, vrb = 6137e153ed6c6c5a5997fe926ca90d14, ins =  22(vavgsh    )
#          82
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 09f14a86_e0b524a9_db57fded_662fd125
#                  vrb = 6137e153_ed6c6c5a_5997fe92_6ca90d14
# software result: vrt = 359415ed_e7114882_1a77fe40_696cef1d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3373 ns Started: 3353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0f01ce260b7112d12fac8d807bcd91d8, vrb = df94e6783dabb344289cbe46c2c1d72e, ins =  62(vslb      )
#          83
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 0f01ce26_0b7112d1_2fac8d80_7bcd91d8
#                  vrb = df94e678_3dabb344_289cbe46_c2c1d72e
# software result: vrt = 80108026_60889010_2fc04000_ec9a8000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3413 ns Started: 3393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b2c396cabc39846821f6fbdac44da6e9, vrb = 5c1442fc5cdb5c312e005c80fd4160af, ins =  62(vslb      )
#          84
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b2c396ca_bc398468_21f6fbda_c44da6e9
#                  vrb = 5c1442fc_5cdb5c31_2e005c80_fd4160af
# software result: vrt = 203058a0_c0c840d0_40f6b0da_809aa680
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3453 ns Started: 3433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c65036aac86607fcf0837fe0ddb8f970, vrb = 9a9ab8b1c1ff62bb869f70259699867a, ins =   4(vaddsws   )
#          85
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c65036aa_c86607fc_f0837fe0_ddb8f970
#                  vrb = 9a9ab8b1_c1ff62bb_869f7025_9699867a
# software result: vrt = 80000000_8a656ab7_80000000_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3493 ns Started: 3473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6f1be08e0c83dbf6342ce44a80e503e6, vrb = 4ff7403345233c257d153ba70c0bab40, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3533 ns Started: 3513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 02ecb8054ae1ad0685c330b09d0deaed, vrb = 03e99d22e0e9d6be268b8bea9c119120, ins =  62(vslb      )
#          87
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 02ecb805_4ae1ad06_85c330b0_9d0deaed
#                  vrb = 03e99d22_e0e9d6be_268b8bea_9c119120
# software result: vrt = 10d80014_4ac24080_401880c0_d01ad4ed
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3573 ns Started: 3553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0581254cb6aa8b0f7fbd5106770ae9b2, vrb = 22fe64efa713d446cf86f833f984fd7a, ins =  15(vsububm   )
#          88
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 0581254c_b6aa8b0f_7fbd5106_770ae9b2
#                  vrb = 22fe64ef_a713d446_cf86f833_f984fd7a
# software result: vrt = e383c15d_0f97b7c9_b03759d3_7e86ec38
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3613 ns Started: 3593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 82b99fc798efa4d73a8eb275eec35130, vrb = f34a29c71d4c1b4e6305be57bdec7fe1, ins =  15(vsububm   )
#          89
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 82b99fc7_98efa4d7_3a8eb275_eec35130
#                  vrb = f34a29c7_1d4c1b4e_6305be57_bdec7fe1
# software result: vrt = 8f6f7600_7ba38989_d789f41e_31d7d24f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3653 ns Started: 3633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 967629593c17f9a618a42a9d3b896900, vrb = 919d60787dc5ed3a4ed47c53a0c49d03, ins =  15(vsububm   )
#          90
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 96762959_3c17f9a6_18a42a9d_3b896900
#                  vrb = 919d6078_7dc5ed3a_4ed47c53_a0c49d03
# software result: vrt = 05d9c9e1_bf520c6c_cad0ae4a_9bc5ccfd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3693 ns Started: 3673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ad2ad9855a9aae2f3ac453c6b4b3b7ee, vrb = 0d906263dd42b227b4d3521de417e812, ins =  15(vsububm   )
#          91
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ad2ad985_5a9aae2f_3ac453c6_b4b3b7ee
#                  vrb = 0d906263_dd42b227_b4d3521d_e417e812
# software result: vrt = a09a7722_7d58fc08_86f101a9_d09ccfdc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3733 ns Started: 3713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b8b3bd02aae5058da809337b1b842b29, vrb = de8012c4132881859423fb593c9e2fb8, ins =  15(vsububm   )
#          92
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b8b3bd02_aae5058d_a809337b_1b842b29
#                  vrb = de8012c4_13288185_9423fb59_3c9e2fb8
# software result: vrt = da33ab3e_97bd8408_14e63822_dfe6fc71
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3773 ns Started: 3753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cf6dbdd4d24f6e00d5bca2af0950e35f, vrb = b7a787f6222218f3a597b0609e5808c5, ins =  62(vslb      )
#          93
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = cf6dbdd4_d24f6e00_d5bca2af_0950e35f
#                  vrb = b7a787f6_222218f3_a597b060_9e5808c5
# software result: vrt = 80808000_483c6e00_a000a2af_4050e3e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3813 ns Started: 3793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bbcc12cda463ddf655b9674d411c074d, vrb = 2b728971a8601a007f933df1e1766038, ins =   4(vaddsws   )
#          94
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = bbcc12cd_a463ddf6_55b9674d_411c074d
#                  vrb = 2b728971_a8601a00_7f933df1_e1766038
# software result: vrt = e73e9c3e_80000000_7fffffff_22926785
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3853 ns Started: 3833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bd299fa13e95107256aac79ea38e22d5, vrb = bc1964092f42f91daeb4466abdb47399, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3893 ns Started: 3873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cf9549ce5df9cb5bc109d7baba33bb55, vrb = 3a433fe66006f716af5f87b334de6289, ins =  62(vslb      )
#          96
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = cf9549ce_5df9cb5b_c109d7ba_ba33bb55
#                  vrb = 3a433fe6_6006f716_af5f87b3_34de6289
# software result: vrt = 3ca88080_5d4080c0_808080d0_a0c0ecaa
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3933 ns Started: 3913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d8d4593b27dc4e24293bb18e34a9cb88, vrb = a9fa87e98ba7cc7dff680085d2a44f9e, ins =  22(vavgsh    )
#          97
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d8d4593b_27dc4e24_293bb18e_34a9cb88
#                  vrb = a9fa87e9_8ba7cc7d_ff680085_d2a44f9e
# software result: vrt = c167f092_d9c20d51_1452d90a_03a70d93
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 3973 ns Started: 3953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d73a097386cfc8be852be595114eaa19, vrb = 69b0b3a856c4e5800956a830420bf43d, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4013 ns Started: 3993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 96dd0a5a23083f9883b8b558567b1d43, vrb = c10742f0ef6b774adbe4e615b9a8d7f0, ins =  15(vsububm   )
#          99
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 96dd0a5a_23083f98_83b8b558_567b1d43
#                  vrb = c10742f0_ef6b774a_dbe4e615_b9a8d7f0
# software result: vrt = d5d6c86a_349dc84e_a8d4cf43_9dd34653
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4053 ns Started: 4033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 42a13a80eae29b38f4e8daecce70185f, vrb = 98699d0f3fcad2dd599716589462a996, ins =  15(vsububm   )
#         100
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 42a13a80_eae29b38_f4e8daec_ce70185f
#                  vrb = 98699d0f_3fcad2dd_59971658_9462a996
# software result: vrt = aa389d71_ab18c95b_9b51c494_3a0e6fc9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4093 ns Started: 4073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ced55bc5972ff0d600a87e2862e9cfef, vrb = b890fe45c8c3870923b06b97303f04fd, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4133 ns Started: 4113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6099d6f5b63022dc7862a37f7ce37f42, vrb = 14b654df457c6b49d5c38779e0971b65, ins =  22(vavgsh    )
#         102
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 6099d6f5_b63022dc_7862a37f_7ce37f42
#                  vrb = 14b654df_457c6b49_d5c38779_e0971b65
# software result: vrt = 3aa815ea_fdd64713_2713957c_2ebd4d54
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4173 ns Started: 4153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8e5e4e7598782699800ef64711eefb4, vrb = af15b6d61ed8d8c8831079ab20d55960, ins =  22(vavgsh    )
#         103
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f8e5e4e7_59878269_9800ef64_711eefb4
#                  vrb = af15b6d6_1ed8d8c8_831079ab_20d55960
# software result: vrt = d3fdcddf_3c30ad99_8d883488_48fa248a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4213 ns Started: 4193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1728109239612061266242e6bb4bd42e, vrb = 6974b894544efd0e65ebe165d02df278, ins =   4(vaddsws   )
#         104
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 17281092_39612061_266242e6_bb4bd42e
#                  vrb = 6974b894_544efd0e_65ebe165_d02df278
# software result: vrt = 7fffffff_7fffffff_7fffffff_8b79c6a6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4253 ns Started: 4233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9f59cab26362631bf6812adb67c32a8a, vrb = be00769991337d937efb157bace12737, ins =  62(vslb      )
#         105
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9f59cab2_6362631b_f6812adb_67c32a8a
#                  vrb = be007699_91337d93_7efb157b_ace12737
# software result: vrt = c0598064_c61060d8_800840d8_70860000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4293 ns Started: 4273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 466a0640dffd3985b669c81b76495195, vrb = ae3d3d64f8a7d51c9d5bfdb94240f610, ins =  15(vsububm   )
#         106
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 466a0640_dffd3985_b669c81b_76495195
#                  vrb = ae3d3d64_f8a7d51c_9d5bfdb9_4240f610
# software result: vrt = 982dc9dc_e7566469_190ecb62_34095b85
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4333 ns Started: 4313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 84b5af6301c42a715b693adcbe1344cf, vrb = d75b426e7c59f1fe10bdd894558e12d1, ins =  22(vavgsh    )
#         107
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 84b5af63_01c42a71_5b693adc_be1344cf
#                  vrb = d75b426e_7c59f1fe_10bdd894_558e12d1
# software result: vrt = ae08f8e9_3f0f0e38_361309b8_09d12bd0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4373 ns Started: 4353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 310cb7beb46f8e186ab217ba120c30cf, vrb = d020d9ab4d2a9bd5f4f9363dc8c10bd9, ins =  15(vsububm   )
#         108
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 310cb7be_b46f8e18_6ab217ba_120c30cf
#                  vrb = d020d9ab_4d2a9bd5_f4f9363d_c8c10bd9
# software result: vrt = 61ecde13_6745f343_76b9e17d_4a4b25f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4413 ns Started: 4393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bd0f6e5e156c0d3e4334db52a5ffbff3, vrb = cd507262de40f5f1fcbf612fb5818081, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4453 ns Started: 4433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7b565793807b205a4a767ee3b84e99f8, vrb = 5813411ba67287426878c4853d68cb21, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4493 ns Started: 4473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 078a2caed714d294d649224ee8219791, vrb = 3444a36db1ffe29ee0859fa22df1285e, ins =  62(vslb      )
#         111
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 078a2cae_d714d294_d649224e_e8219791
#                  vrb = 3444a36d_b1ffe29e_e0859fa2_2df1285e
# software result: vrt = 70a060c0_ae004800_d6200038_00429740
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4533 ns Started: 4513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 62806a5976b6d275b5e97b71b2b7a734, vrb = 93c019ca63a132032a82df3599aac462, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4573 ns Started: 4553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1007a42397f02b7cbee5cd7c688fd5f5, vrb = 3fffe0e310056d093628a603b78cc5c9, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4613 ns Started: 4593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5874b6c9e1213f02662a6335e19a279e, vrb = 5d8c29ef5ad58b55c3a0625c4b5d877f, ins =  62(vslb      )
#         114
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5874b6c9_e1213f02_662a6335_e19a279e
#                  vrb = 5d8c29ef_5ad58b55_c3a0625c_4b5d877f
# software result: vrt = 00406c80_8420f840_302a8c50_08408000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4653 ns Started: 4633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b69ada076a76cf4015513bda10287e15, vrb = 7319477da40b2cc36490c100082a8b1a, ins =   4(vaddsws   )
#         115
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b69ada07_6a76cf40_15513bda_10287e15
#                  vrb = 7319477d_a40b2cc3_6490c100_082a8b1a
# software result: vrt = 29b42184_0e81fc03_79e1fcda_1853092f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4693 ns Started: 4673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9bdb22e39f14ac670ad0163493be30a4, vrb = 0b9a194c96d49ce7472cdd3c51470ce4, ins =   4(vaddsws   )
#         116
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9bdb22e3_9f14ac67_0ad01634_93be30a4
#                  vrb = 0b9a194c_96d49ce7_472cdd3c_51470ce4
# software result: vrt = a7753c2f_80000000_51fcf370_e5053d88
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4733 ns Started: 4713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = abe2cfffee3c7ccc55ae97d3d590443d, vrb = 9ca972ad8180e196dbe6db322e1b8425, ins =  62(vslb      )
#         117
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = abe2cfff_ee3c7ccc_55ae97d3_d590443d
#                  vrb = 9ca972ad_8180e196_dbe6db32_2e1b8425
# software result: vrt = b0c43ce0_dc3cf800_a880b84c_408040a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4773 ns Started: 4753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0e9c557b8189bdeb4a1c084ae7a44703, vrb = 589332b8bdc094522d27104ee18bd6dc, ins =  22(vavgsh    )
#         118
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0e9c557b_8189bdeb_4a1c084a_e7a44703
#                  vrb = 589332b8_bdc09452_2d27104e_e18bd6dc
# software result: vrt = 3398441a_9fa5a91f_3ba20c4c_e4980ef0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4813 ns Started: 4793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 61118f6c63215a57c45fc4d0f3b9ed33, vrb = eb610f13e7fce2bfff1b5d4a0f39535e, ins =  15(vsububm   )
#         119
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 61118f6c_63215a57_c45fc4d0_f3b9ed33
#                  vrb = eb610f13_e7fce2bf_ff1b5d4a_0f39535e
# software result: vrt = 76b08059_7c257898_c5446786_e4809ad5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4853 ns Started: 4833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4fca7aea1a2087d483ea3a75ae318c5b, vrb = 972b2d70bbcc4d3c60f4e6a5d5ae7269, ins =   4(vaddsws   )
#         120
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4fca7aea_1a2087d4_83ea3a75_ae318c5b
#                  vrb = 972b2d70_bbcc4d3c_60f4e6a5_d5ae7269
# software result: vrt = e6f5a85a_d5ecd510_e4df211a_83dffec4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4893 ns Started: 4873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = acdd1b556c03522133949385fd16edac, vrb = fc4cb5fe88087d99d1b6e39f4659f183, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4933 ns Started: 4913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ce767115af0fbd92eccbd4e2f078cae2, vrb = fa2a853bcfb687ac0478f546c833e58f, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 4973 ns Started: 4953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 600fd27a18cab0e60b4cb0b4e03ccc21, vrb = 3d9e87c87069da099d997c5de6b6071a, ins =  22(vavgsh    )
#         123
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 600fd27a_18cab0e6_0b4cb0b4_e03ccc21
#                  vrb = 3d9e87c8_7069da09_9d997c5d_e6b6071a
# software result: vrt = 4ed7ad21_449ac578_d4731689_e379e99e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5013 ns Started: 4993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 72574a36ef33d6430728243d832fd576, vrb = f87e7a1daeddb625cc8d8a9418ca5058, ins =  62(vslb      )
#         124
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 72574a36_ef33d643_0728243d_832fd576
#                  vrb = f87e7a1d_aeddb625_cc8d8a94_18ca5058
# software result: vrt = 72c028c0_c0608060_700090d0_83bcd576
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5053 ns Started: 5033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5ff9a5ccdedd69ced9333ca1c3809141, vrb = 47c0c9b123f27402ba87484a0d32f3fe, ins =   4(vaddsws   )
#         125
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 5ff9a5cc_dedd69ce_d9333ca1_c3809141
#                  vrb = 47c0c9b1_23f27402_ba87484a_0d32f3fe
# software result: vrt = 7fffffff_02cfddd0_93ba84eb_d0b3853f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5093 ns Started: 5073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f43f7153d7aa78ed3f1bbd35c34fbabe, vrb = 2ae8349b4aded84f06c49eeeacc4ba45, ins =  22(vavgsh    )
#         126
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f43f7153_d7aa78ed_3f1bbd35_c34fbabe
#                  vrb = 2ae8349b_4aded84f_06c49eee_acc4ba45
# software result: vrt = 0f9452f7_1144289e_22f0ae12_b80aba82
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5133 ns Started: 5113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f092d7460d5a32f373b17cb38788dd7, vrb = dfc280e0b876556f4061f5353b387e01, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5173 ns Started: 5153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e2e4ec1ea178c7fc53e9287d4099f14, vrb = 4742573903937411108046ea8a55c954, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5213 ns Started: 5193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca386bc80ecbb54a60691b7cef3401d5, vrb = 43de5ac8d396d7ab0e9b91cd6893cefa, ins =   4(vaddsws   )
#         129
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ca386bc8_0ecbb54a_60691b7c_ef3401d5
#                  vrb = 43de5ac8_d396d7ab_0e9b91cd_6893cefa
# software result: vrt = 0e16c690_e2628cf5_6f04ad49_57c7d0cf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5253 ns Started: 5233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 52e5024591b649214462e08b5c911d28, vrb = 1c9b5c588c458c9cd087454397bd4ee3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5293 ns Started: 5273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e54cf8b4ce91770eb8526e355a1039a2, vrb = 7e392af633d9ca26301f471c48ac4c6a, ins =  22(vavgsh    )
#         131
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = e54cf8b4_ce91770e_b8526e35_5a1039a2
#                  vrb = 7e392af6_33d9ca26_301f471c_48ac4c6a
# software result: vrt = 31c311d5_0135209a_f4395aa9_515e4306
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5333 ns Started: 5313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 61da2730abcbeae7f7efb30977ac4048, vrb = 521b2dd9cb4d2b9ff23bf044d2489ab8, ins =  62(vslb      )
#         132
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 61da2730_abcbeae7_f7efb309_77ac4048
#                  vrb = 521b2dd9_cb4d2b9f_f23bf044_d2489ab8
# software result: vrt = 84d0e060_58605080_dc78b390_dcac0048
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5373 ns Started: 5353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f141874919836bb90de21b681ef755c, vrb = b80798a54408d48b0bbc600b64acea6c, ins =   4(vaddsws   )
#         133
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 7f141874_919836bb_90de21b6_81ef755c
#                  vrb = b80798a5_4408d48b_0bbc600b_64acea6c
# software result: vrt = 371bb119_d5a10b46_9c9a81c1_e69c5fc8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5413 ns Started: 5393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 004bd856aa54d766c2f76ce2c7558e75, vrb = 8fd20a2702aa86ee7087ccdf5a3e5814, ins =   4(vaddsws   )
#         134
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 004bd856_aa54d766_c2f76ce2_c7558e75
#                  vrb = 8fd20a27_02aa86ee_7087ccdf_5a3e5814
# software result: vrt = 901de27d_acff5e54_337f39c1_2193e689
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5453 ns Started: 5433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dc816153769eee2a76fdfb40d642ca11, vrb = 0bca3a2b8467430cdcaf37c57c82fec9, ins =  22(vavgsh    )
#         135
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = dc816153_769eee2a_76fdfb40_d642ca11
#                  vrb = 0bca3a2b_8467430c_dcaf37c5_7c82fec9
# software result: vrt = f4264dbf_fd83189b_29d61983_2962e46d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5493 ns Started: 5473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 38a4f6a692d2cc341e03e03362a7e19e, vrb = 2d7d59fb17691194e62bd026215ed95f, ins =  15(vsububm   )
#         136
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 38a4f6a6_92d2cc34_1e03e033_62a7e19e
#                  vrb = 2d7d59fb_17691194_e62bd026_215ed95f
# software result: vrt = 0b279dab_7b69bba0_38d8100d_4149083f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5533 ns Started: 5513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a12288c97fac49f045ebdf5ddc742e0e, vrb = fe6b7ddb167fb9df304647efcfb3afca, ins =  15(vsububm   )
#         137
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a12288c9_7fac49f0_45ebdf5d_dc742e0e
#                  vrb = fe6b7ddb_167fb9df_304647ef_cfb3afca
# software result: vrt = a3b70bee_692d9011_15a5986e_0dc17f44
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5573 ns Started: 5553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 832f37f1a1c9be74694dd046379ab662, vrb = a648701985be15126b1613fd98b0afc4, ins =  22(vavgsh    )
#         138
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 832f37f1_a1c9be74_694dd046_379ab662
#                  vrb = a6487019_85be1512_6b1613fd_98b0afc4
# software result: vrt = 94bc5405_93c4e9c3_6a32f222_e825b313
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5613 ns Started: 5593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fe2e12d7364773dcf2ba97187194c647, vrb = d226673a648118093a3c3425cd725d30, ins =  62(vslb      )
#         139
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = fe2e12d7_364773dc_f2ba9718_7194c647
#                  vrb = d226673a_64811809_3a3c3425_cd725d30
# software result: vrt = f880005c_608e73b8_c8a07000_2050c047
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5653 ns Started: 5633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e4fe7db82392f7dd2ec3ef58a6eec364, vrb = 2acd041670dd62657f11332b8eb45dc7, ins =  15(vsububm   )
#         140
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e4fe7db8_2392f7dd_2ec3ef58_a6eec364
#                  vrb = 2acd0416_70dd6265_7f11332b_8eb45dc7
# software result: vrt = ba3179a2_b3b59578_afb2bc2d_183a669d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5693 ns Started: 5673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c5459cb814aa2515e692de81133df310, vrb = aa528442ab237c421af1888252bbc4cd, ins =   4(vaddsws   )
#         141
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c5459cb8_14aa2515_e692de81_133df310
#                  vrb = aa528442_ab237c42_1af18882_52bbc4cd
# software result: vrt = 80000000_bfcda157_01846703_65f9b7dd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5733 ns Started: 5713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1d1d75eee6758dbd5aaa934acf07baf5, vrb = 8a111408f5a394116f0e834f6c187997, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5773 ns Started: 5753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c576d31ecb6ba343db86f29827d28e65, vrb = dda0313bbeaaef35052b8c8c836b9c41, ins =  22(vavgsh    )
#         143
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = c576d31e_cb6ba343_db86f298_27d28e65
#                  vrb = dda0313b_beaaef35_052b8c8c_836b9c41
# software result: vrt = d18b022d_c50bc93c_f059bf92_d59f9553
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5813 ns Started: 5793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f4fee31752fa42538cefb49a97daf090, vrb = 319e0c68f02ed9d2c6e5437429eb2cc7, ins =  62(vslb      )
#         144
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f4fee317_52fa4253_8cefb49a_97daf090
#                  vrb = 319e0c68_f02ed9d2_c6e54374_29eb2cc7
# software result: vrt = e8803017_5280844c_00e0a0a0_2ed00000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5853 ns Started: 5833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7115dc872f5688b6be17b4da6608f11f, vrb = f1f52084fb8d4ac2250d70040af0af93, ins =  62(vslb      )
#         145
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7115dc87_2f5688b6_be17b4da_6608f11f
#                  vrb = f1f52084_fb8d4ac2_250d7004_0af0af93
# software result: vrt = e2a0dc70_78c020d8_c0e0b4a0_980880f8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5893 ns Started: 5873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1e6e388d38d7466b8ba11611f554f2f4, vrb = b276c9251c2cba0e2d69f682afca92b4, ins =  15(vsububm   )
#         146
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1e6e388d_38d7466b_8ba11611_f554f2f4
#                  vrb = b276c925_1c2cba0e_2d69f682_afca92b4
# software result: vrt = 6cf86f68_1cab8c5d_5e38208f_468a6040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5933 ns Started: 5913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7738afc0c76faa70471d51ae8a25047c, vrb = 5904555435b7d06d1cadd2245856e16b, ins =  15(vsububm   )
#         147
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7738afc0_c76faa70_471d51ae_8a25047c
#                  vrb = 59045554_35b7d06d_1cadd224_5856e16b
# software result: vrt = 1e345a6c_92b8da03_2b707f8a_32cf2311
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 5973 ns Started: 5953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7881e3bc6727c0842a0a97e3962f17f1, vrb = 22e39c4d48401b322329582c24359c7f, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6013 ns Started: 5993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fa6e71499a474ef86f1f55f8ae91b6da, vrb = 5188e551623123a38b619764ed53c952, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6053 ns Started: 6033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ed1372d575e398d563ea9e483f6b7e9c, vrb = e7f55f098f4c6677033230db05b49187, ins =   4(vaddsws   )
#         150
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ed1372d5_75e398d5_63ea9e48_3f6b7e9c
#                  vrb = e7f55f09_8f4c6677_033230db_05b49187
# software result: vrt = d508d1de_052fff4c_671ccf23_45201023
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6093 ns Started: 6073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 28234612ca73d00f02dbe0d930627a7b, vrb = 7b6ca9ac378aa6fa93b284c1b51abff9, ins =  62(vslb      )
#         151
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 28234612_ca73d00f_02dbe0d9_30627a7b
#                  vrb = 7b6ca9ac_378aa6fa_93b284c1_b51abff9
# software result: vrt = 40308c20_00cc003c_106c00b2_008800f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6133 ns Started: 6113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 42691f2bb98dfd8adc9cc9387cd73af1, vrb = aab5ba2bb412cf09902f522d6627b81f, ins =  15(vsububm   )
#         152
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 42691f2b_b98dfd8a_dc9cc938_7cd73af1
#                  vrb = aab5ba2b_b412cf09_902f522d_6627b81f
# software result: vrt = 98b46500_057b2e81_4c6d770b_16b082d2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6173 ns Started: 6153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca6e4651ed56b65ccf864732c9f09e36, vrb = 184c21765591b27986ad45b48308ef03, ins =  15(vsububm   )
#         153
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ca6e4651_ed56b65c_cf864732_c9f09e36
#                  vrb = 184c2176_5591b279_86ad45b4_8308ef03
# software result: vrt = b22225db_98c504e3_49d9027e_46e8af33
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6213 ns Started: 6193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8f0f3f028bb349f13c36606f45159262, vrb = 01da6ea4d9e444d6fa78d5b2353b6008, ins =  62(vslb      )
#         154
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8f0f3f02_8bb349f1_3c36606f_45159262
#                  vrb = 01da6ea4_d9e444d6_fa78d5b2_353b6008
# software result: vrt = 1e3cc020_16309040_f03600bc_a0a89262
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6253 ns Started: 6233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fa2696f042c019c9c02dd779182129d1, vrb = 8b6cb7cf158cfb8fa9e46b98996015a6, ins =  15(vsububm   )
#         155
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = fa2696f0_42c019c9_c02dd779_182129d1
#                  vrb = 8b6cb7cf_158cfb8f_a9e46b98_996015a6
# software result: vrt = 6fbadf21_2d341e3a_17496ce1_7fc1142b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6293 ns Started: 6273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4783567e8271c2bf1952945596a576b4, vrb = d45ff7788c48e3603198b6102e03d013, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6333 ns Started: 6313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d462a506efc95ca90c285dcfb7b1f16f, vrb = 93e2e6173083b3d7fef6a83840b88e9e, ins =  22(vavgsh    )
#         157
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d462a506_efc95ca9_0c285dcf_b7b1f16f
#                  vrb = 93e2e617_3083b3d7_fef6a838_40b88e9e
# software result: vrt = b422c58f_10260840_058f0304_fc35c007
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6373 ns Started: 6353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b9afffd79cc8c00f3fd52e85a1ef58c8, vrb = 7492a0cb9b5773deb984a353989abccc, ins =  62(vslb      )
#         158
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b9afffd7_9cc8c00f_3fd52e85_a1ef58c8
#                  vrb = 7492a0cb_9b5773de_b984a353_989abccc
# software result: vrt = 90bcffb8_e00000c0_7e507028_a1bc8080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6413 ns Started: 6393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9ed3b36567166953575ee2728727c844, vrb = f22e650739c6d077086a0510aec2bfe4, ins =  15(vsububm   )
#         159
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9ed3b365_67166953_575ee272_8727c844
#                  vrb = f22e6507_39c6d077_086a0510_aec2bfe4
# software result: vrt = aca54e5e_2e5099dc_4ff4dd62_d9650960
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6453 ns Started: 6433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9568fcbbfb6c01351afcf366c2b45ea6, vrb = 6dd7be13777c2d65786464ab80c4418b, ins =  15(vsububm   )
#         160
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9568fcbb_fb6c0135_1afcf366_c2b45ea6
#                  vrb = 6dd7be13_777c2d65_786464ab_80c4418b
# software result: vrt = 28913ea8_84f0d4d0_a2988fbb_42f01d1b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6493 ns Started: 6473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d06d02d7d1e44dbfc9f163748d0e331d, vrb = fb2b3a585f654fd4fde48f346ecbddb2, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6533 ns Started: 6513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 45ccba5b07fda50f54ddee705c297f7f, vrb = c163749e0e857e40e1e7dd8087577ffa, ins =   4(vaddsws   )
#         162
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 45ccba5b_07fda50f_54ddee70_5c297f7f
#                  vrb = c163749e_0e857e40_e1e7dd80_87577ffa
# software result: vrt = 07302ef9_1683234f_36c5cbf0_e380ff79
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6573 ns Started: 6553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3c7cd3794aa0a88001f8707228bd4dfa, vrb = da089cc381e73764b16e1e4559597fde, ins =  22(vavgsh    )
#         163
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 3c7cd379_4aa0a880_01f87072_28bd4dfa
#                  vrb = da089cc3_81e73764_b16e1e45_59597fde
# software result: vrt = 0b42b81e_e644eff2_d9b3475c_410b66ec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6613 ns Started: 6593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 01029e0ec22c4964afeb625150cc748d, vrb = 0449502f1742af638205d3a8d4c350eb, ins =   4(vaddsws   )
#         164
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 01029e0e_c22c4964_afeb6251_50cc748d
#                  vrb = 0449502f_1742af63_8205d3a8_d4c350eb
# software result: vrt = 054bee3d_d96ef8c7_80000000_258fc578
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6653 ns Started: 6633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c9844d5a5b9d4f6dce8a20957b1e9210, vrb = b531d964a1b53394ddcd27a367b74b1e, ins =  62(vslb      )
#         165
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c9844d5a_5b9d4f6d_ce8a2095_7b1e9210
#                  vrb = b531d964_a1b53394_ddcd27a3_67b74b1e
# software result: vrt = 20089aa0_b6a078d0_c04000a8_80009000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6693 ns Started: 6673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e026b8f1b619d191e1f40ed0eb64f984, vrb = 10d267463f4d8c3f1d2634f14f814ed1, ins =  62(vslb      )
#         166
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e026b8f1_b619d191_e1f40ed0_eb64f984
#                  vrb = 10d26746_3f4d8c3f_1d2634f1_4f814ed1
# software result: vrt = e0980040_00201080_2000e0a0_80c84008
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6733 ns Started: 6713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 75f19575712d81097214aadf0c4f718e, vrb = b5cdba9d4d68a947eb91f0168259eed3, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6773 ns Started: 6753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9199f89cb092c6c48eeab3f23f79ff29, vrb = 1dc1cc5f339ec0c855ce8836d1d792cd, ins =  22(vavgsh    )
#         168
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9199f89c_b092c6c4_8eeab3f2_3f79ff29
#                  vrb = 1dc1cc5f_339ec0c8_55ce8836_d1d792cd
# software result: vrt = d7ade27e_f218c3c6_f25c9e14_08a8c8fb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6813 ns Started: 6793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 526cfcb40493ed1b3ff947d3e3b55991, vrb = c5a3ed90fdd4590325d5076b0576ca4a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6853 ns Started: 6833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e77b89199a31bd31cebb3019f682ee2, vrb = ddf69c3b8fd6edae16f3987f3934c74e, ins =  15(vsububm   )
#         170
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 4e77b891_99a31bd3_1cebb301_9f682ee2
#                  vrb = ddf69c3b_8fd6edae_16f3987f_3934c74e
# software result: vrt = 71811c56_0acd2e25_06f81b82_66346794
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6893 ns Started: 6873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = aa12e53f0527f0b4509be1242e666b34, vrb = eea61784dea9e756d809b62398d0ee18, ins =   4(vaddsws   )
#         171
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = aa12e53f_0527f0b4_509be124_2e666b34
#                  vrb = eea61784_dea9e756_d809b623_98d0ee18
# software result: vrt = 98b8fcc3_e3d1d80a_28a59747_c737594c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6933 ns Started: 6913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dfeded172546fe9bd55e1ab2b17750d3, vrb = c4511d1ec9696cfe7a16e856a76c1beb, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 6973 ns Started: 6953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bb41568b381af74ea93b653b017b381b, vrb = a8e2645b9a66d4be5679f76489dcd4ff, ins =  15(vsububm   )
#         173
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = bb41568b_381af74e_a93b653b_017b381b
#                  vrb = a8e2645b_9a66d4be_5679f764_89dcd4ff
# software result: vrt = 135ff230_9eb42390_53c26ed7_789f641c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7013 ns Started: 6993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9bc5350d2227a5488eca16677d0ab98a, vrb = 56279344726d31df93c7474e2d7519bc, ins =   4(vaddsws   )
#         174
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9bc5350d_2227a548_8eca1667_7d0ab98a
#                  vrb = 56279344_726d31df_93c7474e_2d7519bc
# software result: vrt = f1ecc851_7fffffff_80000000_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7053 ns Started: 7033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4f8cb180c8f2440510ae09de2ed1ed2e, vrb = a99fab897c2063b0d51f27599257c7b2, ins =   4(vaddsws   )
#         175
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4f8cb180_c8f24405_10ae09de_2ed1ed2e
#                  vrb = a99fab89_7c2063b0_d51f2759_9257c7b2
# software result: vrt = f92c5d09_4512a7b5_e5cd3137_c129b4e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7093 ns Started: 7073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 27a2cf79ff3c7e032b0b90ce2ea72749, vrb = 923efaf36c9db6115797943665f55888, ins =  15(vsububm   )
#         176
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 27a2cf79_ff3c7e03_2b0b90ce_2ea72749
#                  vrb = 923efaf3_6c9db611_57979436_65f55888
# software result: vrt = 9564d586_939fc8f2_d474fc98_c9b2cfc1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7133 ns Started: 7113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bec05eae6d6008bd981832f7ea4ac667, vrb = 30692cfae6bb8893aa5f3cf39eea61d6, ins =  62(vslb      )
#         177
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = bec05eae_6d6008bd_981832f7_ea4ac667
#                  vrb = 30692cfa_e6bb8893_aa5f3cf3_9eea61d6
# software result: vrt = be80e0b8_400008e8_600020b8_80288cc0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7173 ns Started: 7153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a7070368bf1a5a9d7bd6335d0630185f, vrb = 7af8f776b45122f35539589920420094, ins =  62(vslb      )
#         178
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a7070368_bf1a5a9d_7bd6335d_0630185f
#                  vrb = 7af8f776_b45122f3_55395899_20420094
# software result: vrt = 9c078000_f03468e8_60ac33ba_06c018f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7213 ns Started: 7193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = db74cef2d75ccf3735a3e523928c0c2e, vrb = 2d9c7686464f8b892ab828342a88bd96, ins =  15(vsububm   )
#         179
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = db74cef2_d75ccf37_35a3e523_928c0c2e
#                  vrb = 2d9c7686_464f8b89_2ab82834_2a88bd96
# software result: vrt = aed8586c_910d44ae_0bebbdef_68044f98
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7253 ns Started: 7233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d24e1ade1bb0612b83064cc5fd53778c, vrb = c36877139b36e3d7f87ad55cbf050024, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7293 ns Started: 7273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9f8f2ce52f1303b7c9cf833535ef83c8, vrb = ee567db2537a8973bfe755f3f950c168, ins =  62(vslb      )
#         181
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9f8f2ce5_2f1303b7_c9cf8335_35ef83c8
#                  vrb = ee567db2_537a8973_bfe755f3_f950c168
# software result: vrt = c0c08094_784c06b8_808060a8_6aef06c8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7333 ns Started: 7313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 04e6bafaa1c6877b5f5013c954860e14, vrb = 3b5886509c794c67f15e415899655998, ins =  15(vsububm   )
#         182
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 04e6bafa_a1c6877b_5f5013c9_54860e14
#                  vrb = 3b588650_9c794c67_f15e4158_99655998
# software result: vrt = c98e34aa_054d3b14_6ef2d271_bb21b57c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7373 ns Started: 7353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 66e6273dac52773ff051bc456d6a3529, vrb = 3aa7812d4e6db34af38ff34aa8d519a0, ins =  22(vavgsh    )
#         183
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 66e6273d_ac52773f_f051bc45_6d6a3529
#                  vrb = 3aa7812d_4e6db34a_f38ff34a_a8d519a0
# software result: vrt = 50c7d435_fd601545_f1f0d7c8_0b202765
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7413 ns Started: 7393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b699c2ef60593fa1b3bbfa67fcdf2add, vrb = 4e872485d1b543394f58a809de7334e6, ins =  22(vavgsh    )
#         184
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b699c2ef_60593fa1_b3bbfa67_fcdf2add
#                  vrb = 4e872485_d1b54339_4f58a809_de7334e6
# software result: vrt = 0290f3ba_1907416d_018ad138_eda92fe2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7453 ns Started: 7433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cd9cf30509fd4700241344b260311a71, vrb = f59ad812c1b01345fc3e66f369c4fb1e, ins =  15(vsububm   )
#         185
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = cd9cf305_09fd4700_241344b2_60311a71
#                  vrb = f59ad812_c1b01345_fc3e66f3_69c4fb1e
# software result: vrt = d8021bf3_484d34bb_28d5debf_f76d1f53
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7493 ns Started: 7473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 306b87a206dc3afde1d446bef9fcba4c, vrb = a2e63b921d026736f1d362b40ebb3117, ins =   4(vaddsws   )
#         186
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 306b87a2_06dc3afd_e1d446be_f9fcba4c
#                  vrb = a2e63b92_1d026736_f1d362b4_0ebb3117
# software result: vrt = d351c334_23dea233_d3a7a972_08b7eb63
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7533 ns Started: 7513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7ee70b89677b91f7fe86bbdfbbaaf914, vrb = 8b88d56666526c37877278711cbc60c5, ins =  15(vsububm   )
#         187
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7ee70b89_677b91f7_fe86bbdf_bbaaf914
#                  vrb = 8b88d566_66526c37_87727871_1cbc60c5
# software result: vrt = f35f3623_012925c0_7714436e_9fee994f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7573 ns Started: 7553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 973f47dfc094610d9c03c2f997f50ac4, vrb = 2f3d4f6196a3897943bdc4544fd653fe, ins =  62(vslb      )
#         188
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 973f47df_c094610d_9c03c2f9_97f50ac4
#                  vrb = 2f3d4f61_96a38979_43bdc454_4fd653fe
# software result: vrt = 80e080be_00a0c21a_e0602090_80405000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7613 ns Started: 7593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f89d39d1e519e2939d2afcc7f9124fe8, vrb = 6ea31c98a0f09de08244b8ff052773f3, ins =  62(vslb      )
#         189
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f89d39d1_e519e293_9d2afcc7_f9124fe8
#                  vrb = 6ea31c98_a0f09de0_8244b8ff_052773f3
# software result: vrt = 00e890d1_e5194093_74a0fc80_20007840
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7653 ns Started: 7633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 03b05aff66ffbbb26098e709f2eedfb3, vrb = 8668fa958bf8b50f0c60d8413b5250bf, ins =  15(vsububm   )
#         190
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 03b05aff_66ffbbb2_6098e709_f2eedfb3
#                  vrb = 8668fa95_8bf8b50f_0c60d841_3b5250bf
# software result: vrt = 7d48606a_db0706a3_54380fc8_b79c8ff4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7693 ns Started: 7673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dfb89574a64c95922a18c4b887100b27, vrb = 75f6a9b2f4cf72a850358f7874d02c60, ins =  22(vavgsh    )
#         191
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = dfb89574_a64c9592_2a18c4b8_87100b27
#                  vrb = 75f6a9b2_f4cf72a8_50358f78_74d02c60
# software result: vrt = 2ad79f93_cd8e041d_3d27aa18_fdf01bc4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7733 ns Started: 7713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1cf5e42933806e4e8df45beb18896d13, vrb = 615565533009a4882f51b09f5197574e, ins =   4(vaddsws   )
#         192
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1cf5e429_33806e4e_8df45beb_18896d13
#                  vrb = 61556553_3009a488_2f51b09f_5197574e
# software result: vrt = 7e4b497c_638a12d6_bd460c8a_6a20c461
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7773 ns Started: 7753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f99ecf837f9dda7cc3002940e63124c5, vrb = a721bdd53c76cca89c663480532d285c, ins =  62(vslb      )
#         193
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f99ecf83_7f9dda7c_c3002940_e63124c5
#                  vrb = a721bdd5_3c76cca8_9c663480_532d285c
# software result: vrt = 803ce060_f040a07c_30009040_30202450
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7813 ns Started: 7793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cf63492ca0cef30e6c3b168e9c58c2f0, vrb = bd00f91447a6dca27b738a57d9646cee, ins =  62(vslb      )
#         194
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = cf63492c_a0cef30e_6c3b168e_9c58c2f0
#                  vrb = bd00f914_47a6dca2_7b738a57_d9646cee
# software result: vrt = e06392c0_00803038_60d85800_38802000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7853 ns Started: 7833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 836bc7eabe86d1d46abc1bba7851b8b1, vrb = 8002f823ceea7d85376f65e965688371, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7893 ns Started: 7873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5ea03e470980915b3214f63ba38ff2ff, vrb = f0b31b00e8fdb94c889fef7bda6f6774, ins =  15(vsububm   )
#         196
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 5ea03e47_0980915b_3214f63b_a38ff2ff
#                  vrb = f0b31b00_e8fdb94c_889fef7b_da6f6774
# software result: vrt = 6eed2347_2183d80f_aa7507c0_c9208b8b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7933 ns Started: 7913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 806d8d495c971ebe99f761b40d5649ca, vrb = ad0d1efdb7993818665271dcf28e2dba, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 7973 ns Started: 7953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bf6c891ba40a544a891e3d0cae859e81, vrb = 5e57f80813631737eda0aa87e625419b, ins =  62(vslb      )
#         198
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = bf6c891b_a40a544a_891e3d0c_ae859e81
#                  vrb = 5e57f808_13631737_eda0aa87_e625419b
# software result: vrt = c000891b_20500000_201ef400_80a03c08
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8013 ns Started: 7993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b1495d3c3ac937f8833fa7a5ad1aba68, vrb = 192223ff870b83fc550eedc4a6f7385a, ins =   4(vaddsws   )
#         199
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b1495d3c_3ac937f8_833fa7a5_ad1aba68
#                  vrb = 192223ff_870b83fc_550eedc4_a6f7385a
# software result: vrt = ca6b813b_c1d4bbf4_d84e9569_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8053 ns Started: 8033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8a096f36425163fa7dadba1323117694, vrb = 66aa9cbfa13a806a5aa955f8793137e2, ins =  15(vsububm   )
#         200
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8a096f36_425163fa_7dadba13_23117694
#                  vrb = 66aa9cbf_a13a806a_5aa955f8_793137e2
# software result: vrt = 245fd377_a117e390_2304651b_aae03fb2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8093 ns Started: 8073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1af21d5790d0846737f9ac54e1fa7c46, vrb = d13ea3c911799bd743379cf19802c387, ins =   4(vaddsws   )
#         201
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1af21d57_90d08467_37f9ac54_e1fa7c46
#                  vrb = d13ea3c9_11799bd7_43379cf1_9802c387
# software result: vrt = ec30c120_a24a203e_7b314945_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8133 ns Started: 8113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ab69c0da7157a77e6ca9fdd5cba5ec63, vrb = 5622d59822f473d5ee3e57c5d4c8c53c, ins =  62(vslb      )
#         202
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ab69c0da_7157a77e_6ca9fdd5_cba5ec63
#                  vrb = 5622d598_22f473d5_ee3e57c5_d4c8c53c
# software result: vrt = c0a400da_c47038c0_004080a0_b0a58030
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8173 ns Started: 8153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ae8d6f6c72b43929bd795f8e58f420e7, vrb = 355692aa0e2a782cd4852129d0ad0d41, ins =  22(vavgsh    )
#         203
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ae8d6f6c_72b43929_bd795f8e_58f420e7
#                  vrb = 355692aa_0e2a782c_d4852129_d0ad0d41
# software result: vrt = f1f2010b_406f58ab_c8ff405c_14d11714
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8213 ns Started: 8193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e42e1b478d9159e4a4c95f7a3f50b785, vrb = 416607a2bb8ec0828346aac4cdfe1c21, ins =  15(vsububm   )
#         204
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e42e1b47_8d9159e4_a4c95f7a_3f50b785
#                  vrb = 416607a2_bb8ec082_8346aac4_cdfe1c21
# software result: vrt = a3c814a5_d2039962_2183b5b6_72529b64
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8253 ns Started: 8233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b3d86a051ea116f816b7be071dac0fa8, vrb = 9685aa23f0cefb5421e68aeaa5fcd827, ins =  15(vsububm   )
#         205
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b3d86a05_1ea116f8_16b7be07_1dac0fa8
#                  vrb = 9685aa23_f0cefb54_21e68aea_a5fcd827
# software result: vrt = 1d53c0e2_2ed31ba4_f5d1341d_78b03781
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8293 ns Started: 8273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 41262ec5ec0d3ef449d9524961749849, vrb = 134e92300558f1a32aa16102e94a157c, ins =  62(vslb      )
#         206
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 41262ec5_ec0d3ef4_49d95249_61749849
#                  vrb = 134e9230_0558f1a3_2aa16102_e94a157c
# software result: vrt = 0880b8c5_800d7ca0_24b2a424_c2d00090
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8333 ns Started: 8313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c9b966232221cbb419be29a16018f1a4, vrb = 1e298993fd37480eb230779a12f4fa9a, ins =  62(vslb      )
#         207
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c9b96623_2221cbb4_19be29a1_6018f1a4
#                  vrb = 1e298993_fd37480e_b230779a_12f4fa9a
# software result: vrt = 4072cc18_4080cb00_64be8084_8080c490
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8373 ns Started: 8353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8697398e6c49501a0bdca2742f4db99, vrb = 2e631a432349ba762a5a941bdab9b9fd, ins =  15(vsububm   )
#         208
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = f8697398_e6c49501_a0bdca27_42f4db99
#                  vrb = 2e631a43_2349ba76_2a5a941b_dab9b9fd
# software result: vrt = ca065955_c37bdb8b_7663360c_683b229c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8413 ns Started: 8393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 57292f4578b0031eb43a040702facefb, vrb = fa783d50cb71f5ee4edac2ae5ad9f200, ins =  15(vsububm   )
#         209
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 57292f45_78b0031e_b43a0407_02facefb
#                  vrb = fa783d50_cb71f5ee_4edac2ae_5ad9f200
# software result: vrt = 5db1f2f5_ad3f0e30_66604259_a821dcfb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8453 ns Started: 8433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b815e35a450e9d5f9f7904a55ea80b36, vrb = e8b56548ad45c843b495de64aba2f8fb, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8493 ns Started: 8473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 92a808d2fb0f65c363cc1833c3825c85, vrb = 18ef77fc8d7280f99add40331dd53744, ins =  62(vslb      )
#         211
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 92a808d2_fb0f65c3_63cc1833_c3825c85
#                  vrb = 18ef77fc_8d7280f9_9add4033_1dd53744
# software result: vrt = 92000020_603c6586_8c801898_60400050
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8533 ns Started: 8513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1f291b6dea1df07f8bb5f080d9d4701e, vrb = 8dd09c9714f309be6273068272081972, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8573 ns Started: 8553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ca1c5ecd676ca51e5bd1cfbc534b29b, vrb = 78dcc8feca285ed4bc82a33f62db9450, ins =  62(vslb      )
#         213
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1ca1c5ec_d676ca51_e5bd1cfb_c534b29b
#                  vrb = 78dcc8fe_ca285ed4_bc82a33f_62db9450
# software result: vrt = 1c10c500_58768010_50f4e080_14a0209b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8613 ns Started: 8593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 21977ffd24096da23c7850cbf6f2e65b, vrb = f1bc08dd9e2122095a007805924d85a1, ins =  62(vslb      )
#         214
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 21977ffd_24096da2_3c7850cb_f6f2e65b
#                  vrb = f1bc08dd_9e212209_5a007805_924d85a1
# software result: vrt = 42707fa0_0012b444_f0785060_d840c0b6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8653 ns Started: 8633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c36d6841c1548e770bc2088229435db7, vrb = 548716fd770127a212ef9c603e1ee74b, ins =  62(vslb      )
#         215
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c36d6841_c1548e77_0bc20882_29435db7
#                  vrb = 548716fd_770127a2_12ef9c60_3e1ee74b
# software result: vrt = 30800020_80a800dc_2c008082_40c080b8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8693 ns Started: 8673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fbc1d95f80de258bd8088703821f6c36, vrb = 527654833ceff96b25b28681957ee4dd, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8733 ns Started: 8713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0497c296aea35851e5f48b0229f2d19e, vrb = 948052c9c9fcfea000839583a048da91, ins =  22(vavgsh    )
#         217
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0497c296_aea35851_e5f48b02_29f2d19e
#                  vrb = 948052c9_c9fcfea0_00839583_a048da91
# software result: vrt = cc8c0ab0_bc502b79_f33c9043_e51dd618
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8773 ns Started: 8753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e05e480d737fd1e6bc39efd21615b270, vrb = cf22af0e6f208d76c3c89979d5836852, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8813 ns Started: 8793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0a55f2fb2c840459386b7de0aed7d41d, vrb = c7bf0c263e0780a88bea53061b52f4ef, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8853 ns Started: 8833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 689b3883e90dc36942cfbb7fe823ea32, vrb = 5afa821549877a7a1544118158d67247, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8893 ns Started: 8873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a0b0cb828009df30bb3758cb07ea3c1f, vrb = 04d6210ca526cd86091cb5280849bd19, ins =  62(vslb      )
#         221
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a0b0cb82_8009df30_bb3758cb_07ea3c1f
#                  vrb = 04d6210c_a526cd86_091cb528_0849bd19
# software result: vrt = 00009620_0040e000_767000cb_07d4803e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8933 ns Started: 8913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 484ddc6a27782a394916b331bd4f3c2a, vrb = 10212c69e7b45d7640aeb04d36bee4f6, ins =  62(vslb      )
#         222
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 484ddc6a_27782a39_4916b331_bd4f3c2a
#                  vrb = 10212c69_e7b45d76_40aeb04d_36bee4f6
# software result: vrt = 489ac0d4_80804040_4980b320_40c0c080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 8973 ns Started: 8953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 22229af2c481c787db11f0d5fb8b32e4, vrb = a6e13a8f0b86e8c2ea049f86cadc3c4f, ins =  15(vsububm   )
#         223
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 22229af2_c481c787_db11f0d5_fb8b32e4
#                  vrb = a6e13a8f_0b86e8c2_ea049f86_cadc3c4f
# software result: vrt = 7c416063_b9fbdfc5_f10d514f_31aff695
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9013 ns Started: 8993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 83b86f19853d4bd808a88577542fa593, vrb = 7f6287bd5a959efd037ae35e8c6a7e21, ins =  22(vavgsh    )
#         224
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 83b86f19_853d4bd8_08a88577_542fa593
#                  vrb = 7f6287bd_5a959efd_037ae35e_8c6a7e21
# software result: vrt = 018dfb6b_efe9f56b_0611b46b_f04d11da
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9053 ns Started: 9033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ffa79d19025c65c695d1997fb6d860cf, vrb = 04d7d6825eddd523b8e13b6abed02cab, ins =  22(vavgsh    )
#         225
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ffa79d19_025c65c6_95d1997f_b6d860cf
#                  vrb = 04d7d682_5eddd523_b8e13b6a_bed02cab
# software result: vrt = 023fb9ce_309d1d75_a759ea75_bad446bd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9093 ns Started: 9073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3fe283ec4f9a65c645e0aa767df8eb36, vrb = 6eca5c2747b39b1641c2b62be97978a6, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9133 ns Started: 9113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 926d6a919842ea46aa2c33a9642af6d8, vrb = 6d639febf1fd3887b07438eee1c9a163, ins =  22(vavgsh    )
#         227
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 926d6a91_9842ea46_aa2c33a9_642af6d8
#                  vrb = 6d639feb_f1fd3887_b07438ee_e1c9a163
# software result: vrt = ffe8053e_c5201167_ad50364c_22facc1e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9173 ns Started: 9153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bd1fb624bd634098e92c9b722d1c99a9, vrb = 4874c3cbd02b0fe2afa9bcfb0938b020, ins =   4(vaddsws   )
#         228
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = bd1fb624_bd634098_e92c9b72_2d1c99a9
#                  vrb = 4874c3cb_d02b0fe2_afa9bcfb_0938b020
# software result: vrt = 059479ef_8d8e507a_98d6586d_365549c9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9213 ns Started: 9193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5d098ebffef39f3441c082c4415b36bb, vrb = c3be31c702d3e8e26ce2d620365c1131, ins =   4(vaddsws   )
#         229
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 5d098ebf_fef39f34_41c082c4_415b36bb
#                  vrb = c3be31c7_02d3e8e2_6ce2d620_365c1131
# software result: vrt = 20c7c086_01c78816_7fffffff_77b747ec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9253 ns Started: 9233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 55eb95100a70bf2aebdd6693f2edf299, vrb = 86f2b8b73efc729e07f5649d4ffba073, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9293 ns Started: 9273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7a3f8a397981d7542c765eba3344f37b, vrb = 413dbe7134418a4a97fff205839d94a1, ins =  62(vslb      )
#         231
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7a3f8a39_7981d754_2c765eba_3344f37b
#                  vrb = 413dbe71_34418a4a_97fff205_839d94a1
# software result: vrt = f4e08072_90025c50_00007840_988030f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9333 ns Started: 9313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1075ff241fdcacab4c978d93ad818ce0, vrb = 85a5db728123f2780d160f6cdf8f2363, ins =  62(vslb      )
#         232
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1075ff24_1fdcacab_4c978d93_ad818ce0
#                  vrb = 85a5db72_8123f278_0d160f6c_df8f2363
# software result: vrt = 00a0f890_3ee0b0ab_80c08030_80806000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9373 ns Started: 9353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 15abaa8a88eed4c0878adeeab6c9cf2d, vrb = 8bdf7729d75146d634a161cb4d3078f3, ins =   4(vaddsws   )
#         233
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 15abaa8a_88eed4c0_878adeea_b6c9cf2d
#                  vrb = 8bdf7729_d75146d6_34a161cb_4d3078f3
# software result: vrt = a18b21b3_80000000_bc2c40b5_03fa4820
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9413 ns Started: 9393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 972d5e6fe1ae02982ecba816214da7f1, vrb = 80708925ec3800973c807510f7742be9, ins =   4(vaddsws   )
#         234
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 972d5e6f_e1ae0298_2ecba816_214da7f1
#                  vrb = 80708925_ec380097_3c807510_f7742be9
# software result: vrt = 80000000_cde6032f_6b4c1d26_18c1d3da
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9453 ns Started: 9433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 407389736364488f132265b60f99369b, vrb = 8feb5f2db843c14cb5dc4af659ffed63, ins =  15(vsububm   )
#         235
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 40738973_6364488f_132265b6_0f99369b
#                  vrb = 8feb5f2d_b843c14c_b5dc4af6_59ffed63
# software result: vrt = b1882a46_ab218743_5e461bc0_b69a4938
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9493 ns Started: 9473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 16cb26585865ea4bf5572697eb4130d5, vrb = 1325a7161370f2ff968a8a55987988bd, ins =   4(vaddsws   )
#         236
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 16cb2658_5865ea4b_f5572697_eb4130d5
#                  vrb = 1325a716_1370f2ff_968a8a55_987988bd
# software result: vrt = 29f0cd6e_6bd6dd4a_8be1b0ec_83bab992
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9533 ns Started: 9513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 870bdf0aba4788652c0fe72862f49a8f, vrb = 64f69545dfcc95e37f9fa590b4e686d0, ins =  15(vsububm   )
#         237
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 870bdf0a_ba478865_2c0fe728_62f49a8f
#                  vrb = 64f69545_dfcc95e3_7f9fa590_b4e686d0
# software result: vrt = 23154ac5_db7bf382_ad704298_ae0e14bf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9573 ns Started: 9553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1bc1604c0c2176dd9b6ce6b56cf132b4, vrb = b90d38bd72654a382f266e741e3c5ff4, ins =  62(vslb      )
#         238
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1bc1604c_0c2176dd_9b6ce6b5_6cf132b4
#                  vrb = b90d38bd_72654a38_2f266e74_1e3c5ff4
# software result: vrt = 36206080_3020d8dd_80008050_00100040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9613 ns Started: 9593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a919702d9a7d5740b5bcd906d9c4a7dc, vrb = 79ee11c38b00e667cb4ada0e03b80944, ins =   4(vaddsws   )
#         239
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a919702d_9a7d5740_b5bcd906_d9c4a7dc
#                  vrb = 79ee11c3_8b00e667_cb4ada0e_03b80944
# software result: vrt = 230781f0_80000000_8107b314_dd7cb120
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9653 ns Started: 9633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b270a0276036e5319fd67d9ed592a21a, vrb = 5085fc87dbb464f7d92f427a8610e03f, ins =  15(vsububm   )
#         240
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b270a027_6036e531_9fd67d9e_d592a21a
#                  vrb = 5085fc87_dbb464f7_d92f427a_8610e03f
# software result: vrt = 62eba4a0_8582813a_c6a73b24_4f82c2db
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9693 ns Started: 9673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6c203414d2a33291ecd1791aec79f702, vrb = efa29755233f7c39f7a27d5e85aa1ae8, ins =  62(vslb      )
#         241
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6c203414_d2a33291_ecd1791a_ec79f702
#                  vrb = efa29755_233f7c39_f7a27d5e_85aa1ae8
# software result: vrt = 00800080_90802022_00442080_80e4dc02
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9733 ns Started: 9713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fe5fce3d23985022d17d3e7e55c7e1a7, vrb = 6cc894df65cae9b6aaa089a51542232a, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9773 ns Started: 9753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cffab2a15b385056bd8f036b8e669f46, vrb = 0f55bb459642a79d7ae3e1d953383e2b, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9813 ns Started: 9793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1f552a526614536b7598f406558cf9d6, vrb = 5172587b5e20af9c41c9a944703c6bb8, ins =  22(vavgsh    )
#         244
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 1f552a52_6614536b_7598f406_558cf9d6
#                  vrb = 5172587b_5e20af9c_41c9a944_703c6bb8
# software result: vrt = 38644167_621a0184_5bb1cea5_62e432c7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9853 ns Started: 9833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 643d648f5ffb6efe1e7faddbcc97cc7b, vrb = fbc388e09e4e054b30110bf6b5f7aae7, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9893 ns Started: 9873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 402c8074e1863af8447036e6cb593183, vrb = c53606fddec96c86f22552eaea625446, ins =   4(vaddsws   )
#         246
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 402c8074_e1863af8_447036e6_cb593183
#                  vrb = c53606fd_dec96c86_f22552ea_ea625446
# software result: vrt = 05628771_c04fa77e_369589d0_b5bb85c9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9933 ns Started: 9913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1f7c48d714d1a22ba65a539371acac40, vrb = dbff33eee8c56dc89897d23ed1fca0b6, ins =  15(vsububm   )
#         247
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1f7c48d7_14d1a22b_a65a5393_71acac40
#                  vrb = dbff33ee_e8c56dc8_9897d23e_d1fca0b6
# software result: vrt = 447d15e9_2c0c3563_0ec38155_a0b00c8a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 9973 ns Started: 9953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2214744d076051be86d8312c4f8ecb94, vrb = 438cb30d29f198f4b9d38d08e5c80ed2, ins =  22(vavgsh    )
#         248
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2214744d_076051be_86d8312c_4f8ecb94
#                  vrb = 438cb30d_29f198f4_b9d38d08_e5c80ed2
# software result: vrt = 32d013ad_18a9f559_a056df1a_1aabed33
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10013 ns Started: 9993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 232f693346fd391c568f97b29d5aefd1, vrb = 88e44f03fdf802d5dbd1141388a048a3, ins =  15(vsububm   )
#         249
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 232f6933_46fd391c_568f97b2_9d5aefd1
#                  vrb = 88e44f03_fdf802d5_dbd11413_88a048a3
# software result: vrt = 9b4b1a30_49053747_7bbe839f_15baa72e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10053 ns Started: 10033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 39fde2e52fac32f7650e7b1c0a644fff, vrb = f5cc10e2883d7d85ad84c3c984f45eec, ins =   4(vaddsws   )
#         250
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 39fde2e5_2fac32f7_650e7b1c_0a644fff
#                  vrb = f5cc10e2_883d7d85_ad84c3c9_84f45eec
# software result: vrt = 2fc9f3c7_b7e9b07c_12933ee5_8f58aeeb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10093 ns Started: 10073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fd6396fd6b3635b4867f14471adae220, vrb = 8efecf37c137e2a60c2ac4e69ff28610, ins =  62(vslb      )
#         251
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = fd6396fd_6b3635b4_867f1447_1adae220
#                  vrb = 8efecf37_c137e2a6_0c2ac4e6_9ff28610
# software result: vrt = 40c00080_d600d400_60fc40c0_00688020
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10133 ns Started: 10113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 75c975555b3d7d3d45564d576faf3a8b, vrb = 370490267ad0a37fb1961a126d509a64, ins =  15(vsububm   )
#         252
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 75c97555_5b3d7d3d_45564d57_6faf3a8b
#                  vrb = 37049026_7ad0a37f_b1961a12_6d509a64
# software result: vrt = 3ec5e52f_e16ddabe_94c03345_025fa027
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10173 ns Started: 10153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 27e1b441f1014baad8e1bfc5cbc62653, vrb = 463d35cd584a1c936796ccb049676cfc, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10213 ns Started: 10193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ab027bc3c11652aca18a9b587083431c, vrb = 8422893b1c47f394e9cf7bfd4a8dff74, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10253 ns Started: 10233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bd3762c4e93c66635c8cbff6c7728616, vrb = d47e73792ce85cff0b02c86679e184ce, ins =  22(vavgsh    )
#         255
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = bd3762c4_e93c6663_5c8cbff6_c7728616
#                  vrb = d47e7379_2ce85cff_0b02c866_79e184ce
# software result: vrt = c8db6b1f_0b1261b1_33c7c42e_20aa8572
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10293 ns Started: 10273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 26e4fe13e19ea417d1a5775df46d0ae5, vrb = aff9a2a5579ea83315a9e8ed9c9fc46e, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10333 ns Started: 10313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0db5228e62899ee0b3c8b52a73594e53, vrb = 6b9e11d0960095a9ad320f7a086cc6ef, ins =   4(vaddsws   )
#         257
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 0db5228e_62899ee0_b3c8b52a_73594e53
#                  vrb = 6b9e11d0_960095a9_ad320f7a_086cc6ef
# software result: vrt = 7953345e_f88a3489_80000000_7bc61542
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10373 ns Started: 10353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a8b8f4362be9f8f1ae6dd6abc3955a66, vrb = da1ad94b6eecfce02fbd40e8b781af65, ins =   4(vaddsws   )
#         258
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a8b8f436_2be9f8f1_ae6dd6ab_c3955a66
#                  vrb = da1ad94b_6eecfce0_2fbd40e8_b781af65
# software result: vrt = 82d3cd81_7fffffff_de2b1793_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10413 ns Started: 10393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 786947da6cff88ff4474a9fb3dc22dfd, vrb = 7e85e6674e685fd8c21e7229d16ff334, ins =   4(vaddsws   )
#         259
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 786947da_6cff88ff_4474a9fb_3dc22dfd
#                  vrb = 7e85e667_4e685fd8_c21e7229_d16ff334
# software result: vrt = 7fffffff_7fffffff_06931c24_0f322131
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10453 ns Started: 10433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c06596a3f6079f713a31ad8759b42fc4, vrb = 254d70dfe362137c2769dde54ae75cda, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10493 ns Started: 10473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9e0ca0a14b0ce5a2b64b660af7e4c09f, vrb = 1d9e7e0d8fa5a711ac4ae47023645682, ins =   4(vaddsws   )
#         261
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9e0ca0a1_4b0ce5a2_b64b660a_f7e4c09f
#                  vrb = 1d9e7e0d_8fa5a711_ac4ae470_23645682
# software result: vrt = bbab1eae_dab28cb3_80000000_1b491721
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10533 ns Started: 10513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b109d998cc2643811198bcf81c8f52e9, vrb = a372d939885fc4ec6a093b02ad990f10, ins =  22(vavgsh    )
#         262
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b109d998_cc264381_1198bcf8_1c8f52e9
#                  vrb = a372d939_885fc4ec_6a093b02_ad990f10
# software result: vrt = aa3ed969_aa430437_3dd1fbfd_e51430fd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10573 ns Started: 10553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7220bf4388e687b8125f3afbcb315794, vrb = 1b7dbb90c05a3673b117664145edf5d3, ins =  62(vslb      )
#         263
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7220bf43_88e687b8_125f3afb_cb315794
#                  vrb = 1b7dbb90_c05a3673_b1176641_45edf5d3
# software result: vrt = 9000f843_8898c0c0_248080f6_6020e0a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10613 ns Started: 10593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bbb6151711ae68ab014cd4fdb05730e3, vrb = 8c6086c69fc06bf7eb85a9c2b8c1bef2, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10653 ns Started: 10633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 704bde366c1617cb68ffbfe45535be36, vrb = e49ef71b99b37e451e4ad52a81ef45b5, ins =   4(vaddsws   )
#         265
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 704bde36_6c1617cb_68ffbfe4_5535be36
#                  vrb = e49ef71b_99b37e45_1e4ad52a_81ef45b5
# software result: vrt = 54ead551_05c99610_7fffffff_d72503eb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10693 ns Started: 10673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 10cdf7616ba5444bbeded8dd565fb069, vrb = da5e40a09b9ca266fe15f51670e54c74, ins =  15(vsububm   )
#         266
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 10cdf761_6ba5444b_beded8dd_565fb069
#                  vrb = da5e40a0_9b9ca266_fe15f516_70e54c74
# software result: vrt = 366fb7c1_d009a2e5_c0c9e3c7_e67a64f5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10733 ns Started: 10713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c1cb2614c90c71bfdb68fbbda29f4dcc, vrb = da72ef542b6f8b10ca14a60934c999a8, ins =  22(vavgsh    )
#         267
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = c1cb2614_c90c71bf_db68fbbd_a29f4dcc
#                  vrb = da72ef54_2b6f8b10_ca14a609_34c999a8
# software result: vrt = ce1f0ab4_fa3efe68_d2bed0e3_ebb4f3ba
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10773 ns Started: 10753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ade059aec46f102de7c4e2f39fa5d218, vrb = 1cd2e28383b1090560d615d3b6b0116b, ins =  15(vsububm   )
#         268
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ade059ae_c46f102d_e7c4e2f3_9fa5d218
#                  vrb = 1cd2e283_83b10905_60d615d3_b6b0116b
# software result: vrt = 910e772b_41be0728_87eecd20_e9f5c1ad
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10813 ns Started: 10793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4078003ff682d5c0c42dd6da98dca325, vrb = 31454df9fc330ee46b6b419c9d4b9422, ins =   4(vaddsws   )
#         269
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4078003f_f682d5c0_c42dd6da_98dca325
#                  vrb = 31454df9_fc330ee4_6b6b419c_9d4b9422
# software result: vrt = 71bd4e38_f2b5e4a4_2f991876_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10853 ns Started: 10833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f1ec45cce424eb25b9e805e7536f104a, vrb = 9784fefd3bbc090326481e46b951cee9, ins =  22(vavgsh    )
#         270
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f1ec45cc_e424eb25_b9e805e7_536f104a
#                  vrb = 9784fefd_3bbc0903_26481e46_b951cee9
# software result: vrt = c4b82265_0ff0fa14_f0181217_0660ef9a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10893 ns Started: 10873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5037e771a429f6042da24b437146e6ae, vrb = 6a562f5ab8c4e0cc2d0eff428c516c0e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10933 ns Started: 10913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6a63124df43d9b654f564a6cd6724100, vrb = 03a27d83cc88a70f1125432e571a9e4c, ins =   4(vaddsws   )
#         272
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 6a63124d_f43d9b65_4f564a6c_d6724100
#                  vrb = 03a27d83_cc88a70f_1125432e_571a9e4c
# software result: vrt = 6e058fd0_c0c64274_607b8d9a_2d8cdf4c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 10973 ns Started: 10953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 73b1b8f58266bfdcaeb906afb319d4f4, vrb = dcadd03d044edd654b7d53ba0c51f9f6, ins =  22(vavgsh    )
#         273
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 73b1b8f5_8266bfdc_aeb906af_b319d4f4
#                  vrb = dcadd03d_044edd65_4b7d53ba_0c51f9f6
# software result: vrt = 282fc499_c35acea1_fd1b2d35_dfb5e775
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11013 ns Started: 10993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d29e8a239bd42603546599a113e99a67, vrb = 8a65570a2a23bbaf32d059f433808291, ins =  15(vsububm   )
#         274
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d29e8a23_9bd42603_546599a1_13e99a67
#                  vrb = 8a65570a_2a23bbaf_32d059f4_33808291
# software result: vrt = 48393319_71b16b54_229540ad_e06918d6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11053 ns Started: 11033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9090973fe31a37b7d69978b112afb1b9, vrb = d3018998a549e03ab0e5b94095e8cb18, ins =  22(vavgsh    )
#         275
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9090973f_e31a37b7_d69978b1_12afb1b9
#                  vrb = d3018998_a549e03a_b0e5b940_95e8cb18
# software result: vrt = b1c9906c_c4320bf9_c3bf18f9_d44cbe69
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11093 ns Started: 11073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c85411f7ca24f5adb075fbc780b3ddfc, vrb = 5e579ef4741572ddd56e774dae47e125, ins =  62(vslb      )
#         276
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c85411f7_ca24f5ad_b075fbc7_80b3ddfc
#                  vrb = 5e579ef4_741572dd_d56e774d_ae47e125
# software result: vrt = 00004070_a080d4a0_004080e0_0080ba80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11133 ns Started: 11113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e9581ed64de7214e360324ff46c1a825, vrb = 50cb8752e0d8de5dc0d4e7a068a7cdb1, ins =   4(vaddsws   )
#         277
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e9581ed6_4de7214e_360324ff_46c1a825
#                  vrb = 50cb8752_e0d8de5d_c0d4e7a0_68a7cdb1
# software result: vrt = 3a23a628_2ebfffab_f6d80c9f_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11173 ns Started: 11153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d1c3f56353e897608b688790f3d7f25f, vrb = d73c86b24ff4dae884547a03d6c91b89, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11213 ns Started: 11193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e5535166c45be6eb7fc8b8c5361efc3a, vrb = 279465bc9e0dc920747ae798bf098a01, ins =  15(vsububm   )
#         279
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e5535166_c45be6eb_7fc8b8c5_361efc3a
#                  vrb = 279465bc_9e0dc920_747ae798_bf098a01
# software result: vrt = bebfecaa_264e1dcb_0b4ed12d_77157239
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11253 ns Started: 11233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7132bb4d79a03ee061a6af1d9e94d06f, vrb = 9355f71123b386935f4dbc1eee073121, ins =  62(vslb      )
#         280
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7132bb4d_79a03ee0_61a6af1d_9e94d06f
#                  vrb = 9355f711_23b38693_5f4dbc1e_ee073121
# software result: vrt = 8840809a_c8008000_80c0f040_8000a0de
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11293 ns Started: 11273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9260cf3c0b2d9627811468f20328c656, vrb = 04a70b2f4a18f2509dc7e85de456fac2, ins =  22(vavgsh    )
#         281
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9260cf3c_0b2d9627_811468f2_0328c656
#                  vrb = 04a70b2f_4a18f250_9dc7e85d_e456fac2
# software result: vrt = cb84ed36_2aa3c43c_8f6e28a8_f3bfe08c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11333 ns Started: 11313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 35d4ffa883520e30207a57200059efdb, vrb = 382610da1522c4328091417a877daf5d, ins =  15(vsububm   )
#         282
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 35d4ffa8_83520e30_207a5720_0059efdb
#                  vrb = 382610da_1522c432_8091417a_877daf5d
# software result: vrt = fdaeefce_6e304afe_a0e916a6_79dc407e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11373 ns Started: 11353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4534f6a1083e12e31992c1b3a8316fba, vrb = de61b9b540697a2be0653bdf4778c424, ins =  22(vavgsh    )
#         283
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4534f6a1_083e12e3_1992c1b3_a8316fba
#                  vrb = de61b9b5_40697a2b_e0653bdf_4778c424
# software result: vrt = 11cbd82b_24544687_fcfcfec9_f7d519ef
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11413 ns Started: 11393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ba26e2a36d1befe5c47087c7e762b18e, vrb = 92c1f56f5b8c6f950cdbb85c0281f4c1, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11453 ns Started: 11433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ea70420e3c92fccef6cc5c8aba96541d, vrb = 0677c773a06ff0d419f22c0aad05137b, ins =  15(vsububm   )
#         285
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ea70420e_3c92fcce_f6cc5c8a_ba96541d
#                  vrb = 0677c773_a06ff0d4_19f22c0a_ad05137b
# software result: vrt = e4f97b9b_9c230cfa_ddda3080_0d9141a2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11493 ns Started: 11473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ebd3a43e43895390661740c5100bf915, vrb = bf5c4fe14e8e3a0079c1585cbfbfa9c9, ins =  22(vavgsh    )
#         286
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ebd3a43e_43895390_661740c5_100bf915
#                  vrb = bf5c4fe1_4e8e3a00_79c1585c_bfbfa9c9
# software result: vrt = d598fa10_490c46c8_6fec4c91_e7e5d16f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11533 ns Started: 11513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 997359232e32805a5820d12a59092508, vrb = 92bca0718b2bc48f0e534d1f0077b02c, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11573 ns Started: 11553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ddabaab6c28ac4e078fb3daf12a8dc67, vrb = a1a4007b6369f46e5be9648ce79e1138, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11613 ns Started: 11593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 652521db4d3ddfea222981271e4c641d, vrb = 2fd199f0701c3cc299c4ad083f096917, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11653 ns Started: 11633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2637d98be8c171091c81371855638cb3, vrb = 9684bb887e1902572e20e0a7fbc6cf96, ins =  15(vsububm   )
#         290
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 2637d98b_e8c17109_1c813718_55638cb3
#                  vrb = 9684bb88_7e190257_2e20e0a7_fbc6cf96
# software result: vrt = 90b31e03_6aa86fb2_ee615771_5a9dbd1d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11693 ns Started: 11673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2f9b6f3e0cc76aad73e4be9264ce4a69, vrb = 960ed6957c7af8e67e06f39fefd1e1fe, ins =  22(vavgsh    )
#         291
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2f9b6f3e_0cc76aad_73e4be92_64ce4a69
#                  vrb = 960ed695_7c7af8e6_7e06f39f_efd1e1fe
# software result: vrt = e2d522ea_44a131ca_78f5d919_2a501634
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11733 ns Started: 11713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca8f7004009b0ce58d9fa26fdb4cc139, vrb = f1657a492ee124885a36185513e28a19, ins =  22(vavgsh    )
#         292
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ca8f7004_009b0ce5_8d9fa26f_db4cc139
#                  vrb = f1657a49_2ee12488_5a361855_13e28a19
# software result: vrt = ddfa7527_17be18b7_f3ebdd62_f797a5a9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11773 ns Started: 11753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a80d915b2ebed791297fbe14ed44b14d, vrb = a08fd30dddfd86b7ac8ababe4c8cbc61, ins =  15(vsububm   )
#         293
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a80d915b_2ebed791_297fbe14_ed44b14d
#                  vrb = a08fd30d_ddfd86b7_ac8ababe_4c8cbc61
# software result: vrt = 087ebe4e_51c151da_7df50456_a1b8f5ec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11813 ns Started: 11793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f8850733bbeef9ab63ccd69b883c9db, vrb = ccb9735716a7eff5ef307807d3949301, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11853 ns Started: 11833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = da87c284e684e9f28cdddff5306bf584, vrb = 4f853760d9757d0668b514fc15a4a8e8, ins =  62(vslb      )
#         295
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = da87c284_e684e9f2_8cdddff5_306bf584
#                  vrb = 4f853760_d9757d06_68b514fc_15a4a8e8
# software result: vrt = 00e00084_cc802080_8ca0f050_00b0f584
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11893 ns Started: 11873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6b1ea37027a123b482b85d11603770dd, vrb = a7a000a1f4221922bb12fc66c3b03483, ins =  15(vsububm   )
#         296
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6b1ea370_27a123b4_82b85d11_603770dd
#                  vrb = a7a000a1_f4221922_bb12fc66_c3b03483
# software result: vrt = c47ea3cf_337f0a92_c7a661ab_9d873c5a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11933 ns Started: 11913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a531aa4bd648efe2a28af4f37020d39b, vrb = 89b72e16c599904d577439f008fba1d3, ins =  15(vsububm   )
#         297
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a531aa4b_d648efe2_a28af4f3_7020d39b
#                  vrb = 89b72e16_c599904d_577439f0_08fba1d3
# software result: vrt = 1c7a7c35_11af5f95_4b16bb03_682532c8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 11973 ns Started: 11953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e1401a69fff6a2f24126f391fe3594bb, vrb = a462aa5a83cdd46b878156b97a1e83b0, ins =  15(vsububm   )
#         298
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e1401a69_fff6a2f2_4126f391_fe3594bb
#                  vrb = a462aa5a_83cdd46b_878156b9_7a1e83b0
# software result: vrt = 3dde700f_7c29ce87_baa59dd8_8417110b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12013 ns Started: 11993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a82c9631c7b2df501c5f1259630bb635, vrb = 2f4d86487745654ab9a381d46ed4cde5, ins =  62(vslb      )
#         299
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a82c9631_c7b2df50_1c5f1259_630bb635
#                  vrb = 2f4d8648_7745654a_b9a381d4_6ed4cde5
# software result: vrt = 00808031_8040e040_38f82490_c0b0c0a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12053 ns Started: 12033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8affe40fd81c4549fe1c1338b6441271, vrb = 0e21aa3c222e01ea452f263b78a5a29c, ins =  62(vslb      )
#         300
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8affe40f_d81c4549_fe1c1338_b6441271
#                  vrb = 0e21aa3c_222e01ea_452f263b_78a5a29c
# software result: vrt = 80fe90f0_60008a24_c000c0c0_b6804810
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12093 ns Started: 12073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1a5ac5b284d4631e2379997be9e21afe, vrb = 666298ba3f0e55a432653efb0c8d05a8, ins =   4(vaddsws   )
#         301
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1a5ac5b2_84d4631e_2379997b_e9e21afe
#                  vrb = 666298ba_3f0e55a4_32653efb_0c8d05a8
# software result: vrt = 7fffffff_c3e2b8c2_55ded876_f66f20a6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12133 ns Started: 12113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5799782778d8d92d12cdc3d89fc0b10c, vrb = acb3d66b19bb535ff72eeb0d4685f5fb, ins =  62(vslb      )
#         302
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 57997827_78d8d92d_12cdc3d8_9fc0b10c
#                  vrb = acb3d66b_19bb535f_f72eeb0d_4685f5fb
# software result: vrt = 70c80038_f0c0c880_00401800_c0002060
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12173 ns Started: 12153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bcfeb30d29856163196024ef806b183c, vrb = 98f5f03500373ab524cf7895cedacda1, ins =  62(vslb      )
#         303
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = bcfeb30d_29856163_196024ef_806b183c
#                  vrb = 98f5f035_00373ab5_24cf7895_cedacda1
# software result: vrt = bcc0b3a0_29808460_900024e0_00ac0078
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12213 ns Started: 12193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 057bb33bc574bbb6c2e3b80ef405d522, vrb = 952d08da302662c86b93aaff525c57b8, ins =  15(vsububm   )
#         304
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 057bb33b_c574bbb6_c2e3b80e_f405d522
#                  vrb = 952d08da_302662c8_6b93aaff_525c57b8
# software result: vrt = 704eab61_954e59ee_57500e0f_a2a97e6a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12253 ns Started: 12233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7783b07c25db737b8f91e13a3fd191eb, vrb = 32bdae8b71c6bd30235054dcf0b17ff9, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12293 ns Started: 12273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cd308316105a1e333de60752f94575f1, vrb = 45f9c7696df21931216f10395e2608c8, ins =  22(vavgsh    )
#         306
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = cd308316_105a1e33_3de60752_f94575f1
#                  vrb = 45f9c769_6df21931_216f1039_5e2608c8
# software result: vrt = 0995a540_3f261bb2_2fab0bc6_2bb63f5d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12333 ns Started: 12313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e5142acc96fe5bd409e69c6b47b12f9, vrb = 05b229dc970c64f9f0e852cae7f0f0fa, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12373 ns Started: 12353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a4673205136b588b6151a15505c9ed66, vrb = c39acc3ef668b32f01cad97f922e83d3, ins =  15(vsububm   )
#         308
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a4673205_136b588b_6151a155_05c9ed66
#                  vrb = c39acc3e_f668b32f_01cad97f_922e83d3
# software result: vrt = e1cd66c7_1d03a55c_6087c8d6_739b6a93
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12413 ns Started: 12393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8557a118d7537ab24ea950eb9a70734f, vrb = 852916d958dca5ed5f3ae7eb46058335, ins =  62(vslb      )
#         309
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8557a118_d7537ab2_4ea950eb_9a70734f
#                  vrb = 852916d9_58dca5ed_5f3ae7eb_46058335
# software result: vrt = a0ae4030_d7304040_00a40058_800098e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12453 ns Started: 12433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 90303af86946c039ae11de722eb7997b, vrb = e74e3bc35bb6a683b76f1894de138e1b, ins =  62(vslb      )
#         310
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 90303af8_6946c039_ae11de72_2eb7997b
#                  vrb = e74e3bc3_5bb6a683_b76f1894_de138e1b
# software result: vrt = 0000d0c0_488000c8_0080de20_80b840d8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12493 ns Started: 12473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f1d9840a382d01a3ac0364b3d74c7882, vrb = 73cf2bb05d6994e20448a92514827288, ins =  62(vslb      )
#         311
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f1d9840a_382d01a3_ac0364b3_d74c7882
#                  vrb = 73cf2bb0_5d6994e2_0448a925_14827288
# software result: vrt = 8880200a_005a108c_c003c860_7030e082
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12533 ns Started: 12513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4ed80da787b09411a7ea68e12d45dee0, vrb = c5f0ee766d60563e726af996569fc0d3, ins =  62(vslb      )
#         312
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4ed80da7_87b09411_a7ea68e1_2d45dee0
#                  vrb = c5f0ee76_6d60563e_726af996_569fc0d3
# software result: vrt = c0d840c0_e0b00040_9ca8d040_4080de00
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12573 ns Started: 12553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d0a21510e4673d26d96ec82d81f8fc16, vrb = f337e37ddfe9f6cfeebe704114bcd630, ins =  62(vslb      )
#         313
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d0a21510_e4673d26_d96ec82d_81f8fc16
#                  vrb = f337e37d_dfe9f6cf_eebe7041_14bcd630
# software result: vrt = 8000a800_00ce4000_4080c85a_10800016
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12613 ns Started: 12593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c193a3294f72d3742bf3613fb6def6e8, vrb = 804bb5483bd9824706e323b17ec40c63, ins =  62(vslb      )
#         314
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c193a329_4f72d374_2bf3613f_b6def6e8
#                  vrb = 804bb548_3bd98247_06e323b1_7ec40c63
# software result: vrt = c1986029_78e44c00_c098087e_80e06040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12653 ns Started: 12633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 855e40c89599f9dfbd1681b0e4a721d9, vrb = 63364fce066634544d6f935c7cc024c4, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12693 ns Started: 12673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e925f331bc703a681d377712e6cef7cb, vrb = 0bdfc9e107215d0fbd10d91046ba9915, ins =  62(vslb      )
#         316
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e925f331_bc703a68_1d377712_e6cef7cb
#                  vrb = 0bdfc9e1_07215d0f_bd10d910_46ba9915
# software result: vrt = 4880e662_00e04000_a037ee12_8038ee60
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12733 ns Started: 12713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 47767798e419b01c7c282db426ff2de2, vrb = 8cb0c71f93954f145af62efb9c2b5129, ins =  15(vsububm   )
#         317
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 47767798_e419b01c_7c282db4_26ff2de2
#                  vrb = 8cb0c71f_93954f14_5af62efb_9c2b5129
# software result: vrt = bbc6b079_51846108_2232ffb9_8ad4dcb9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12773 ns Started: 12753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0617fed3ec17707940bad89cbd6a890e, vrb = 1399fb06e1fbe0d6950ea3f327442c30, ins =  15(vsububm   )
#         318
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 0617fed3_ec177079_40bad89c_bd6a890e
#                  vrb = 1399fb06_e1fbe0d6_950ea3f3_27442c30
# software result: vrt = f37e03cd_0b1c90a3_abac35a9_96265dde
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12813 ns Started: 12793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4db4712316822b5120bef446455465fb, vrb = f3ce4ef4da107355e466171e2d3edb31, ins =  62(vslb      )
#         319
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4db47123_16822b51_20bef446_455465fb
#                  vrb = f3ce4ef4_da107355_e466171e_2d3edb31
# software result: vrt = 68004030_58825820_00800080_a00028f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12853 ns Started: 12833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bb7f71e76f6ee2abe5c46bd8e4041bfd, vrb = b040121abfaa57ce69b8c0138d2d5ce4, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12893 ns Started: 12873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9dbff6b167dfc77b8904bbd5bf3ad052, vrb = 113e864226ecfda2b45a34064448e859, ins =  62(vslb      )
#         321
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9dbff6b1_67dfc77b_8904bbd5_bf3ad052
#                  vrb = 113e8642_26ecfda2_b45a3406_4448e859
# software result: vrt = 3ac080c4_c0f0e0ec_9010b040_f03ad0a4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12933 ns Started: 12913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 58fd88d2d1d385132255acd8f02bceec, vrb = 48d7b14791b76b56ebb87c2463a1d2af, ins =  22(vavgsh    )
#         322
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 58fd88d2_d1d38513_2255acd8_f02bceec
#                  vrb = 48d7b147_91b76b56_ebb87c24_63a1d2af
# software result: vrt = 50ea9d0d_b1c5f835_0707147e_29e6d0ce
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 12973 ns Started: 12953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9cedc6a4aa90a739cc8eae0aaef42329, vrb = 10df1dbe1776e4c9b4cc1c7242c09468, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13013 ns Started: 12993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cd2702daef1454976464396692ef3d73, vrb = 7693e0d284499c9faa2e3a5c8c069090, ins =  15(vsububm   )
#         324
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = cd2702da_ef145497_64643966_92ef3d73
#                  vrb = 7693e0d2_84499c9f_aa2e3a5c_8c069090
# software result: vrt = 57942208_6bcbb8f8_ba36ff0a_06e9ade3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13053 ns Started: 13033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 178db8249831c6fd4bb546300de0780b, vrb = 97bd0c11737decbfb0ebaa7da653bd9a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13093 ns Started: 13073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c05c826de2a7254e404f05e4cfc72f43, vrb = 887257ab14acd9873c7981b83a9d57ed, ins =  15(vsububm   )
#         326
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c05c826d_e2a7254e_404f05e4_cfc72f43
#                  vrb = 887257ab_14acd987_3c7981b8_3a9d57ed
# software result: vrt = 38ea2bc2_cefb4cc7_04d6842c_952ad856
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13133 ns Started: 13113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8ef06106104c663dfb179fe233185f3e, vrb = 3d857c69681003aec29544a5300e45c9, ins =  22(vavgsh    )
#         327
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 8ef06106_104c663d_fb179fe2_33185f3e
#                  vrb = 3d857c69_681003ae_c29544a5_300e45c9
# software result: vrt = e63b6eb8_3c2e34f6_ded6f244_31935284
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13173 ns Started: 13153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d2a4968a88892fd6646013a9fdaca000, vrb = ccaf9ba68907e7faeaebcad69015a46d, ins =  62(vslb      )
#         328
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d2a4968a_88892fd6_646013a9_fdaca000
#                  vrb = ccaf9ba6_8907e7fa_eaebcad6_9015a46d
# software result: vrt = 2000b080_10808058_90004c40_fd800000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13213 ns Started: 13193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6bfd7b4915945491472fc502489f3ce8, vrb = 9ad9bdd326afedec195de6b06f0208ed, ins =  15(vsububm   )
#         329
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6bfd7b49_15945491_472fc502_489f3ce8
#                  vrb = 9ad9bdd3_26afedec_195de6b0_6f0208ed
# software result: vrt = d124be76_efe567a5_2ed2df52_d99d34fb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13253 ns Started: 13233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b9995cb0ea9e3aa8f75ced0edac89789, vrb = fa6293157bc66a41ce69cc16af75eaea, ins =  15(vsububm   )
#         330
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b9995cb0_ea9e3aa8_f75ced0e_dac89789
#                  vrb = fa629315_7bc66a41_ce69cc16_af75eaea
# software result: vrt = bf37c99b_6fd8d067_29f321f8_2b53ad9f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13293 ns Started: 13273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91f7c597ebe5a49b24d133caf94aba30, vrb = 1f13d925de630e1da369d251d836f6a8, ins =  15(vsububm   )
#         331
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 91f7c597_ebe5a49b_24d133ca_f94aba30
#                  vrb = 1f13d925_de630e1d_a369d251_d836f6a8
# software result: vrt = 72e4ec72_0d82967e_81686179_2114c488
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13333 ns Started: 13313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d17db20b1b44a925b5df508b0595bcd7, vrb = cb586371f1dd094e0abc9fcc197bec0b, ins =   4(vaddsws   )
#         332
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d17db20b_1b44a925_b5df508b_0595bcd7
#                  vrb = cb586371_f1dd094e_0abc9fcc_197bec0b
# software result: vrt = 9cd6157c_0d21b273_c09bf057_1f11a8e2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13373 ns Started: 13353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b76deeb5c08522e98a374890866d8402, vrb = e1c49b9bcac11e6a934ddb902c55fb5c, ins =  22(vavgsh    )
#         333
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b76deeb5_c08522e9_8a374890_866d8402
#                  vrb = e1c49b9b_cac11e6a_934ddb90_2c55fb5c
# software result: vrt = cc99c528_c5a320aa_8ec21210_d961bfaf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13413 ns Started: 13393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a91d3df7f819873abdeb0ae0e706a6c4, vrb = be53c961a3e6a1da4eae6c5ce7c626a6, ins =   4(vaddsws   )
#         334
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a91d3df7_f819873a_bdeb0ae0_e706a6c4
#                  vrb = be53c961_a3e6a1da_4eae6c5c_e7c626a6
# software result: vrt = 80000000_9c002914_0c99773c_cecccd6a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13453 ns Started: 13433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9b6f13cbdbd354ff760586093c302755, vrb = 2c68385dd78c778217df7a2f3d92d468, ins =   4(vaddsws   )
#         335
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9b6f13cb_dbd354ff_76058609_3c302755
#                  vrb = 2c68385d_d78c7782_17df7a2f_3d92d468
# software result: vrt = c7d74c28_b35fcc81_7fffffff_79c2fbbd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13493 ns Started: 13473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9f877ae5b31056ec2fe2ce9ed7251c27, vrb = 9d6e1c45534464ab21bfac946269ef18, ins =  62(vslb      )
#         336
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9f877ae5_b31056ec_2fe2ce9e_d7251c27
#                  vrb = 9d6e1c45_534464ab_21bfac94_6269ef18
# software result: vrt = e0c0a0a0_98006060_5e00e0e0_5c4a0027
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13533 ns Started: 13513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4cb023346b36b3c5a2fe97a5d6f58b47, vrb = 9c930513435e0aa1ffbbccbd388e24ab, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13573 ns Started: 13553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2261f9ffc86f98b913fb77a571ccc695, vrb = cbb20d9236247512aee68415937e5cd8, ins =  22(vavgsh    )
#         338
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2261f9ff_c86f98b9_13fb77a5_71ccc695
#                  vrb = cbb20d92_36247512_aee68415_937e5cd8
# software result: vrt = f70a03c9_ff4a06e6_e171fddd_02a511b7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13613 ns Started: 13593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c15cc6c3a4787228ed1197a9f886810c, vrb = a1818a4770f6d3bc9a831e2bc3da2da0, ins =  62(vslb      )
#         339
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c15cc6c3_a4787228_ed1197a9_f886810c
#                  vrb = a1818a47_70f6d3bc_9a831e2b_c3da2da0
# software result: vrt = 82b81880_a4009080_b488c048_c018200c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13653 ns Started: 13633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 347ad9b17d3d3e20cc730bcdede2e144, vrb = 3d740faa3eeecf4f5d9fb88971ea197b, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13693 ns Started: 13673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 30a5045a6b7a74b91fe68f22d9b49a7d, vrb = e55e4154d5981a3927066be8021a63ec, ins =  22(vavgsh    )
#         341
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 30a5045a_6b7a74b9_1fe68f22_d9b49a7d
#                  vrb = e55e4154_d5981a39_27066be8_021a63ec
# software result: vrt = 0b0222d7_20894779_2376fd85_ede7ff35
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13733 ns Started: 13713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e1ca9fb2d957de45157a752f395280f7, vrb = bdc864f6d261698d469266400c182db4, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13773 ns Started: 13753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2e67cea29651acb829b95219c4640459, vrb = e3235df46d247ca5b9c97cd9302be146, ins =  62(vslb      )
#         343
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 2e67cea2_9651acb8_29b95219_c4640459
#                  vrb = e3235df4_6d247ca5_b9c97cd9_302be146
# software result: vrt = 7038c020_c010c000_52722032_c4200840
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13813 ns Started: 13793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e7de0c8e01a9721739030705a837c00f, vrb = 0d3c3f6bfcf03ca69066a8a3a671a05b, ins =   4(vaddsws   )
#         344
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e7de0c8e_01a97217_39030705_a837c00f
#                  vrb = 0d3c3f6b_fcf03ca6_9066a8a3_a671a05b
# software result: vrt = f51a4bf9_fe99aebd_c969afa8_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13853 ns Started: 13833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 918a3ade1f592c14c7a60ea9b61bccf3, vrb = d708538317ad57cf3fc98fec5104c989, ins =   4(vaddsws   )
#         345
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 918a3ade_1f592c14_c7a60ea9_b61bccf3
#                  vrb = d7085383_17ad57cf_3fc98fec_5104c989
# software result: vrt = 80000000_370683e3_076f9e95_0720967c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13893 ns Started: 13873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 99d1bf545632521a640a81a7aa55aead, vrb = ad9d686f2aca4d9e8e2142684bdbd535, ins =   4(vaddsws   )
#         346
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 99d1bf54_5632521a_640a81a7_aa55aead
#                  vrb = ad9d686f_2aca4d9e_8e214268_4bdbd535
# software result: vrt = 80000000_7fffffff_f22bc40f_f63183e2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13933 ns Started: 13913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b221ef310a59090c793c77eb5e1855b2, vrb = 5b94d6f9d60204e459004f00b8dc5b1c, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 13973 ns Started: 13953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c49f67605ac06a6e72784c2069abc19b, vrb = 8cd52731730d9607360c69521aadec4c, ins =  62(vslb      )
#         348
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c49f6760_5ac06a6e_72784c20_69abc19b
#                  vrb = 8cd52731_730d9607_360c6952_1aadec4c
# software result: vrt = 40e080c0_d0008000_80809880_a46010b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14013 ns Started: 13993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 70ecc1a77526f63b66c486a4b05c3866, vrb = 5eff30e9e0145adaa73102c5e1e0935d, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14053 ns Started: 14033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 721a50b3c284cdbfe990a0fecf204026, vrb = c7b6aee3e981c9c0d11ed5bfc218ab74, ins =  22(vavgsh    )
#         350
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 721a50b3_c284cdbf_e990a0fe_cf204026
#                  vrb = c7b6aee3_e981c9c0_d11ed5bf_c218ab74
# software result: vrt = 1ce8ffcb_d603cbc0_dd57bb5f_c89cf5cd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14093 ns Started: 14073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 414b16743a334c7039e0c96bcfea2bb5, vrb = cdb4172cb4752fd80b57b4250e6ad189, ins =  15(vsububm   )
#         351
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 414b1674_3a334c70_39e0c96b_cfea2bb5
#                  vrb = cdb4172c_b4752fd8_0b57b425_0e6ad189
# software result: vrt = 7497ff48_86be1d98_2e891546_c1805a2c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14133 ns Started: 14113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8ad86ad7de2330006d34f6a4a4f321ff, vrb = 9cee6729215dba19317922a817cf44fd, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14173 ns Started: 14153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e8f0a9357a2b88e318eaf8bfb1fbf799, vrb = 8bb8c19f09dffaa157a13cf26a02ca73, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14213 ns Started: 14193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4a69a8a68e72535254f4f6de56cdc022, vrb = 335f2fedfd63968f0387f7993345e6f4, ins =   4(vaddsws   )
#         354
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4a69a8a6_8e725352_54f4f6de_56cdc022
#                  vrb = 335f2fed_fd63968f_0387f799_3345e6f4
# software result: vrt = 7dc8d893_8bd5e9e1_587cee77_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14253 ns Started: 14233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ed8badd8bf0b6dbc90d4bf9a06a88be6, vrb = 446ed83236d1bfb15374b5bd627bed36, ins =  62(vslb      )
#         355
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ed8badd8_bf0b6dbc_90d4bf9a_06a88be6
#                  vrb = 446ed832_36d1bfb1_5374b5bd_627bed36
# software result: vrt = d0c0ad60_c0168078_8040e040_18406080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14293 ns Started: 14273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d1fbe31571ff955d88c4c07b3f474386, vrb = e5bd186f696efbbc3c7e271f93dfee05, ins =   4(vaddsws   )
#         356
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d1fbe315_71ff955d_88c4c07b_3f474386
#                  vrb = e5bd186f_696efbbc_3c7e271f_93dfee05
# software result: vrt = b7b8fb84_7fffffff_c542e79a_d327318b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14333 ns Started: 14313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6f9d89817ac389930b901c8368fb211e, vrb = 455c2006c5db33d5670610b53ffc2c48, ins =  62(vslb      )
#         357
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6f9d8981_7ac38993_0b901c83_68fb211e
#                  vrb = 455c2006_c5db33d5_670610b5_3ffc2c48
# software result: vrt = e0d08940_40184860_80001c60_00b0101e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14373 ns Started: 14353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ffdd1c061082740fb522e1c9b42f7dcf, vrb = 7f1a3880a9c083293657c33fd242acbb, ins =  62(vslb      )
#         358
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ffdd1c06_1082740f_b522e1c9_b42f7dcf
#                  vrb = 7f1a3880_a9c08329_3657c33f_d242acbb
# software result: vrt = 80741c06_2082a01e_40000880_d0bcd078
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14413 ns Started: 14393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 99e2fb94fe2b03ac4179f5ffd750474a, vrb = ec425c872d04ab82fece4e80400481dc, ins =  22(vavgsh    )
#         359
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 99e2fb94_fe2b03ac_4179f5ff_d750474a
#                  vrb = ec425c87_2d04ab82_fece4e80_400481dc
# software result: vrt = c3122c0e_1598d797_20242240_0baae493
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14453 ns Started: 14433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 14716b07ff92938d9e0db692aa29f0a1, vrb = 55af30cb8003c986179b16b574a37195, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14493 ns Started: 14473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3e0a5de9193b990478f48c12d221e91e, vrb = 81c6491bfada8e5e8500c656d446b878, ins =  15(vsububm   )
#         361
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3e0a5de9_193b9904_78f48c12_d221e91e
#                  vrb = 81c6491b_fada8e5e_8500c656_d446b878
# software result: vrt = bd4414ce_1f610ba6_f3f4c6bc_fedb31a6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14533 ns Started: 14513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ebd27588cde2c33f3efaa58c63dfc047, vrb = b736ea720b076c7f2fbf5d1ed4ba3b62, ins =  22(vavgsh    )
#         362
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ebd27588_cde2c33f_3efaa58c_63dfc047
#                  vrb = b736ea72_0b076c7f_2fbf5d1e_d4ba3b62
# software result: vrt = d1842ffd_ec7517df_375d0155_1c4dfdd5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14573 ns Started: 14553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 45c4bdbdf96cfc74fab7dab69eef3662, vrb = aef8b597005880ebf8fcecad7a0d3df4, ins =  22(vavgsh    )
#         363
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 45c4bdbd_f96cfc74_fab7dab6_9eef3662
#                  vrb = aef8b597_005880eb_f8fcecad_7a0d3df4
# software result: vrt = fa5eb9aa_fce2beb0_f9dae3b2_0c7e3a2b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14613 ns Started: 14593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 503cd2d73a16c7ca54c2045fc348f168, vrb = af2f65c4d825920cce977be5d3a957e7, ins =  15(vsububm   )
#         364
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 503cd2d7_3a16c7ca_54c2045f_c348f168
#                  vrb = af2f65c4_d825920c_ce977be5_d3a957e7
# software result: vrt = a10d6d13_62f135be_862b897a_f09f9a81
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14653 ns Started: 14633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e0ebd89b578cb74b484a713e882dc927, vrb = d2b12e17c20ea0ae119e43b14cb3ad91, ins =  22(vavgsh    )
#         365
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = e0ebd89b_578cb74b_484a713e_882dc927
#                  vrb = d2b12e17_c20ea0ae_119e43b1_4cb3ad91
# software result: vrt = d9ce0359_0ccdabfd_2cf45a78_ea70bb5c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14693 ns Started: 14673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0c8db5283249579975271736cf894db2, vrb = 8e91d880476e84c8f84c94584c5222b7, ins =   4(vaddsws   )
#         366
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 0c8db528_32495799_75271736_cf894db2
#                  vrb = 8e91d880_476e84c8_f84c9458_4c5222b7
# software result: vrt = 9b1f8da8_79b7dc61_6d73ab8e_1bdb7069
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14733 ns Started: 14713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c1ab84bebb2a5d0bd05fcf0e1fda8bd3, vrb = 98bdff0eee369463671322a8fcce6f04, ins =  15(vsububm   )
#         367
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c1ab84be_bb2a5d0b_d05fcf0e_1fda8bd3
#                  vrb = 98bdff0e_ee369463_671322a8_fcce6f04
# software result: vrt = 29ee85b0_cdf4c9a8_694cad66_230c1ccf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14773 ns Started: 14753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a7900add66e872cafea768ffd11fb745, vrb = 4afe02e2e4a5b10c1a8128d20e627dd0, ins =   4(vaddsws   )
#         368
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a7900add_66e872ca_fea768ff_d11fb745
#                  vrb = 4afe02e2_e4a5b10c_1a8128d2_0e627dd0
# software result: vrt = f28e0dbf_4b8e23d6_192891d1_df823515
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14813 ns Started: 14793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5bc4b78c9be36ad77821524ae2dd8986, vrb = 0a94f6d7467c826f327f25d287e2d30b, ins =  22(vavgsh    )
#         369
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 5bc4b78c_9be36ad7_7821524a_e2dd8986
#                  vrb = 0a94f6d7_467c826f_327f25d2_87e2d30b
# software result: vrt = 332cd732_f130f6a3_55503c0e_b560ae49
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14853 ns Started: 14833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 03fdd21aca30cd091c96af5e5e01e773, vrb = 7142266cb3c979bd46dac14c38dac6ea, ins =  22(vavgsh    )
#         370
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 03fdd21a_ca30cd09_1c96af5e_5e01e773
#                  vrb = 7142266c_b3c979bd_46dac14c_38dac6ea
# software result: vrt = 3aa0fc43_befd2363_31b8b855_4b6ed72f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14893 ns Started: 14873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5fa2f2d8a012ece9b0bcb2e04eb99da7, vrb = 58fa99fe1e6069db3399516d646bf671, ins =  15(vsububm   )
#         371
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 5fa2f2d8_a012ece9_b0bcb2e0_4eb99da7
#                  vrb = 58fa99fe_1e6069db_3399516d_646bf671
# software result: vrt = 07a859da_82b2830e_7d236173_ea4ea736
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14933 ns Started: 14913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4691a52f1ee1d7c4e3a7db52d476c972, vrb = c5d32f0076a312428cfa7545def054d4, ins =  15(vsububm   )
#         372
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 4691a52f_1ee1d7c4_e3a7db52_d476c972
#                  vrb = c5d32f00_76a31242_8cfa7545_def054d4
# software result: vrt = 81be762f_a83ec582_57ad660d_f686759e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 14973 ns Started: 14953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f010bd5db79e3771b4dc190971a6c834, vrb = d41b25f245c258e70f0bcdcc7e19cd51, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15013 ns Started: 14993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e4786d074146cd8587c0cc5830d69157, vrb = 478e95d8a5127e5418ef01e289dbf060, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15053 ns Started: 15033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 12f61d0b744385a731f92ddb6123f703, vrb = a7f78093a44bd5387cc8c77bd69174e3, ins =   4(vaddsws   )
#         375
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 12f61d0b_744385a7_31f92ddb_6123f703
#                  vrb = a7f78093_a44bd538_7cc8c77b_d69174e3
# software result: vrt = baed9d9e_188f5adf_7fffffff_37b56be6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15093 ns Started: 15073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 291e330516c2194030a9284453f836eb, vrb = 881926bd9abf81732fc2ef3a29e70c0f, ins =   4(vaddsws   )
#         376
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 291e3305_16c21940_30a92844_53f836eb
#                  vrb = 881926bd_9abf8173_2fc2ef3a_29e70c0f
# software result: vrt = b13759c2_b1819ab3_606c177e_7ddf42fa
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15133 ns Started: 15113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 126b13ab3b0b34629d0ee21303a4643b, vrb = fb6d9058a338104e0c338628120a11ed, ins =   4(vaddsws   )
#         377
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 126b13ab_3b0b3462_9d0ee213_03a4643b
#                  vrb = fb6d9058_a338104e_0c338628_120a11ed
# software result: vrt = 0dd8a403_de4344b0_a942683b_15ae7628
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15173 ns Started: 15153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = be7df16e50743cb1a22e28597ac3b915, vrb = 6baa5e1e9bb5ca6eef0816b8baa3556e, ins =  22(vavgsh    )
#         378
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = be7df16e_50743cb1_a22e2859_7ac3b915
#                  vrb = 6baa5e1e_9bb5ca6e_ef0816b8_baa3556e
# software result: vrt = 151427c6_f6150390_c89b1f89_1ab30742
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15213 ns Started: 15193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2422116270a4e663e7d881ba979621df, vrb = b2720a03f2602206bd9ccd4824d703b9, ins =  62(vslb      )
#         379
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 24221162_70a4e663_e7d881ba_979621df
#                  vrb = b2720a03_f2602206_bd9ccd48_24d703b9
# software result: vrt = 90884410_c0a498c0_e08020ba_700008be
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15253 ns Started: 15233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 03427883aefb977b55340bfc8c00c2f1, vrb = 03a355af0726435771c09c2fbc54285b, ins =  22(vavgsh    )
#         380
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 03427883_aefb977b_55340bfc_8c00c2f1
#                  vrb = 03a355af_07264357_71c09c2f_bc54285b
# software result: vrt = 03736719_db11ed69_637ad416_a42af5a6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15293 ns Started: 15273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1cedcc50ebbd79fdbfd9b1449dbac574, vrb = 41dea3b0ec13176fa6d9b5aa6498bd86, ins =  62(vslb      )
#         381
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1cedcc50_ebbd79fd_bfd9b144_9dbac574
#                  vrb = 41dea3b0_ec13176f_a6d9b5aa_6498bd86
# software result: vrt = 38406050_b0e88080_c0b22010_d0baa000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15333 ns Started: 15313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c42415139bfd6b4f0f9b33eac5f20737, vrb = 3a9fac1d556a81c377038600d5697ac7, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15373 ns Started: 15353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4a472c4da2050e5e3349c67f7f166b82, vrb = 7523bb18e3fd755554416ac224bab28f, ins =  62(vslb      )
#         383
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4a472c4d_a2050e5e_3349c67f_7f166b82
#                  vrb = 7523bb18_e3fd7555_54416ac2_24bab28f
# software result: vrt = 4038604d_10a0c0c0_309218fc_f058ac00
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15413 ns Started: 15393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dcbd88bb4ab0abb55369caff190d63d9, vrb = 44ea45d3a2275698f7485749516fddc6, ins =  22(vavgsh    )
#         384
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = dcbd88bb_4ab0abb5_5369caff_190d63d9
#                  vrb = 44ea45d3_a2275698_f7485749_516fddc6
# software result: vrt = 10d4e747_f66c0127_25591124_353e20d0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15453 ns Started: 15433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 38fdccec3b09d971101cea3ec41827d5, vrb = c777e4ff0fa69b974b16ffd2b0e854ac, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15493 ns Started: 15473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a703a788338ab457b6c47871933b07a9, vrb = c9c3ed2c616dcc6f1b5551621cec2f85, ins =  22(vavgsh    )
#         386
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a703a788_338ab457_b6c47871_933b07a9
#                  vrb = c9c3ed2c_616dcc6f_1b555162_1cec2f85
# software result: vrt = b863ca5a_4a7cc063_e90d64ea_d8141b97
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15533 ns Started: 15513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9907c8b61e9d237c18872bdbb65948b6, vrb = 04707f0eb84fc6f385e32bcdd876b601, ins =  22(vavgsh    )
#         387
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9907c8b6_1e9d237c_18872bdb_b65948b6
#                  vrb = 04707f0e_b84fc6f3_85e32bcd_d876b601
# software result: vrt = cebc23e2_eb76f538_cf352bd4_c768ff5c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15573 ns Started: 15553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6ac39f9d94206cd0f83ffcc8a28d7a27, vrb = 00e9ca0bfc03154684768975faf2125a, ins =   4(vaddsws   )
#         388
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 6ac39f9d_94206cd0_f83ffcc8_a28d7a27
#                  vrb = 00e9ca0b_fc031546_84768975_faf2125a
# software result: vrt = 6bad69a8_90238216_80000000_9d7f8c81
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15613 ns Started: 15593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ba131dc059d1e785c6f87fc954817510, vrb = 8c72c90b777e73521b34808dca8dc971, ins =   4(vaddsws   )
#         389
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ba131dc0_59d1e785_c6f87fc9_54817510
#                  vrb = 8c72c90b_777e7352_1b34808d_ca8dc971
# software result: vrt = 80000000_7fffffff_e22d0056_1f0f3e81
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15653 ns Started: 15633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = edd7674739e7e0364619ff5e598ad13f, vrb = 9ccb63d05f09362f96156217df87f63c, ins =  62(vslb      )
#         390
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = edd76747_39e7e036_4619ff5e_598ad13f
#                  vrb = 9ccb63d0_5f09362f_96156217_df87f63c
# software result: vrt = d0b83847_80ce0000_8020fc00_800040f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15693 ns Started: 15673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3cb1da7196b5bace8b5412bd2d9ccc55, vrb = 0a24b1ac756f2803313de80a27cbee93, ins =  62(vslb      )
#         391
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 3cb1da71_96b5bace_8b5412bd_2d9ccc55
#                  vrb = 0a24b1ac_756f2803_313de80a_27cbee93
# software result: vrt = f010b410_c080ba70_168012f4_80e000a8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15733 ns Started: 15713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e5f36a09d88f149daaafac6b0f93e51d, vrb = 30afb9497b966485db6a2e517462594f, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15773 ns Started: 15753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cb7a4d0fd56ead652d6f8c4df8e0f1d0, vrb = ac21c3f100c162542aa98795589dca06, ins =   4(vaddsws   )
#         393
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = cb7a4d0f_d56ead65_2d6f8c4d_f8e0f1d0
#                  vrb = ac21c3f1_00c16254_2aa98795_589dca06
# software result: vrt = 80000000_d6300fb9_581913e2_517ebbd6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15813 ns Started: 15793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2be50b39a6841396b47f345534eec09a, vrb = 0a5372825ad20b22077cfb67e5de8909, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15853 ns Started: 15833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1d842ef60f2936ede12c89ca12cbc450, vrb = e688341771ed4d005191ff5527d96d8c, ins =   4(vaddsws   )
#         395
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1d842ef6_0f2936ed_e12c89ca_12cbc450
#                  vrb = e6883417_71ed4d00_5191ff55_27d96d8c
# software result: vrt = 040c630d_7fffffff_32be891f_3aa531dc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15893 ns Started: 15873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b1b4c85aaf4d9e839f87df67e452f3cd, vrb = 3bfe92dcaa8944bfe311d4eb94a9563d, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15933 ns Started: 15913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 78ecaeb1b7bb87a6b6212490125b01a5, vrb = 95eb267ae36aed1f2b5957df3f8b8075, ins =  15(vsububm   )
#         397
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 78ecaeb1_b7bb87a6_b6212490_125b01a5
#                  vrb = 95eb267a_e36aed1f_2b5957df_3f8b8075
# software result: vrt = e3018837_d4519a87_8bc8cdb1_d3d08130
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 15973 ns Started: 15953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 227274f753de2e9a400cb3e7834b3342, vrb = 9950145746699a757139120bc65a1a4c, ins =  15(vsububm   )
#         398
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 227274f7_53de2e9a_400cb3e7_834b3342
#                  vrb = 99501457_46699a75_7139120b_c65a1a4c
# software result: vrt = 892260a0_0d759425_cfd3a1dc_bdf119f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16013 ns Started: 15993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 96b384ef0d00fd518d60c556b865cbdc, vrb = 092cad15377140e3f5e019ba912b6594, ins =  62(vslb      )
#         399
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 96b384ef_0d00fd51_8d60c556_b865cbdc
#                  vrb = 092cad15_377140e3_f5e019ba_912b6594
# software result: vrt = 2c3080e0_8000fd88_a0608a58_702860c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16053 ns Started: 16033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6ea3b7267f54f9f5ebb21aab791f4855, vrb = 51a885561ed5914434153856706dc6e2, ins =  62(vslb      )
#         400
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6ea3b726_7f54f9f5_ebb21aab_791f4855
#                  vrb = 51a88556_1ed59144_34153856_706dc6e2
# software result: vrt = dca3e080_c080f250_b0401ac0_79e00054
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16093 ns Started: 16073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f4a4ed7c8ae0fbbb03ac83d180c9304d, vrb = f5468731f066febb56b406876aa697f9, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16133 ns Started: 16113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2864b9dc3b921fa9dd675f954bb96cf0, vrb = e20fdbb965a0917486b7bb4ff306de01, ins =  62(vslb      )
#         402
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 2864b9dc_3b921fa9_dd675f95_4bb96cf0
#                  vrb = e20fdbb9_65a09174_86b7bb4f_f306de01
# software result: vrt = a000c8b8_60923e90_4080f880_584000e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16173 ns Started: 16153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b6263bbe0b2f0a04f43d66652e497011, vrb = 0f653e5c72a19ea34d3823ad5ea872a4, ins =   4(vaddsws   )
#         403
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b6263bbe_0b2f0a04_f43d6665_2e497011
#                  vrb = 0f653e5c_72a19ea3_4d3823ad_5ea872a4
# software result: vrt = c58b7a1a_7dd0a8a7_41758a12_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16213 ns Started: 16193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d8eccc6b5fd30b542e70bdfd2dae7ece, vrb = a6ac5292bb6c51448e0a2c7dac31b0da, ins =  22(vavgsh    )
#         404
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d8eccc6b_5fd30b54_2e70bdfd_2dae7ece
#                  vrb = a6ac5292_bb6c5144_8e0a2c7d_ac31b0da
# software result: vrt = bfcc0f7f_0da02e4c_de3df53d_ecf017d4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16253 ns Started: 16233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3fd08b38fd559239af016748b25a8bf0, vrb = 672248ab1ae70502a4ac89a37ee9d0ca, ins =  15(vsububm   )
#         405
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3fd08b38_fd559239_af016748_b25a8bf0
#                  vrb = 672248ab_1ae70502_a4ac89a3_7ee9d0ca
# software result: vrt = d8ae438d_e36e8d37_0b55dea5_3471bb26
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16293 ns Started: 16273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fe21c40ad6fc6600bfba26eee37587cc, vrb = b3df5d179c9a951cb86220972c7f2a3f, ins =  62(vslb      )
#         406
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = fe21c40a_d6fc6600_bfba26ee_e37587cc
#                  vrb = b3df5d17_9c9a951c_b8622097_2c7f2a3f
# software result: vrt = f0808000_60f0c000_bfe82600_30801c00
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16333 ns Started: 16313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 247d1bb203083f27d51c3e79ab6d303d, vrb = 1dfa5c934bcce95a6ae41afc70439ee6, ins =  22(vavgsh    )
#         407
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 247d1bb2_03083f27_d51c3e79_ab6d303d
#                  vrb = 1dfa5c93_4bcce95a_6ae41afc_70439ee6
# software result: vrt = 213c3c23_276a1441_20002cbb_0dd8e792
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16373 ns Started: 16353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8ca6c60108d03e2aed43df0f3c94e854, vrb = 84f5b9153ae1a4c8cfae928fea0bffb4, ins =  15(vsububm   )
#         408
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8ca6c601_08d03e2a_ed43df0f_3c94e854
#                  vrb = 84f5b915_3ae1a4c8_cfae928f_ea0bffb4
# software result: vrt = 08b10dec_ceef9a62_1e954d80_5289e9a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16413 ns Started: 16393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b8d22665bfabfb2206de305e8db014e7, vrb = 6841bab38bb759ef53cd1e9fefd4e38a, ins =   4(vaddsws   )
#         409
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b8d22665_bfabfb22_06de305e_8db014e7
#                  vrb = 6841bab3_8bb759ef_53cd1e9f_efd4e38a
# software result: vrt = 2113e118_80000000_5aab4efd_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16453 ns Started: 16433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7e06a550ce56df1316971f277d8ec8bc, vrb = a27b9cc255270c98fe9635212278f891, ins =  62(vslb      )
#         410
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7e06a550_ce56df13_16971f27_7d8ec8bc
#                  vrb = a27b9cc2_55270c98_fe963521_2278f891
# software result: vrt = f8305040_c000f013_80c0e04e_f48ec878
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16493 ns Started: 16473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 31d00de7bb4c02512165e14291445088, vrb = 129ca4e3b65c156592cade6dfd7487b0, ins =  22(vavgsh    )
#         411
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 31d00de7_bb4c0251_2165e142_91445088
#                  vrb = 129ca4e3_b65c1565_92cade6d_fd7487b0
# software result: vrt = 2236d965_b8d40bdb_da18dfd8_c75cec1c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16533 ns Started: 16513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0b29a68bc63f0685650272ca6f57a927, vrb = 1fb7696f40ec5145aa9ac42ec9002151, ins =  22(vavgsh    )
#         412
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0b29a68b_c63f0685_650272ca_6f57a927
#                  vrb = 1fb7696f_40ec5145_aa9ac42e_c9002151
# software result: vrt = 157007fd_03962be5_07ce1b7c_1c2ce53c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16573 ns Started: 16553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 29a0311c3d80ab390f2b82220fff6f94, vrb = 6ecf64c4ed3815dae7f72024063198da, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16613 ns Started: 16593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1852e67bc2fc999e24dcf1da1451ed14, vrb = aa8366a2e162bd3d8bea85ad5327c788, ins =  62(vslb      )
#         414
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1852e67b_c2fc999e_24dcf1da_1451ed14
#                  vrb = aa8366a2_e162bd3d_8bea85ad_5327c788
# software result: vrt = 609080ec_84f020c0_20702040_a0808014
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16653 ns Started: 16633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b5832d01cc55de5ed0b536f521fa9b2b, vrb = f4654079cd6026184d7fe885b56c188f, ins =   4(vaddsws   )
#         415
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b5832d01_cc55de5e_d0b536f5_21fa9b2b
#                  vrb = f4654079_cd602618_4d7fe885_b56c188f
# software result: vrt = a9e86d7a_99b60476_1e351f7a_d766b3ba
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16693 ns Started: 16673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e815e0b0eae0c8155d962be72683fb8c, vrb = e2473c6e6ba6004c4885683b247d8ab3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16733 ns Started: 16713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4d97c5e3aea5841183b5b8b60f6d2a14, vrb = 3009efe1f7aefb3954c7b33c4d35372a, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16773 ns Started: 16753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9471561d295d53a88a7fff4b6e55994f, vrb = 3d24415ab6fdf1c9a17d7e24031bc3e8, ins =  22(vavgsh    )
#         418
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9471561d_295d53a8_8a7fff4b_6e55994f
#                  vrb = 3d24415a_b6fdf1c9_a17d7e24_031bc3e8
# software result: vrt = e8cb4bbc_f02d22b9_95fe3eb8_38b8ae9c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16813 ns Started: 16793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e4e48825dd6f905b95384cb6f3b5b316, vrb = 0a64a8ae530700dcca3e663295a0aa8c, ins =   4(vaddsws   )
#         419
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e4e48825_dd6f905b_95384cb6_f3b5b316
#                  vrb = 0a64a8ae_530700dc_ca3e6632_95a0aa8c
# software result: vrt = ef4930d3_30769137_80000000_89565da2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16853 ns Started: 16833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ab2e454ad44f442f3620ada658125eed, vrb = 1ae2a6288b10fbdb1b2581ff9ffc4b9d, ins =   4(vaddsws   )
#         420
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ab2e454a_d44f442f_3620ada6_58125eed
#                  vrb = 1ae2a628_8b10fbdb_1b2581ff_9ffc4b9d
# software result: vrt = c610eb72_80000000_51462fa5_f80eaa8a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16893 ns Started: 16873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3ac469b8650bddb0cd6b6e1bee05561f, vrb = b19a5f64bc33b5170e3c485773f8f147, ins =  62(vslb      )
#         421
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 3ac469b8_650bddb0_cd6b6e1b_ee05561f
#                  vrb = b19a5f64_bc33b517_0e3c4857_73f8f147
# software result: vrt = 74108080_5058a000_40b06e80_7005ac80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16933 ns Started: 16913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 95abbfe823910f3b7e14bf9fa0e4f102, vrb = 3246c19197f69caaf08fc36b27d2dab7, ins =  15(vsububm   )
#         422
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 95abbfe8_23910f3b_7e14bf9f_a0e4f102
#                  vrb = 3246c191_97f69caa_f08fc36b_27d2dab7
# software result: vrt = 6365fe57_8c9b7391_8e85fc34_7912174b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 16973 ns Started: 16953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dc691c30b2c64aee374b337ca6a69669, vrb = e7ccac1cfd6cbdf7565f3847a4b2c19d, ins =  15(vsububm   )
#         423
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = dc691c30_b2c64aee_374b337c_a6a69669
#                  vrb = e7ccac1c_fd6cbdf7_565f3847_a4b2c19d
# software result: vrt = f59d7014_b55a8df7_e1ecfb35_02f4d5cc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17013 ns Started: 16993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 783a1f38667dee88f78b4697f9412023, vrb = 9495e0676c854771f1fb939bb5e1ab7e, ins =   4(vaddsws   )
#         424
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 783a1f38_667dee88_f78b4697_f9412023
#                  vrb = 9495e067_6c854771_f1fb939b_b5e1ab7e
# software result: vrt = 0ccfff9f_7fffffff_e986da32_af22cba1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17053 ns Started: 17033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 094c839616b979068301b8c406717a04, vrb = 8a29f8f960897cb95c7b6339957aaa46, ins =   4(vaddsws   )
#         425
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 094c8396_16b97906_8301b8c4_06717a04
#                  vrb = 8a29f8f9_60897cb9_5c7b6339_957aaa46
# software result: vrt = 93767c8f_7742f5bf_df7d1bfd_9bec244a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17093 ns Started: 17073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 17ddd071afc1281f2ec1ff01b79f3f59, vrb = d635233beaa20bed1c96963a58c5a6e7, ins =   4(vaddsws   )
#         426
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 17ddd071_afc1281f_2ec1ff01_b79f3f59
#                  vrb = d635233b_eaa20bed_1c96963a_58c5a6e7
# software result: vrt = ee12f3ac_9a63340c_4b58953b_1064e640
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17133 ns Started: 17113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f269efb2b2a892a3a88bf5654cb75055, vrb = a036ff868e3a772bbb7dee439839e7bc, ins =  62(vslb      )
#         427
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f269efb2_b2a892a3_a88bf565_4cb75055
#                  vrb = a036ff86_8e3a772b_bb7dee43_9839e7bc
# software result: vrt = f2408080_80a00018_40604028_4c6e0050
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17173 ns Started: 17153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b852c21873f7912cd54235433bae398e, vrb = c47e833cc14e6e2189aedf5986639148, ins =  22(vavgsh    )
#         428
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b852c218_73f7912c_d5423543_3bae398e
#                  vrb = c47e833c_c14e6e21_89aedf59_86639148
# software result: vrt = be68a2aa_1aa3ffa7_af780a4e_e109e56b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17213 ns Started: 17193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ba636ffb01c954c7c4f527452ce80031, vrb = d9ad9759be8dba6f350a3bfb52432a9a, ins =  62(vslb      )
#         429
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ba636ffb_01c954c7_c4f52745_2ce80031
#                  vrb = d9ad9759_be8dba6f_350a3bfb_52432a9a
# software result: vrt = 746080f6_40205080_80d43828_b04000c4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17253 ns Started: 17233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ab7d8a86be76649180c4d9ded5a60d27, vrb = 3b649fb7db6ed42ac90834db2d6a25f5, ins =  15(vsububm   )
#         430
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ab7d8a86_be766491_80c4d9de_d5a60d27
#                  vrb = 3b649fb7_db6ed42a_c90834db_2d6a25f5
# software result: vrt = 7019ebcf_e3089067_b7bca503_a83ce832
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17293 ns Started: 17273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c7df59fa01f55cea5eaf30a8bb915c6a, vrb = 65f20b9ed80f390ab3d5eb55a0632d4f, ins =  15(vsububm   )
#         431
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c7df59fa_01f55cea_5eaf30a8_bb915c6a
#                  vrb = 65f20b9e_d80f390a_b3d5eb55_a0632d4f
# software result: vrt = 62ed4e5c_29e623e0_abda4553_1b2e2f1b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17333 ns Started: 17313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c7b38634b85354ceb07af26e6c23eb4b, vrb = 801bcd0dc76486c3d79468ad36607a5d, ins =  62(vslb      )
#         432
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c7b38634_b85354ce_b07af26e_6c23eb4b
#                  vrb = 801bcd0d_c76486c3_d79468ad_36607a5d
# software result: vrt = c798c080_00300070_00a0f2c0_0023ac60
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17373 ns Started: 17353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 379c38df1e1043b886f512fd87617419, vrb = 4e3844a3c1c2a9a474d21f2d68125778, ins =  62(vslb      )
#         433
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 379c38df_1e1043b8_86f512fd_87617419
#                  vrb = 4e3844a3_c1c2a9a4_74d21f2d_68125778
# software result: vrt = c09c80f8_3c408680_60d400a0_87840019
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17413 ns Started: 17393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 253c1fc9f1cec0d7f2657e1d7cc01267, vrb = d2fbb1c750c536fdf9b92276ba8a6eec, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17453 ns Started: 17433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cdd2571a464ffd12ad713cf864bb5da8, vrb = e7686f2d176b335371f83d0c2e8c76d6, ins =   4(vaddsws   )
#         435
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = cdd2571a_464ffd12_ad713cf8_64bb5da8
#                  vrb = e7686f2d_176b3353_71f83d0c_2e8c76d6
# software result: vrt = b53ac647_5dbb3065_1f697a04_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17493 ns Started: 17473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3ab70d5ec1b38041873cf7080d5037da, vrb = 1b15f3e18c3472344e8fbe9d67a2db66, ins =   4(vaddsws   )
#         436
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 3ab70d5e_c1b38041_873cf708_0d5037da
#                  vrb = 1b15f3e1_8c347234_4e8fbe9d_67a2db66
# software result: vrt = 55cd013f_80000000_d5ccb5a5_74f31340
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17533 ns Started: 17513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0167f98d40aa789f365d90c82bde6f95, vrb = b36d4232b1bb24ded861d45c273e48d3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17573 ns Started: 17553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dd20cdcff6848f205196e68e6913fa17, vrb = 3571cc6918024ef30eee88168e21377f, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17613 ns Started: 17593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5d18cd3a28c88947161872d6b7cb055f, vrb = 494bc4311973ff5c0cd7858f49e215d3, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17653 ns Started: 17633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 426c88a0630e5c182e4ccafa7354c9f7, vrb = 3c89b16f29635ffc66c3be8942e7e7ac, ins =  15(vsububm   )
#         440
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 426c88a0_630e5c18_2e4ccafa_7354c9f7
#                  vrb = 3c89b16f_29635ffc_66c3be89_42e7e7ac
# software result: vrt = 06e3d731_3aabfd1c_c8890c71_316de24b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17693 ns Started: 17673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c57f3f519c5e2690df76ec470ad2306e, vrb = c4e0fe394d6f096e8c1f0ffecc062e9e, ins =  62(vslb      )
#         441
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c57f3f51_9c5e2690_df76ec47_0ad2306e
#                  vrb = c4e0fe39_4d6f096e_8c1f0ffe_cc062e9e
# software result: vrt = 507fc0a2_80004c00_f00000c0_a0800080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17733 ns Started: 17713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 702d03c5ac10c148874e68385907cd53, vrb = 952124ec6f64c89a5aa70ae3d04fb221, ins =  15(vsububm   )
#         442
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 702d03c5_ac10c148_874e6838_5907cd53
#                  vrb = 952124ec_6f64c89a_5aa70ae3_d04fb221
# software result: vrt = db0cdfd9_3dacf9ae_2da75e55_89b81b32
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17773 ns Started: 17753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 317b930b41a2aab93511d8eea07b1bd0, vrb = 8d1a8259de402291ee8793a3ec01a01d, ins =  15(vsububm   )
#         443
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 317b930b_41a2aab9_3511d8ee_a07b1bd0
#                  vrb = 8d1a8259_de402291_ee8793a3_ec01a01d
# software result: vrt = a46111b2_63628828_478a454b_b47a7bb3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17813 ns Started: 17793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c16aee68c83d229d44a9ce17e22a8afb, vrb = 3a4bf21655c339f69995c5fa86ce711b, ins =   4(vaddsws   )
#         444
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c16aee68_c83d229d_44a9ce17_e22a8afb
#                  vrb = 3a4bf216_55c339f6_9995c5fa_86ce711b
# software result: vrt = fbb6e07e_1e005c93_de3f9411_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17853 ns Started: 17833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 718138bb25f361f059199b898d4fd3d2, vrb = 65e88f6eacd44ef67bbd86e9b4c1a920, ins =   4(vaddsws   )
#         445
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 718138bb_25f361f0_59199b89_8d4fd3d2
#                  vrb = 65e88f6e_acd44ef6_7bbd86e9_b4c1a920
# software result: vrt = 7fffffff_d2c7b0e6_7fffffff_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17893 ns Started: 17873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bdaa0d0a6b67cf25342e707a138a65b8, vrb = 897592d0b5120532f4eed13de56df173, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17933 ns Started: 17913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cd5e7d3a5bfff831d564c4939fa7c05c, vrb = 33c7c73d8e8b69a8908849a9ee9149a9, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 17973 ns Started: 17953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 39a39a69120f2661b0d7f6a981121029, vrb = 88c591df30415eb274880f7b087ddc33, ins =  15(vsububm   )
#         448
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 39a39a69_120f2661_b0d7f6a9_81121029
#                  vrb = 88c591df_30415eb2_74880f7b_087ddc33
# software result: vrt = b1de098a_e2cec8af_3c4fe72e_799534f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18013 ns Started: 17993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4f916ea15345997ec85117e1f69793b5, vrb = 6126e0982482a4963b450513941ad496, ins =   4(vaddsws   )
#         449
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4f916ea1_5345997e_c85117e1_f69793b5
#                  vrb = 6126e098_2482a496_3b450513_941ad496
# software result: vrt = 7fffffff_77c83e14_03961cf4_8ab2684b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18053 ns Started: 18033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f63424d472dc0093e0b5f9af9195c92d, vrb = b47a050555164fab37a6552d53f4f4e5, ins =  22(vavgsh    )
#         450
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f63424d4_72dc0093_e0b5f9af_9195c92d
#                  vrb = b47a0505_55164fab_37a6552d_53f4f4e5
# software result: vrt = d55714ed_63f9281f_0c2e276e_f2c5df09
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18093 ns Started: 18073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 49a5f23c063d42d6d94c6ee5c5ceb156, vrb = c19824bbc43dc4330c2048fde0bac0ba, ins =  15(vsububm   )
#         451
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 49a5f23c_063d42d6_d94c6ee5_c5ceb156
#                  vrb = c19824bb_c43dc433_0c2048fd_e0bac0ba
# software result: vrt = 880dce81_42007ea3_cd2c26e8_e514f19c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18133 ns Started: 18113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 44b47fad1324524d3d0193a192eeccd9, vrb = 0844e2cd2dc2c6cf6d3e4dbddcf7b6ba, ins =  22(vavgsh    )
#         452
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 44b47fad_1324524d_3d0193a1_92eeccd9
#                  vrb = 0844e2cd_2dc2c6cf_6d3e4dbd_dcf7b6ba
# software result: vrt = 267c313d_20730c8e_5520f0af_b7f3c1ca
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18173 ns Started: 18153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 34265241693f9668910e580bad847348, vrb = 9b871eec7c22e54754ee05bd36ac4099, ins =  15(vsububm   )
#         453
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 34265241_693f9668_910e580b_ad847348
#                  vrb = 9b871eec_7c22e547_54ee05bd_36ac4099
# software result: vrt = 999f3455_ed1db121_3d20534e_77d833af
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18213 ns Started: 18193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e0f4eed5e076fb8dc3ea80269dcb579d, vrb = f3bfc622d06c7ad5bb8c5fc12d51f22a, ins =  15(vsububm   )
#         454
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e0f4eed5_e076fb8d_c3ea8026_9dcb579d
#                  vrb = f3bfc622_d06c7ad5_bb8c5fc1_2d51f22a
# software result: vrt = ed3528b3_100a81b8_085e2165_707a6573
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18253 ns Started: 18233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4dbf2bc99daa2511b1114c9be75e1fad, vrb = a4e318875f8022e4654079bf660a1e90, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18293 ns Started: 18273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 598b3e1bb13150f502588cae364e4958, vrb = 8df67768d8c1e2704ed6ee9fa67349ad, ins =  22(vavgsh    )
#         456
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 598b3e1b_b13150f5_02588cae_364e4958
#                  vrb = 8df67768_d8c1e270_4ed6ee9f_a67349ad
# software result: vrt = f3c15ac2_c4f919b3_2897bda7_ee614983
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18333 ns Started: 18313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2218752f47d91939292beab5e0a42c77, vrb = ed92864189b1a95dded11628e28346f9, ins =  15(vsububm   )
#         457
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 2218752f_47d91939_292beab5_e0a42c77
#                  vrb = ed928641_89b1a95d_ded11628_e28346f9
# software result: vrt = 3586efee_be2870dc_4b5ad48d_fe21e67e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18373 ns Started: 18353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8c51834297c73d567f1f12fea9ed2991, vrb = ce8f5786ca10a4a7a3de460459a2e62b, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18413 ns Started: 18393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fb6b5612755b8d72725fa14a35cdec23, vrb = 68c41b7f2ef83c8e8cdf5abc2c3a6ac9, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18453 ns Started: 18433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4b2d9de9c6263dcb76c00cc67ae20a8a, vrb = ef0af86f6f0b9426f4b98e6338b8774a, ins =  22(vavgsh    )
#         460
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4b2d9de9_c6263dcb_76c00cc6_7ae20a8a
#                  vrb = ef0af86f_6f0b9426_f4b98e63_38b8774a
# software result: vrt = 1d1ccb2c_1a99e8f9_35bdcd95_59cd40ea
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18493 ns Started: 18473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4430f7eeabcf82564ab5e0bd5964de23, vrb = 42a474419cd02c2e83618519e0c853b0, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18533 ns Started: 18513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a81cb6956b0b34d4cb3949ccdcf04335, vrb = aa3814e268d745c74392938950f00f6e, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18573 ns Started: 18553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 29179824b453d343eb0bbfe85f2139c7, vrb = cdfa1991e0f17f1a41f5d679c5d5ee73, ins =  62(vslb      )
#         463
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 29179824_b453d343_eb0bbfe8_5f2139c7
#                  vrb = cdfa1991_e0f17f1a_41f5d679_c5d5ee73
# software result: vrt = 205c3048_b4a6800c_d660c0d0_e0204038
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18613 ns Started: 18593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cde7295e91532adc363659a1b20c8d2b, vrb = 9de54b5bcdb709c526ca89b4e03d7af2, ins =   4(vaddsws   )
#         464
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = cde7295e_91532adc_363659a1_b20c8d2b
#                  vrb = 9de54b5b_cdb709c5_26ca89b4_e03d7af2
# software result: vrt = 80000000_80000000_5d00e355_924a081d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18653 ns Started: 18633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = aea1271c2ae83490bed6cf0e99a13c28, vrb = 80ad0c488689fb64720540f79dd41ccd, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18693 ns Started: 18673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 27f291658d6ce175a093195772a83800, vrb = e0970037f552d7947e61fbaaf8174d23, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18733 ns Started: 18713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1a35f9e5caa9694fbd6cfb5e0101ff4b, vrb = 2f3d8d1a9600a68ebf4bd143be47c019, ins =  62(vslb      )
#         467
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1a35f9e5_caa9694f_bd6cfb5e_0101ff4b
#                  vrb = 2f3d8d1a_9600a68e_bf4bd143_be47c019
# software result: vrt = 00a02094_80a940c0_8060f6f0_4080ff96
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18773 ns Started: 18753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9cdd96030eeb5eaf6697acc544eb7733, vrb = aaf9fdbb18c1a647ba3fca6b56b2d893, ins =  22(vavgsh    )
#         468
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9cdd9603_0eeb5eaf_6697acc5_44eb7733
#                  vrb = aaf9fdbb_18c1a647_ba3fca6b_56b2d893
# software result: vrt = a3ebc9df_13d6027b_106bbb98_4dcf27e3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18813 ns Started: 18793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 78f19e554c1d60ad2d8983a44cbdb247, vrb = c643026230ddf14852c5336bb9e7fae7, ins =  22(vavgsh    )
#         469
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 78f19e55_4c1d60ad_2d8983a4_4cbdb247
#                  vrb = c6430262_30ddf148_52c5336b_b9e7fae7
# software result: vrt = 1f9ad05c_3e7d28fb_4027db88_0352d697
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18853 ns Started: 18833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = af1650c494b5cf6e922490f5c3bb6530, vrb = d0a338ba1a2ac6d4026acb5735601598, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18893 ns Started: 18873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 08a377735be24d352e3ef080cc19f716, vrb = d1de287502975bb55efca1aba1aae418, ins =  22(vavgsh    )
#         471
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 08a37773_5be24d35_2e3ef080_cc19f716
#                  vrb = d1de2875_02975bb5_5efca1ab_a1aae418
# software result: vrt = ed414ff4_2f3d5475_469dc916_b6e2ed97
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18933 ns Started: 18913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7bdd04262a24fe9cdb6ab48d7e6cb156, vrb = 9fd35311d014979445b6ec4591188ec1, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 18973 ns Started: 18953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3ca61fe35fa1267a6b325e11500782ab, vrb = d275aa9addbc7dd53ab5eb1d356fc713, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19013 ns Started: 18993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = df11e2a93ee215338ce2ebfb92aa8c73, vrb = 6fba47da94df6e3243d52a5473b4c772, ins =  15(vsububm   )
#         474
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = df11e2a9_3ee21533_8ce2ebfb_92aa8c73
#                  vrb = 6fba47da_94df6e32_43d52a54_73b4c772
# software result: vrt = 70579bcf_aa03a701_490dc1a7_1ff6c501
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19053 ns Started: 19033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f12797db0610068297978066b7c94682, vrb = d6eb564684bad6e79d07083eb8265d3a, ins =   4(vaddsws   )
#         475
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = f12797db_06100682_97978066_b7c94682
#                  vrb = d6eb5646_84bad6e7_9d07083e_b8265d3a
# software result: vrt = c812ee21_8acadd69_80000000_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19093 ns Started: 19073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 75c452cfd78a0e1bd57c4e5dd5a37b05, vrb = a8fab7e8604be0dcca465095f41365bc, ins =  22(vavgsh    )
#         476
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 75c452cf_d78a0e1b_d57c4e5d_d5a37b05
#                  vrb = a8fab7e8_604be0dc_ca465095_f41365bc
# software result: vrt = 0f5f055c_1bebf77c_cfe14f79_e4db7061
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19133 ns Started: 19113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 30e35d8c16336778585a78b1ac69daa0, vrb = 0d1d56461025eb5f4534e06ff57e7a25, ins =  22(vavgsh    )
#         477
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 30e35d8c_16336778_585a78b1_ac69daa0
#                  vrb = 0d1d5646_1025eb5f_4534e06f_f57e7a25
# software result: vrt = 1f0059e9_132c296c_4ec72c90_d0f42a63
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19173 ns Started: 19153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 248b664bc1ccd0b44b5b571334cb4eb6, vrb = 69e95117dfd8d1da0971634ee5dbfd7d, ins =  62(vslb      )
#         478
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 248b664b_c1ccd0b4_4b5b5713_34cb4eb6
#                  vrb = 69e95117_dfd8d1da_0971634e_e5dbfd7d
# software result: vrt = 4816cc80_80cca0d0_96b6b8c0_8058c0c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19213 ns Started: 19193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e1916cb3c1434e2839e793610ffc9682, vrb = 292192dc9487f0085ad8c57588ded20c, ins =  22(vavgsh    )
#         479
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = e1916cb3_c1434e28_39e79361_0ffc9682
#                  vrb = 292192dc_9487f008_5ad8c575_88ded20c
# software result: vrt = 0559ffc8_aae51f18_4a60ac6b_cc6db447
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19253 ns Started: 19233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8b164b504726df53b6c05b4c121ff5d, vrb = b88f201b263becf04e4343bdbd1b0a88, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19293 ns Started: 19273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d554bb2ea495826122a8f917ebd93b7e, vrb = 14b276d88c986ea980e642c066f50470, ins =  15(vsububm   )
#         481
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d554bb2e_a4958261_22a8f917_ebd93b7e
#                  vrb = 14b276d8_8c986ea9_80e642c0_66f50470
# software result: vrt = c1a24556_18fd14b8_a2c2b757_85e4370e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19333 ns Started: 19313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 464664524e073169f37be5917e30ba56, vrb = 941e0fcea61371ce3c12ad53f02bb406, ins =  22(vavgsh    )
#         482
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 46466452_4e073169_f37be591_7e30ba56
#                  vrb = 941e0fce_a61371ce_3c12ad53_f02bb406
# software result: vrt = ed323a10_fa0d519c_17c7c972_372eb72e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19373 ns Started: 19353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f23933bdbb8fffdc13e2ab66e88b0707, vrb = 610619650e87f3f83b3e9fea67915987, ins =  15(vsububm   )
#         483
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = f23933bd_bb8fffdc_13e2ab66_e88b0707
#                  vrb = 61061965_0e87f3f8_3b3e9fea_67915987
# software result: vrt = 91331a58_ad080ce4_d8a40c7c_81faae80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19413 ns Started: 19393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 72f0f5e6ca1bbfffe158cc71681c3b2f, vrb = de20408f8fab1a220f36e8fb3303c0d3, ins =   4(vaddsws   )
#         484
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 72f0f5e6_ca1bbfff_e158cc71_681c3b2f
#                  vrb = de20408f_8fab1a22_0f36e8fb_3303c0d3
# software result: vrt = 51113675_80000000_f08fb56c_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19453 ns Started: 19433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c3eb58194f29350e03023cceddbaa5b8, vrb = 4f32fd4ba78b537a5bb865931d4c9987, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19493 ns Started: 19473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d8f4a0af8059ef85c7ad635d50ba227e, vrb = eb4bdc73f7b56555c1d467ad5d8072dd, ins =   4(vaddsws   )
#         486
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d8f4a0af_8059ef85_c7ad635d_50ba227e
#                  vrb = eb4bdc73_f7b56555_c1d467ad_5d8072dd
# software result: vrt = c4407d22_80000000_8981cb0a_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19533 ns Started: 19513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4ca8c7aee4f88ac65d6a72b6d6183a77, vrb = e5860a1834e0b33352661dcac5a6bec0, ins =  62(vslb      )
#         487
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4ca8c7ae_e4f88ac6_5d6a72b6_d6183a77
#                  vrb = e5860a18_34e0b333_52661dca_c5a6bec0
# software result: vrt = 80001cae_40f85030_748040d8_c0008077
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19573 ns Started: 19553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 466265cc653f5a8622aa15530bff1c61, vrb = d008987bcff65f30106102ea04b8148e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19613 ns Started: 19593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f04e7271c18ea74aa59409ef976d56d4, vrb = 6fded9d63b1c0cac7823f225daa5f804, ins =   4(vaddsws   )
#         489
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = f04e7271_c18ea74a_a59409ef_976d56d4
#                  vrb = 6fded9d6_3b1c0cac_7823f225_daa5f804
# software result: vrt = 602d4c47_fcaab3f6_1db7fc14_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19653 ns Started: 19633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = eb692d9ad96b7d686de6836eef3ffb8f, vrb = caf3875a9abef2eb33979407572a7b7d, ins =  22(vavgsh    )
#         490
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = eb692d9a_d96b7d68_6de6836e_ef3ffb8f
#                  vrb = caf3875a_9abef2eb_33979407_572a7b7d
# software result: vrt = db2eda7a_ba15382a_50bf8bbb_23353b86
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19693 ns Started: 19673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0f2e567316dd6432d2ac1009a4d91279, vrb = 9be86643292e5d67de2d0ce9b403f4a2, ins =  22(vavgsh    )
#         491
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0f2e5673_16dd6432_d2ac1009_a4d91279
#                  vrb = 9be86643_292e5d67_de2d0ce9_b403f4a2
# software result: vrt = d58b5e5b_200660cd_d86d0e79_ac6e038e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19733 ns Started: 19713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e094e24059535a548196a5e6c7d3618b, vrb = 0a30553ad5f0d5a47e56cbdf0467d5c7, ins =   4(vaddsws   )
#         492
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e094e240_59535a54_8196a5e6_c7d3618b
#                  vrb = 0a30553a_d5f0d5a4_7e56cbdf_0467d5c7
# software result: vrt = eac5377a_2f442ff8_ffed71c5_cc3b3752
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19773 ns Started: 19753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cc155438461c25eb7e9223777452b489, vrb = 42afa69a3e94c321873251c9fbfba898, ins =  15(vsububm   )
#         493
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = cc155438_461c25eb_7e922377_7452b489
#                  vrb = 42afa69a_3e94c321_873251c9_fbfba898
# software result: vrt = 8a66ae9e_088862ca_f760d2ae_79570cf1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19813 ns Started: 19793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e36fc644bed3f70fdb4a9d03663216f7, vrb = c0b0eaa6b825f3c61896d45b205b1cdf, ins =  62(vslb      )
#         494
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e36fc644_bed3f70f_db4a9d03_663216f7
#                  vrb = c0b0eaa6_b825f3c6_1896d45b_205b1cdf
# software result: vrt = e36f1800_be60b8c0_db80d018_66906080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19853 ns Started: 19833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ae557e8026bdd49498f0546146845b9, vrb = 3598d63fbac087fe2b77c31ff0882a55, ins =  15(vsububm   )
#         495
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1ae557e8_026bdd49_498f0546_146845b9
#                  vrb = 3598d63f_bac087fe_2b77c31f_f0882a55
# software result: vrt = e54d81a9_48ab564b_1e184227_24e01b64
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19893 ns Started: 19873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8c04380eddbed249b446060300279b2f, vrb = f555074b8ac5fc82629095c6cc2cc354, ins =  22(vavgsh    )
#         496
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 8c04380e_ddbed249_b4460603_00279b2f
#                  vrb = f555074b_8ac5fc82_629095c6_cc2cc354
# software result: vrt = c0ad1fad_b442e766_0b6bcde5_e62aaf42
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19933 ns Started: 19913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 36ddfe71602864f9b26cd38da3fe4a8e, vrb = 1658a3cdae3bd2fe400fa3cf3915750c, ins =  62(vslb      )
#         497
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 36ddfe71_602864f9_b26cd38d_a3fe4a8e
#                  vrb = 1658a3cd_ae3bd2fe_400fa3cf_3915750c
# software result: vrt = 80ddf020_00409040_b2009880_46c040e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 19973 ns Started: 19953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 837efb06bcd7b5deb2136efe00457602, vrb = 33d91345779552cb2f4f78ba7ac62498, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20013 ns Started: 19993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7153b89a61486bed294b73d9ffffc073, vrb = b7dd8fd4fea95e92601188f8f4af6fae, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20053 ns Started: 20033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b997b5b6ac1e1d2041e6dd7599f15e99, vrb = a77c9cc3c77fafbd5769b088b768af17, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20093 ns Started: 20073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f2e23ffdd05ebb61d727961ec5726ce1, vrb = 422133a7bca226439ef84e2517a54733, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20133 ns Started: 20113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b8c6c85f2b1f60d7adae10f2556da879, vrb = b571f3c280620ee7e3c70993763f8883, ins =  15(vsububm   )
#         502
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b8c6c85f_2b1f60d7_adae10f2_556da879
#                  vrb = b571f3c2_80620ee7_e3c70993_763f8883
# software result: vrt = 0355d59d_abbd52f0_cae7075f_df2e20f6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20173 ns Started: 20153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c219c2a4d5fb10464dde10a1a045e515, vrb = 82be80a1b558aa856e785f9683ebb104, ins =   4(vaddsws   )
#         503
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c219c2a4_d5fb1046_4dde10a1_a045e515
#                  vrb = 82be80a1_b558aa85_6e785f96_83ebb104
# software result: vrt = 80000000_8b53bacb_7fffffff_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20213 ns Started: 20193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8b954f551a85173eef5f9a173e4ee9eb, vrb = 958bd5c6219408b314e4d3a4e2b0b4cf, ins =   4(vaddsws   )
#         504
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8b954f55_1a85173e_ef5f9a17_3e4ee9eb
#                  vrb = 958bd5c6_219408b3_14e4d3a4_e2b0b4cf
# software result: vrt = 80000000_3c191ff1_04446dbb_20ff9eba
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20253 ns Started: 20233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1dd767a1dda76d320ba9f8a8599f1e68, vrb = d2b9339e7303a8ffdcb80821cb077d05, ins =   4(vaddsws   )
#         505
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1dd767a1_dda76d32_0ba9f8a8_599f1e68
#                  vrb = d2b9339e_7303a8ff_dcb80821_cb077d05
# software result: vrt = f0909b3f_50ab1631_e86200c9_24a69b6d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20293 ns Started: 20273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3bcbbd220c7f059a8e3bdc3e489020ba, vrb = 5c5d1d56eeda58aa9ad7407f9e4fc454, ins =  62(vslb      )
#         506
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 3bcbbd22_0c7f059a_8e3bdc3e_489020ba
#                  vrb = 5c5d1d56_eeda58aa_9ad7407f_9e4fc454
# software result: vrt = b060a080_00fc0568_3880dc00_000000a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20333 ns Started: 20313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = def220bd1353d46823624c24e2232997, vrb = b73f5c7394eecbf8a410c630b2d770f9, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20373 ns Started: 20353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 56742cbb86ce20a6f898687e4e1a744f, vrb = 77039abb5406236a1e251eb856ce161a, ins =  62(vslb      )
#         508
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 56742cbb_86ce20a6_f898687e_4e1a744f
#                  vrb = 77039abb_5406236a_1e251eb8_56ce161a
# software result: vrt = 00a0b0d8_60800098_0000007e_8080003c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20413 ns Started: 20393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 054c76f7c733c40d170af33144fc505a, vrb = 3a5cc347c527689229ef98c07d955ee6, ins =  15(vsububm   )
#         509
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 054c76f7_c733c40d_170af331_44fc505a
#                  vrb = 3a5cc347_c5276892_29ef98c0_7d955ee6
# software result: vrt = cbf0b3b0_020c5c7b_ee1b5b71_c767f274
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20453 ns Started: 20433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 42363bea2a71038a6fe9dae5d6453c8c, vrb = 22791ebce2cc26d989f4a79cba513cb5, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20493 ns Started: 20473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ba1865d494c88e46b4ffdfa9302e305, vrb = b92d7d066eb4e7ccbbcda252a3d820c2, ins =  15(vsububm   )
#         511
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1ba1865d_494c88e4_6b4ffdfa_9302e305
#                  vrb = b92d7d06_6eb4e7cc_bbcda252_a3d820c2
# software result: vrt = 62740957_db98a118_b0825ba8_f02ac343
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20533 ns Started: 20513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 35a7907a376301e1bd58b27c9326a5a1, vrb = 7270ea68ef38f35393b5a65fcff5f46e, ins =  62(vslb      )
#         512
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 35a7907a_376301e1_bd58b27c_9326a5a1
#                  vrb = 7270ea68_ef38f353_93b5a65f_cff5f46e
# software result: vrt = d4a7407a_80630808_e8008000_80c05040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20573 ns Started: 20553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 912bfc20d5294c77fe87f6e566f1a3b7, vrb = b1cb336fbcbb1af4e57a8235d4a367c7, ins =   4(vaddsws   )
#         513
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 912bfc20_d5294c77_fe87f6e5_66f1a3b7
#                  vrb = b1cb336f_bcbb1af4_e57a8235_d4a367c7
# software result: vrt = 80000000_91e4676b_e402791a_3b950b7e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20613 ns Started: 20593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b6a3ab052e105380095f5324b8f5a822, vrb = 49b7efea9a8c8af6c9c9f1ca27ccc9fa, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20653 ns Started: 20633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7f1f543f19ad860e020e252d7bf89980, vrb = a376f1a4384b728c9bc491a2cc5ce37c, ins =  15(vsububm   )
#         515
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7f1f543f_19ad860e_020e252d_7bf89980
#                  vrb = a376f1a4_384b728c_9bc491a2_cc5ce37c
# software result: vrt = dca9639b_e1621482_674a948b_af9cb604
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20693 ns Started: 20673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a2308f32da7018494e5185dadf9e9f96, vrb = 3415ebbe53a7959bde4b53f7b636b602, ins =  62(vslb      )
#         516
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a2308f32_da701849_4e5185da_df9e9f96
#                  vrb = 3415ebbe_53a7959b_de4b53f7_b636b602
# software result: vrt = 20007880_d0000048_80882800_c080c058
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20733 ns Started: 20713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 65c34bff94f76a8c50cbac4195b0af49, vrb = f18ffe2ea5b1951deac03324e73fbfd8, ins =   4(vaddsws   )
#         517
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 65c34bff_94f76a8c_50cbac41_95b0af49
#                  vrb = f18ffe2e_a5b1951d_eac03324_e73fbfd8
# software result: vrt = 57534a2d_80000000_3b8bdf65_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20773 ns Started: 20753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 079c55e05ec84f0f6866f8f18f3bc0f0, vrb = 77e3e70416a823496990ed71c2718508, ins =  62(vslb      )
#         518
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 079c55e0_5ec84f0f_6866f8f1_8f3bc0f0
#                  vrb = 77e3e704_16a82349_6990ed71_c2718508
# software result: vrt = 80e08000_80c8781e_d06600e2_3c7600f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20813 ns Started: 20793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 07bd124a983e361a18ec6817fdd20260, vrb = 4b8924c9ab6646df5b213e12a960ac9d, ins =  62(vslb      )
#         519
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 07bd124a_983e361a_18ec6817_fdd20260
#                  vrb = 4b8924c9_ab6646df_5b213e12_a960ac9d
# software result: vrt = 387a2094_c0808000_c0d8005c_fad22000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20853 ns Started: 20833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6e1ae3a2c9eeab5023be7a81e93458cb, vrb = e1cf4865db8cca09fdac9b2c7562abf2, ins =   4(vaddsws   )
#         520
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 6e1ae3a2_c9eeab50_23be7a81_e93458cb
#                  vrb = e1cf4865_db8cca09_fdac9b2c_7562abf2
# software result: vrt = 4fea2c07_a57b7559_216b15ad_5e9704bd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20893 ns Started: 20873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 621516540d7403b4171d68b4158168ff, vrb = 65384d5023179d43c934e7d7a3b291f1, ins =   4(vaddsws   )
#         521
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 62151654_0d7403b4_171d68b4_158168ff
#                  vrb = 65384d50_23179d43_c934e7d7_a3b291f1
# software result: vrt = 7fffffff_308ba0f7_e052508b_b933faf0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20933 ns Started: 20913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f328736e2f377326da350a4b3120da22, vrb = 53143beaec7651054bfa783460e5aa13, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 20973 ns Started: 20953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d84fec3ea09cc96daf8093ab701afafa, vrb = 37c4a07899bf5d645e6c25bc79dc1363, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21013 ns Started: 20993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e10dc82643c001f009458d7313e6556a, vrb = 73a5a880136643c768ac798ebfffdd4f, ins =   4(vaddsws   )
#         524
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e10dc826_43c001f0_09458d73_13e6556a
#                  vrb = 73a5a880_136643c7_68ac798e_bfffdd4f
# software result: vrt = 54b370a6_572645b7_71f20701_d3e632b9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21053 ns Started: 21033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 28881fb6894c39640f8c023810ac6f0f, vrb = 17e451ca3ca07069d05cc5c96bdadcae, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21093 ns Started: 21073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f17b236efcb5f9992a4631eda0d6d6b0, vrb = af0b18268d14e7d59444065d416373e9, ins =   4(vaddsws   )
#         526
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = f17b236e_fcb5f999_2a4631ed_a0d6d6b0
#                  vrb = af0b1826_8d14e7d5_9444065d_416373e9
# software result: vrt = a0863b94_89cae16e_be8a384a_e23a4a99
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21133 ns Started: 21113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ed070284d77ca858e81e723dd75659d1, vrb = 13c846bce1403fc268eac70f58bfb56a, ins =  62(vslb      )
#         527
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ed070284_d77ca858_e81e723d_d75659d1
#                  vrb = 13c846bc_e1403fc2_68eac70f_58bfb56a
# software result: vrt = 68078040_ae7c0060_e8780080_d7002044
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21173 ns Started: 21153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e1dd94150c9f7ee5e61819548191011c, vrb = 0b0105ac5cc8eda27e4a1ad002e9aa50, ins =  62(vslb      )
#         528
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e1dd9415_0c9f7ee5_e6181954_8191011c
#                  vrb = 0b0105ac_5cc8eda2_7e4a1ad0_02e9aa50
# software result: vrt = 08ba8050_c09fc094_80606454_0422041c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21213 ns Started: 21193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 62d499323e4e2198f9cea1932d60a8f3, vrb = 3d2bf1b6e63433d6e6eb4417e11e1a24, ins =  22(vavgsh    )
#         529
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 62d49932_3e4e2198_f9cea193_2d60a8f3
#                  vrb = 3d2bf1b6_e63433d6_e6eb4417_e11e1a24
# software result: vrt = 5000c574_12412ab7_f05df2d5_073fe18c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21253 ns Started: 21233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91545669193fbe3157a03edc5f315620, vrb = a627309d0ea8613ed75406fbd8afe86d, ins =  15(vsububm   )
#         530
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 91545669_193fbe31_57a03edc_5f315620
#                  vrb = a627309d_0ea8613e_d75406fb_d8afe86d
# software result: vrt = eb2d26cc_0b975df3_804c38e1_87826eb3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21293 ns Started: 21273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b8e807af87ee8179d6f0a33bf2968219, vrb = d6556764218a4d127f9a91a9dc3814c0, ins =   4(vaddsws   )
#         531
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b8e807af_87ee8179_d6f0a33b_f2968219
#                  vrb = d6556764_218a4d12_7f9a91a9_dc3814c0
# software result: vrt = 8f3d6f13_a978ce8b_568b34e4_cece96d9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21333 ns Started: 21313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7c4f7b4ed078f58b46ce893a48b33b5c, vrb = d2018fc776d75a2f498af584b8841881, ins =  62(vslb      )
#         532
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7c4f7b4e_d078f58b_46ce893a_48b33b5c
#                  vrb = d2018fc7_76d75a2f_498af584_b8841881
# software result: vrt = f09e8000_0000d480_8c3820a0_48303bb8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21373 ns Started: 21353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ed99657819c8715086d6c3f3404e27d6, vrb = 1ed701e6d6852c18d5d576a9b7ac0b31, ins =   4(vaddsws   )
#         533
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ed996578_19c87150_86d6c3f3_404e27d6
#                  vrb = 1ed701e6_d6852c18_d5d576a9_b7ac0b31
# software result: vrt = 0c70675e_f04d9d68_80000000_f7fa3307
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21413 ns Started: 21393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7251685978cd0e3c8c7cda062d5c5229, vrb = d49e6b8256a4f5ef4ffeb4de703ec388, ins =  15(vsububm   )
#         534
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 72516859_78cd0e3c_8c7cda06_2d5c5229
#                  vrb = d49e6b82_56a4f5ef_4ffeb4de_703ec388
# software result: vrt = 9eb3fdd7_2229194d_3d7e2628_bd1e8fa1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21453 ns Started: 21433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7d62fa059455aff398190b474f16330f, vrb = a9017aea74ea7eb7296a7f8db15a9e89, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21493 ns Started: 21473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 96792cd7c804d77109785ad09fc41009, vrb = a7ab2354b307129db891046bd16ba3c1, ins =  22(vavgsh    )
#         536
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 96792cd7_c804d771_09785ad0_9fc41009
#                  vrb = a7ab2354_b307129d_b891046b_d16ba3c1
# software result: vrt = 9f122816_bd86f507_e1052f9e_b898d9e5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21533 ns Started: 21513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2143a65d5ab13b23af9b217bed470b4d, vrb = 9b88ee2dbe8fefb5296cd9f04b6f6956, ins =   4(vaddsws   )
#         537
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 2143a65d_5ab13b23_af9b217b_ed470b4d
#                  vrb = 9b88ee2d_be8fefb5_296cd9f0_4b6f6956
# software result: vrt = bccc948a_19412ad8_d907fb6b_38b674a3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21573 ns Started: 21553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 879a0c1adcb78e786913f01842beda16, vrb = 01ab0579dd9acadd88521d42bd597058, ins =   4(vaddsws   )
#         538
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 879a0c1a_dcb78e78_6913f018_42beda16
#                  vrb = 01ab0579_dd9acadd_88521d42_bd597058
# software result: vrt = 89451193_ba525955_f1660d5a_00184a6e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21613 ns Started: 21593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6bcf2aa0a581adf6aefff6cf63a14fff, vrb = 41573aacaf90c599a199d8c757a69813, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21653 ns Started: 21633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a9240276e4a37e35ac898d8fb7b77363, vrb = c8df163aa4a292fd45e0b077e3854831, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21693 ns Started: 21673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 18a8cdc881e52baf89dfb534867df183, vrb = 2ad988d15667609d9d3bd26256f98ad0, ins =  22(vavgsh    )
#         541
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 18a8cdc8_81e52baf_89dfb534_867df183
#                  vrb = 2ad988d1_5667609d_9d3bd262_56f98ad0
# software result: vrt = 21c1ab4d_ec264626_938dc3cb_eebbbe2a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21733 ns Started: 21713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8f08b887378d240c9990971ac8fb7c06, vrb = 8dacdd267c71687a7ed065206852adaf, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21773 ns Started: 21753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 258d5b52a3546a8a6264e545d19316f9, vrb = bdcf1669774e122fdec84f4a0711190f, ins =  62(vslb      )
#         543
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 258d5b52_a3546a8a_6264e545_d19316f9
#                  vrb = bdcf1669_774e122f_dec84f4a_0711190f
# software result: vrt = a080c0a4_8000a800_80648014_80262c80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21813 ns Started: 21793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = af6ab67bd0a82c961c94995bff8dff6e, vrb = a9bd225ee88a6e26bf97bc994e449535, ins =   4(vaddsws   )
#         544
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = af6ab67b_d0a82c96_1c94995b_ff8dff6e
#                  vrb = a9bd225e_e88a6e26_bf97bc99_4e449535
# software result: vrt = 80000000_b9329abc_dc2c55f4_4dd294a3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21853 ns Started: 21833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2f7c11f5a439305e168795f8dc6a813e, vrb = 659ecff03e469bbbaac4ea54226d71fe, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21893 ns Started: 21873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8d19387eb7fe62077e7c35eec3e75bbf, vrb = 565847e9bee1e18bdf81fb44d8edbffd, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21933 ns Started: 21913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d9204be6bbbc357130bab02b15684e39, vrb = e5d3cb625166fa16aee651bd3f6edac4, ins =  22(vavgsh    )
#         547
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d9204be6_bbbc3571_30bab02b_15684e39
#                  vrb = e5d3cb62_5166fa16_aee651bd_3f6edac4
# software result: vrt = df7a0ba4_069117c4_efd000f4_2a6b147f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 21973 ns Started: 21953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7611f6289b24158ecd3c2a41c5edef14, vrb = 5189106ba760a84e0bc85641e32067d8, ins =   4(vaddsws   )
#         548
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 7611f628_9b24158e_cd3c2a41_c5edef14
#                  vrb = 5189106b_a760a84e_0bc85641_e32067d8
# software result: vrt = 7fffffff_80000000_d9048082_a90e56ec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22013 ns Started: 21993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 769901534b10debc4910a06c00eac19d, vrb = 72b9314db9a9b14054b836e1aec7f62d, ins =  22(vavgsh    )
#         549
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 76990153_4b10debc_4910a06c_00eac19d
#                  vrb = 72b9314d_b9a9b140_54b836e1_aec7f62d
# software result: vrt = 74a91950_025dc7fe_4ee4eba7_d7d9dbe5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22053 ns Started: 22033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 992b29404778f7254ca33873783e44f4, vrb = 315c860516d41facc339b2458122d151, ins =  62(vslb      )
#         550
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 992b2940_4778f725_4ca33873_783e44f4
#                  vrb = 315c8605_16d41fac_c339b245_8122d151
# software result: vrt = 32b04000_c0808050_6046e060_f0f888e8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22093 ns Started: 22073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c73b9ca03030635258c461a091560cc0, vrb = df5396cd9955ee1b83f26260cbe7c494, ins =  15(vsububm   )
#         551
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c73b9ca0_30306352_58c461a0_91560cc0
#                  vrb = df5396cd_9955ee1b_83f26260_cbe7c494
# software result: vrt = e8e806d3_97db7537_d5d2ff40_c66f482c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22133 ns Started: 22113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 773acb2e3a2306f87cd8ea6b9118e43b, vrb = 4a5cf15b25836632fa2236da417227e6, ins =   4(vaddsws   )
#         552
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 773acb2e_3a2306f8_7cd8ea6b_9118e43b
#                  vrb = 4a5cf15b_25836632_fa2236da_417227e6
# software result: vrt = 7fffffff_5fa66d2a_76fb2145_d28b0c21
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22173 ns Started: 22153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a0d7ddf728a14c881137f54651fc017d, vrb = 5eb7dbacc3fb7c70c5106acc64446122, ins =  22(vavgsh    )
#         553
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a0d7ddf7_28a14c88_1137f546_51fc017d
#                  vrb = 5eb7dbac_c3fb7c70_c5106acc_64446122
# software result: vrt = ffc7dcd2_f64e647c_eb243009_5b203150
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22213 ns Started: 22193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5518a70488e64b8d6360ad54b80a1009, vrb = 68e48bed630a5713c1d6ba34167c7cf0, ins =  62(vslb      )
#         554
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5518a704_88e64b8d_6360ad54_b80a1009
#                  vrb = 68e48bed_630a5713_c1d6ba34_167c7cf0
# software result: vrt = 55803880_40988068_c600b440_00a00009
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22253 ns Started: 22233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5573bd1565627364493b5b3b9080ef1c, vrb = ad3d1d27a8cffc9781dc379153b04bf2, ins =   4(vaddsws   )
#         555
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 5573bd15_65627364_493b5b3b_9080ef1c
#                  vrb = ad3d1d27_a8cffc97_81dc3791_53b04bf2
# software result: vrt = 02b0da3c_0e326ffb_cb1792cc_e4313b0e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22293 ns Started: 22273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a895ea55b6352686abbeb222d5f378b2, vrb = a73c85ce7c82f1dfd13fed9f68e3ef39, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22333 ns Started: 22313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d4ae9b4a1eefc141a9b3d788eb269321, vrb = a0a0ea7327146543679fbed233291395, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22373 ns Started: 22353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f2aca37eb4fbd821c1d4592655350468, vrb = e344abcf8e14fc4782d09290046eb6c1, ins =  15(vsububm   )
#         558
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = f2aca37e_b4fbd821_c1d45926_55350468
#                  vrb = e344abcf_8e14fc47_82d09290_046eb6c1
# software result: vrt = 0f68f8af_26e7dcda_3f04c796_51c74ea7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22413 ns Started: 22393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 81b7280f4d227e0eba0da1699622f663, vrb = 515c4d6bc89d24306190432c024eb90e, ins =  22(vavgsh    )
#         559
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 81b7280f_4d227e0e_ba0da169_9622f663
#                  vrb = 515c4d6b_c89d2430_6190432c_024eb90e
# software result: vrt = e98a3abd_0ae0511f_0dcff24b_cc38d7b9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22453 ns Started: 22433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7ef9ff17eaf84956fd82bc563fe72002, vrb = e1a20ae6c1ba58c057488c4e3d88714f, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22493 ns Started: 22473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fa7c7c1fb34483d4cf68ea55264846de, vrb = ae23516ab8c16924830e57f28383a11f, ins =   4(vaddsws   )
#         561
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = fa7c7c1f_b34483d4_cf68ea55_264846de
#                  vrb = ae23516a_b8c16924_830e57f2_8383a11f
# software result: vrt = a89fcd89_80000000_80000000_a9cbe7fd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22533 ns Started: 22513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 168233846dc644d046c3c4ad859b1fa0, vrb = e78cf544223f52812f0f5debb56ac16b, ins =  62(vslb      )
#         562
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 16823384_6dc644d0_46c3c4ad_859b1fa0
#                  vrb = e78cf544_223f5281_2f0f5deb_b56ac16b
# software result: vrt = 00206040_b40010a0_00808068_a06c3e00
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22573 ns Started: 22553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ce363adcef017908dab9a6767365021c, vrb = c13298143bce3be60a5a6bc9d2bc7787, ins =  62(vslb      )
#         563
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ce363adc_ef017908_dab9a676_7365021c
#                  vrb = c1329814_3bce3be6_0a5a6bc9_d2bc7787
# software result: vrt = 9cd83ac0_7840c800_68e430ec_cc500000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22613 ns Started: 22593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 61558d254a1f664a98bab5c11749fe24, vrb = 1d4c7e394b6ae66627a7b91083e4eafe, ins =   4(vaddsws   )
#         564
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 61558d25_4a1f664a_98bab5c1_1749fe24
#                  vrb = 1d4c7e39_4b6ae666_27a7b910_83e4eafe
# software result: vrt = 7ea20b5e_7fffffff_c0626ed1_9b2ee922
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22653 ns Started: 22633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c565ca504286df8c91538498b615992c, vrb = ceb7959aed6690d2ad1e1b153cf96df4, ins =  62(vslb      )
#         565
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c565ca50_4286df8c_91538498_b615992c
#                  vrb = ceb7959a_ed6690d2_ad1e1b15_3cf96df4
# software result: vrt = 40804040_4080df30_20c02000_602a20c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22693 ns Started: 22673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 95d7043f914b8d0a8fdf6b9523d903f4, vrb = db3e86ce6ef6be503ff03ecddc06a8ac, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22733 ns Started: 22713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e217c856a1fa2469eefd0ed435d32f34, vrb = 2cbb4bca84525e1b1dce97e8a9265b15, ins =   4(vaddsws   )
#         567
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e217c856_a1fa2469_eefd0ed4_35d32f34
#                  vrb = 2cbb4bca_84525e1b_1dce97e8_a9265b15
# software result: vrt = 0ed31420_80000000_0ccba6bc_def98a49
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22773 ns Started: 22753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7779ed9c6b9b3ec13e0d0f521223690f, vrb = 2cbf396aa3672b78310ec38d01a54a05, ins =  15(vsububm   )
#         568
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7779ed9c_6b9b3ec1_3e0d0f52_1223690f
#                  vrb = 2cbf396a_a3672b78_310ec38d_01a54a05
# software result: vrt = 4bbab432_c8341349_0dff4cc5_117e1f0a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22813 ns Started: 22793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 143fd66dd4b06db283071b3b3994708a, vrb = 305f0f2416267714840b7e9a9a75b92f, ins =  62(vslb      )
#         569
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 143fd66d_d4b06db2_83071b3b_3994708a
#                  vrb = 305f0f24_16267714_840b7e9a_9a75b92f
# software result: vrt = 148000d0_00008020_3038c0ec_e480e000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22853 ns Started: 22833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dc043fa9ec1f66e76a6875f58263572b, vrb = bac01968ea1b0c4e42284d599ad02def, ins =   4(vaddsws   )
#         570
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = dc043fa9_ec1f66e7_6a6875f5_8263572b
#                  vrb = bac01968_ea1b0c4e_42284d59_9ad02def
# software result: vrt = 96c45911_d63a7335_7fffffff_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22893 ns Started: 22873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e265c8197270e0ca21d6f8ce43cb0862, vrb = dcbe65faf4e51a7615ea8e05065747b4, ins =   4(vaddsws   )
#         571
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e265c819_7270e0ca_21d6f8ce_43cb0862
#                  vrb = dcbe65fa_f4e51a76_15ea8e05_065747b4
# software result: vrt = bf242e13_6755fb40_37c186d3_4a225016
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22933 ns Started: 22913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 78c12f7f52bc006ff8daeb005ddeade3, vrb = f44287d5219f0d7bddf29d45172fd77f, ins =   4(vaddsws   )
#         572
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 78c12f7f_52bc006f_f8daeb00_5ddeade3
#                  vrb = f44287d5_219f0d7b_ddf29d45_172fd77f
# software result: vrt = 6d03b754_745b0dea_d6cd8845_750e8562
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 22973 ns Started: 22953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0c5a9ae81e4f893c960cb51e06da0d60, vrb = b96168dc68ee7f33191b3f905e136bf2, ins =   4(vaddsws   )
#         573
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 0c5a9ae8_1e4f893c_960cb51e_06da0d60
#                  vrb = b96168dc_68ee7f33_191b3f90_5e136bf2
# software result: vrt = c5bc03c4_7fffffff_af27f4ae_64ed7952
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23013 ns Started: 22993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a9a2204a60cf8f8c26b4289040f8344f, vrb = 3d51164e7c050826cc1c35459c415c06, ins =  22(vavgsh    )
#         574
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a9a2204a_60cf8f8c_26b42890_40f8344f
#                  vrb = 3d51164e_7c050826_cc1c3545_9c415c06
# software result: vrt = f37a1b4c_6e6acbd9_f9682eeb_ee9d482b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23053 ns Started: 23033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 51f9a1d716670d4058721717d2830d89, vrb = 5ce01425e173fe6b8451a5a0c798c9b2, ins =  15(vsububm   )
#         575
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 51f9a1d7_16670d40_58721717_d2830d89
#                  vrb = 5ce01425_e173fe6b_8451a5a0_c798c9b2
# software result: vrt = f5198db2_35f40fd5_d4217277_0beb44d7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23093 ns Started: 23073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0334d05aef76aca183d49c63dcfe1c10, vrb = 0862c8d148f07331dfb839463afb4f88, ins =  62(vslb      )
#         576
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 0334d05a_ef76aca1_83d49c63_dcfe1c10
#                  vrb = 0862c8d1_48f07331_dfb83946_3afb4f88
# software result: vrt = 03d0d0b4_ef766042_80d438c0_70f00010
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23133 ns Started: 23113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7d78d361abdd70be137d9e26d84947d6, vrb = fb1d1102ede753e4b0e8cf33f66bb1ab, ins =  22(vavgsh    )
#         577
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 7d78d361_abdd70be_137d9e26_d84947d6
#                  vrb = fb1d1102_ede753e4_b0e8cf33_f66bb1ab
# software result: vrt = 3c4bf232_cce26251_e233b6ad_e75afcc1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23173 ns Started: 23153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 80f88439c6d4a62390cbce01da714131, vrb = 80c01db7a7898605a17a9024dbaadd0f, ins =  15(vsububm   )
#         578
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 80f88439_c6d4a623_90cbce01_da714131
#                  vrb = 80c01db7_a7898605_a17a9024_dbaadd0f
# software result: vrt = 00386782_1f4b201e_ef513edd_ffc76422
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23213 ns Started: 23193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ccc96bf48a890c6ee603228971e57af2, vrb = 7a7f51d5a09af7577a45e162471e306f, ins =  62(vslb      )
#         579
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ccc96bf4_8a890c6e_e6032289_71e57af2
#                  vrb = 7a7f51d5_a09af757_7a45e162_471e306f
# software result: vrt = 3080d680_8a240000_98604424_80407a00
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23253 ns Started: 23233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 70e0ed1ac0823683a3b8877435a66f21, vrb = 5911ed07adff94bc0ff7962b4d79f9b8, ins =  22(vavgsh    )
#         580
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 70e0ed1a_c0823683_a3b88774_35a66f21
#                  vrb = 5911ed07_adff94bc_0ff7962b_4d79f9b8
# software result: vrt = 64f9ed11_b741e5a0_d9d88ed0_4190346d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23293 ns Started: 23273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ee5a88682707701c492a996c2117c7c0, vrb = 748f3f78c07daee0ffe80eda04a6d209, ins =  22(vavgsh    )
#         581
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ee5a8868_2707701c_492a996c_2117c7c0
#                  vrb = 748f3f78_c07daee0_ffe80eda_04a6d209
# software result: vrt = 3175e3f0_f3c20f7e_2489d423_12dfcce5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23333 ns Started: 23313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4cafc97ad7f7b759de3340f6872e7801, vrb = bdea4750d31af9c41ab8566956f0cb20, ins =  15(vsububm   )
#         582
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 4cafc97a_d7f7b759_de3340f6_872e7801
#                  vrb = bdea4750_d31af9c4_1ab85669_56f0cb20
# software result: vrt = 8fc5822a_04ddbe95_c47bea8d_313eade1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23373 ns Started: 23353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a06a33334ed526435dbdfe98a2bb07c0, vrb = c934a8471847b4a8a89cf3823714ef6c, ins =   4(vaddsws   )
#         583
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a06a3333_4ed52643_5dbdfe98_a2bb07c0
#                  vrb = c934a847_1847b4a8_a89cf382_3714ef6c
# software result: vrt = 80000000_671cdaeb_065af21a_d9cff72c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23413 ns Started: 23393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 304712fef9854bdd4b9d7116c3d7a84f, vrb = 9a7ffe65747ed42d3e44a1112182b694, ins =  62(vslb      )
#         584
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 304712fe_f9854bdd_4b9d7116_c3d7a84f
#                  vrb = 9a7ffe65_747ed42d_3e44a111_2182b694
# software result: vrt = c08080c0_9040b0a0_c0d0e22c_865c00f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23453 ns Started: 23433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 10eb0cf58ab8939c6ed3175ec5a41a67, vrb = f541b649068b9422249277bb69ee04d9, ins =  15(vsububm   )
#         585
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 10eb0cf5_8ab8939c_6ed3175e_c5a41a67
#                  vrb = f541b649_068b9422_249277bb_69ee04d9
# software result: vrt = 1baa56ac_842dff7a_4a41a0a3_5cb6168e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23493 ns Started: 23473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = de3b9bda71c7e29ae0cf79c46dbf358a, vrb = 4794ced0e8be2326b65cca47e5db4281, ins =  62(vslb      )
#         586
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = de3b9bda_71c7e29a_e0cf79c4_6dbf358a
#                  vrb = 4794ced0_e8be2326_b65cca47_e5db4281
# software result: vrt = 00b0c0da_71c01080_00f0e400_a0f8d414
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23533 ns Started: 23513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d576a6fb254cbc3987cf1e5506028675, vrb = faf118508fe91c11a8592470a949af08, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23573 ns Started: 23553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8b79a57fee0c6cf88f9ab429888aa696, vrb = ae90f554ce4a46dcee6c711d9bb7a2ae, ins =  15(vsububm   )
#         588
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8b79a57f_ee0c6cf8_8f9ab429_888aa696
#                  vrb = ae90f554_ce4a46dc_ee6c711d_9bb7a2ae
# software result: vrt = dde9b02b_20c2261c_a12e430c_edd304e8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23613 ns Started: 23593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2f2b3df24a29262f27ba1a533dc92f0d, vrb = eadf4d48376652f51b02743346511088, ins =   4(vaddsws   )
#         589
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 2f2b3df2_4a29262f_27ba1a53_3dc92f0d
#                  vrb = eadf4d48_376652f5_1b027433_46511088
# software result: vrt = 1a0a8b3a_7fffffff_42bc8e86_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23653 ns Started: 23633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0cdce6766b3b7df483ae3d2819eb1bb5, vrb = 120322f4f26e5056d9d0981bfd141015, ins =  15(vsububm   )
#         590
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 0cdce676_6b3b7df4_83ae3d28_19eb1bb5
#                  vrb = 120322f4_f26e5056_d9d0981b_fd141015
# software result: vrt = fad9c482_79cd2d9e_aadea50d_1cd70ba0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23693 ns Started: 23673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5db6db88b2719c18a6f85ee6b5f0754f, vrb = 8133cd49139ff561ca00a2a4f2b63671, ins =  62(vslb      )
#         591
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5db6db88_b2719c18_a6f85ee6_b5f0754f
#                  vrb = 8133cd49_139ff561_ca00a2a4_f2b63671
# software result: vrt = bab06010_90808030_98f87860_d400409e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23733 ns Started: 23713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6cce1c2d005aa81c287490268acd7be5, vrb = 093e285c7c35fa4c6774da004ba70a4a, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23773 ns Started: 23753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 17754b8805ca533ee1f39a85a50e2538, vrb = 56ed8b7f42d9440f54d4e034bfb2b245, ins =  22(vavgsh    )
#         593
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 17754b88_05ca533e_e1f39a85_a50e2538
#                  vrb = 56ed8b7f_42d9440f_54d4e034_bfb2b245
# software result: vrt = 3731eb84_24524ba7_1b64bd5d_b260ebbf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23813 ns Started: 23793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 31019a2e251cc2516016a77cadb01195, vrb = 7ac13e99474c07d60904bc7ea2fe0ccb, ins =   4(vaddsws   )
#         594
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 31019a2e_251cc251_6016a77c_adb01195
#                  vrb = 7ac13e99_474c07d6_0904bc7e_a2fe0ccb
# software result: vrt = 7fffffff_6c68ca27_691b63fa_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23853 ns Started: 23833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a21a015d9c2465138fc2852dc7d40121, vrb = 3cbe3c11d002350d6e1cdc7c254fef04, ins =  22(vavgsh    )
#         595
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a21a015d_9c246513_8fc2852d_c7d40121
#                  vrb = 3cbe3c11_d002350d_6e1cdc7c_254fef04
# software result: vrt = ef6c1eb7_b6134d10_feefb0d5_f692f813
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23893 ns Started: 23873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6baff5affdd74fea56730bc956c835be, vrb = e92ad1c20dd6d77743f33b4b718a1904, ins =  22(vavgsh    )
#         596
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 6baff5af_fdd74fea_56730bc9_56c835be
#                  vrb = e92ad1c2_0dd6d777_43f33b4b_718a1904
# software result: vrt = 2a6de3b9_05d713b1_4d33238a_64292761
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23933 ns Started: 23913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d235ae20a504157a9b18986494d408af, vrb = 10f66d05bb767adfee8b05f94adb3d08, ins =   4(vaddsws   )
#         597
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d235ae20_a504157a_9b189864_94d408af
#                  vrb = 10f66d05_bb767adf_ee8b05f9_4adb3d08
# software result: vrt = e32c1b25_80000000_89a39e5d_dfaf45b7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 23973 ns Started: 23953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3e281aab0da86c98f90d46d4cf93eeac, vrb = 4a8e96c92a7d476a4e1e905778b3574e, ins =  62(vslb      )
#         598
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 3e281aab_0da86c98_f90d46d4_cf93eeac
#                  vrb = 4a8e96c9_2a7d476a_4e1e9057_78b3574e
# software result: vrt = f8008056_34000060_40404600_cf980000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24013 ns Started: 23993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91b570f30f2a0b79e7b8608e819549c6, vrb = fe4d730ec12f1948f9b496b7ccb26277, ins =  15(vsububm   )
#         599
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 91b570f3_0f2a0b79_e7b8608e_819549c6
#                  vrb = fe4d730e_c12f1948_f9b496b7_ccb26277
# software result: vrt = 9368fde5_4efbf231_ee04cad7_b5e3e74f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24053 ns Started: 24033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d3e7f820ab6302b610b4447ed6e35031, vrb = dacb11c2c378ef1e1cdb38f16814f154, ins =  62(vslb      )
#         600
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d3e7f820_ab6302b6_10b4447e_d6e35031
#                  vrb = dacb11c2_c378ef1e_1cdb38f1_6814f154
# software result: vrt = 4c38f080_58630080_00a044fc_d630a010
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24093 ns Started: 24073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4fa154a4b03060f5a5659448e6034031, vrb = 7737a7eaab526652e65228c82ed89e6a, ins =  22(vavgsh    )
#         601
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4fa154a4_b03060f5_a5659448_e6034031
#                  vrb = 7737a7ea_ab526652_e65228c8_2ed89e6a
# software result: vrt = 636cfe47_adc163a4_c5dcde88_0a6eef4e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24133 ns Started: 24113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 448604c26bac1a2e23b3a9705653ef0e, vrb = 6a5e52e5d52460080f66da0f57bd12d5, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24173 ns Started: 24153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d03f4ac3b1ac94e23a86847529d859b4, vrb = d73bec9b17848af0269a04497217edae, ins =  15(vsububm   )
#         603
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d03f4ac3_b1ac94e2_3a868475_29d859b4
#                  vrb = d73bec9b_17848af0_269a0449_7217edae
# software result: vrt = f9045e28_9a280af2_14ec802c_b7c16c06
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24213 ns Started: 24193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 03c9c0a0c26dccfae01fcfc373e30115, vrb = 661c4302f1c6edf40dc55eb9ff2a9142, ins =  62(vslb      )
#         604
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 03c9c0a0_c26dccfa_e01fcfc3_73e30115
#                  vrb = 661c4302_f1c6edf4_0dc55eb9_ff2a9142
# software result: vrt = c0900080_844080a0_00e0c086_808c0254
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24253 ns Started: 24233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 638b240b923bbbfe064d5b5f504c312a, vrb = 63e72dc7c02820783b4bfa3f56acb8d6, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24293 ns Started: 24273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a22eb8a69b688522c817fa5da955ff10, vrb = 19b300c5edc470f7a96d44b335b0109a, ins =  22(vavgsh    )
#         606
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a22eb8a6_9b688522_c817fa5d_a955ff10
#                  vrb = 19b300c5_edc470f7_a96d44b3_35b0109a
# software result: vrt = ddf1dcb6_c496fb0d_b8c21f88_ef8307d5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24333 ns Started: 24313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b3028249f5af38bdf360a770c618c26f, vrb = 5a1ab69ec7d9fe967770fca140759794, ins =  62(vslb      )
#         607
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b3028249_f5af38bd_f360a770_c618c26f
#                  vrb = 5a1ab69e_c7d9fe96_7770fca1_40759794
# software result: vrt = cc088040_805e0040_806070e0_c60000f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24373 ns Started: 24353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d468662dfc1dbb60d9416460b634a039, vrb = 42e650562245a937fa7952af8254ef2a, ins =  15(vsububm   )
#         608
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d468662d_fc1dbb60_d9416460_b634a039
#                  vrb = 42e65056_2245a937_fa7952af_8254ef2a
# software result: vrt = 928216d7_dad81229_dfc812b1_34e0b10f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24413 ns Started: 24393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 53142c05473575329b54e758220f037a, vrb = ff65142ce02e4224c07b4b523b9440be, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24453 ns Started: 24433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = adf087fe6b45d68a6ee14cf5269c8366, vrb = 4f2f0f1b3b8469b18358bcbb0981a974, ins =  15(vsububm   )
#         610
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = adf087fe_6b45d68a_6ee14cf5_269c8366
#                  vrb = 4f2f0f1b_3b8469b1_8358bcbb_0981a974
# software result: vrt = 5ec178e3_30c16dd9_eb89903a_1d1bdaf2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24493 ns Started: 24473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c8174062f3ab00382fec5c31d158fbb7, vrb = f47cc1d6e6a43848823eb186a3103029, ins =  62(vslb      )
#         611
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c8174062_f3ab0038_2fec5c31_d158fbb7
#                  vrb = f47cc1d6_e6a43848_823eb186_a3103029
# software result: vrt = 80708080_c0b00038_bc00b840_8858fb6e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24533 ns Started: 24513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 86ebf0d0b30681c26a55a6eb38805a61, vrb = 9151d27b0846c34fb795b510ed0979c4, ins =  22(vavgsh    )
#         612
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 86ebf0d0_b30681c2_6a55a6eb_38805a61
#                  vrb = 9151d27b_0846c34f_b795b510_ed0979c4
# software result: vrt = 8c1ee1a6_dda6a289_10f5adfe_12c56a13
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24573 ns Started: 24553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 83d164fc7afca340e2d69b3ac100d645, vrb = 2d05271464a72435cd46b78f64d33c7e, ins =  15(vsububm   )
#         613
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 83d164fc_7afca340_e2d69b3a_c100d645
#                  vrb = 2d052714_64a72435_cd46b78f_64d33c7e
# software result: vrt = 56cc3de8_16557f0b_1590e4ab_5d2d9ac7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24613 ns Started: 24593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4ec241b90186e2fe8fe136994d462e57, vrb = 2d31cc458108819fd2dab4f05e477880, ins =  22(vavgsh    )
#         614
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4ec241b9_0186e2fe_8fe13699_4d462e57
#                  vrb = 2d31cc45_8108819f_d2dab4f0_5e477880
# software result: vrt = 3dfa06ff_c147b24f_b15ef5c5_55c7536c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24653 ns Started: 24633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e2d80ef7575567299e7babf2a746de96, vrb = 3ee137cc06bdb494630b90682481facc, ins =   4(vaddsws   )
#         615
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e2d80ef7_57556729_9e7babf2_a746de96
#                  vrb = 3ee137cc_06bdb494_630b9068_2481facc
# software result: vrt = 21b946c3_5e131bbd_01873c5a_cbc8d962
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24693 ns Started: 24673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8147b2913f3cdf0c22b7d67926966abe, vrb = fa47a4fe323303cfc880c0220fa0f7f8, ins =  15(vsububm   )
#         616
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8147b291_3f3cdf0c_22b7d679_26966abe
#                  vrb = fa47a4fe_323303cf_c880c022_0fa0f7f8
# software result: vrt = 87000e93_0d09dc3d_5a371657_17f673c6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24733 ns Started: 24713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 941f12a066121dcc95835aeb3d366ec8, vrb = 4af4de9c57937e101d866b3e22ae2d1d, ins =  22(vavgsh    )
#         617
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 941f12a0_66121dcc_95835aeb_3d366ec8
#                  vrb = 4af4de9c_57937e10_1d866b3e_22ae2d1d
# software result: vrt = ef8af89e_5ed34dee_d9856315_2ff24df3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24773 ns Started: 24753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ed8fc642085f5ad4c70af8eae59274e, vrb = 659ffa5cfecc2794bfab7affce79703e, ins =   4(vaddsws   )
#         618
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1ed8fc64_2085f5ad_4c70af8e_ae59274e
#                  vrb = 659ffa5c_fecc2794_bfab7aff_ce79703e
# software result: vrt = 7fffffff_1f521d41_0c1c2a8d_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24813 ns Started: 24793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9346bb1741b4c941b0c9d78174205e1d, vrb = 545afa93c169119765697662d8998044, ins =  62(vslb      )
#         619
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9346bb17_41b4c941_b0c9d781_74205e1d
#                  vrb = 545afa93_c1691197_65697662_d8998044
# software result: vrt = 3018ecb8_82689280_0092c004_74405ed0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24853 ns Started: 24833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a2c70ce186937fb7149507726cfe33d2, vrb = 8ea4e51c323e066720e390640c2a03b0, ins =  62(vslb      )
#         620
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a2c70ce1_86937fb7_14950772_6cfe33d2
#                  vrb = 8ea4e51c_323e0667_20e39064_0c2a03b0
# software result: vrt = 80708010_18c0c080_14a80720_c0f898d2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24893 ns Started: 24873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fb0662b0604152ba0cf86d9fe3d20a15, vrb = b1f6e4179c0062ee02e02f38ebc6ff78, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24933 ns Started: 24913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 630b9b34dd02708f7070aebc061acb46, vrb = 425a9c522360fee82624f4565e15fd3a, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 24973 ns Started: 24953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4bd7c10381a7e313fa222dd48a29d7b3, vrb = 2d1feb1e6433bc2543fde045944a3052, ins =  22(vavgsh    )
#         623
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 4bd7c103_81a7e313_fa222dd4_8a29d7b3
#                  vrb = 2d1feb1e_6433bc25_43fde045_944a3052
# software result: vrt = 3c7bd611_f2edcf9c_1f10070d_8f3a0403
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25013 ns Started: 24993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e8fd6699b68f83fda755a36378365852, vrb = 114a522b2fc24623aa45b420a1116bf8, ins =  15(vsububm   )
#         624
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e8fd6699_b68f83fd_a755a363_78365852
#                  vrb = 114a522b_2fc24623_aa45b420_a1116bf8
# software result: vrt = d7b3146e_87cd3dda_fd10ef43_d725ed5a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25053 ns Started: 25033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 628e5af70e9c6e5d99f67b03a2f906ef, vrb = 2188b0591ae7dd93d9252d021bd6d571, ins =  62(vslb      )
#         625
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 628e5af7_0e9c6e5d_99f67b03_a2f906ef
#                  vrb = 2188b059_1ae7dd93_d9252d02_1bd6d571
# software result: vrt = c48e5aee_3800c0e8_32c0600c_1040c0de
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25093 ns Started: 25073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5b7fbd480a00ef088c1c5cd84686149b, vrb = da44f9f9af8833818b78fdc67622c4f1, ins =  62(vslb      )
#         626
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5b7fbd48_0a00ef08_8c1c5cd8_4686149b
#                  vrb = da44f9f9_af883381_8b78fdc6_7622c4f1
# software result: vrt = 6cf07a90_00007810_601c8000_80184036
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25133 ns Started: 25113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 39ae4e6d956ce437f62c273c2928f207, vrb = 3beb2980ae6bd9fe66ed367ee9762219, ins =  62(vslb      )
#         627
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 39ae4e6d_956ce437_f62c273c_2928f207
#                  vrb = 3beb2980_ae6bd9fe_66ed367e_e9762219
# software result: vrt = c8709c6d_4060c8c0_8080c000_5200c80e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25173 ns Started: 25153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0c5f29525a7259ccb6e5bf0d7a5e0895, vrb = 7ba748fa34b4e9268d577dd362b02958, ins =  22(vavgsh    )
#         628
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0c5f2952_5a7259cc_b6e5bf0d_7a5e0895
#                  vrb = 7ba748fa_34b4e926_8d577dd3_62b02958
# software result: vrt = 44033926_47932179_a21e1e70_6e8718f7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25213 ns Started: 25193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8f3dd326df3f39924d025d58cfbeff36, vrb = beadbccd5e64825d86234f423c784362, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25253 ns Started: 25233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fd74ece7ec3d139d883778dfdf89527f, vrb = 3cc9da395572d84d7bc7e9837d649445, ins =  15(vsububm   )
#         630
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = fd74ece7_ec3d139d_883778df_df89527f
#                  vrb = 3cc9da39_5572d84d_7bc7e983_7d649445
# software result: vrt = c1ab12ae_97cb3b50_0d708f5c_6225be3a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25293 ns Started: 25273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 397747f3c1befbad4b05e44f8652dc12, vrb = 8e4517ffc773d8661718f9d1b6f08189, ins =   4(vaddsws   )
#         631
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 397747f3_c1befbad_4b05e44f_8652dc12
#                  vrb = 8e4517ff_c773d866_1718f9d1_b6f08189
# software result: vrt = c7bc5ff2_8932d413_621ede20_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25333 ns Started: 25313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5f65b1cc21052356937a8ab982be7da0, vrb = b171cb961a6d2c53dcfe5edb3548d18a, ins =  15(vsububm   )
#         632
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 5f65b1cc_21052356_937a8ab9_82be7da0
#                  vrb = b171cb96_1a6d2c53_dcfe5edb_3548d18a
# software result: vrt = aef4e636_0798f703_b77c2cde_4d76ac16
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25373 ns Started: 25353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 96fde8ff40ed52852fc8c482d1aaa02d, vrb = 8c272d6434122cf8a8dfdf0b028fd750, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25413 ns Started: 25393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 38fcca53e9da4af461852892a052348f, vrb = d1e748957bd72d81cb847c03903fe665, ins =  22(vavgsh    )
#         634
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 38fcca53_e9da4af4_61852892_a052348f
#                  vrb = d1e74895_7bd72d81_cb847c03_903fe665
# software result: vrt = 05720974_32d93c3b_1685524b_98490d7a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25453 ns Started: 25433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 181de30847c36263fd51181d314b91ec, vrb = 05e0fa9e5f1420e55559d260bd8e41c2, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25493 ns Started: 25473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d1044374612de21e4890f226378194d7, vrb = c595752edcb8cdbac33744325d43ad20, ins =   4(vaddsws   )
#         636
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d1044374_612de21e_4890f226_378194d7
#                  vrb = c595752e_dcb8cdba_c3374432_5d43ad20
# software result: vrt = 9699b8a2_3de6afd8_0bc83658_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25533 ns Started: 25513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 37929ef95ae6f41491f836390f6d3c8d, vrb = c7d2088e3139a149bfbe67becc2567be, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25573 ns Started: 25553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e755838983fceb1914fefd0dada6274, vrb = 265725c000b4744b618089fe7dbb52ae, ins =  62(vslb      )
#         638
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4e755838_983fceb1_914fefd0_dada6274
#                  vrb = 265725c0_00b4744b_618089fe_7dbb52ae
# software result: vrt = 80800038_98f0e088_224fde00_40d08800
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25613 ns Started: 25593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7fbfd45dd729ff055a74008331462102, vrb = 93a1d047d584a1a9ddc64e7ec771631f, ins =  22(vavgsh    )
#         639
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 7fbfd45d_d729ff05_5a740083_31462102
#                  vrb = 93a1d047_d584a1a9_ddc64e7e_c771631f
# software result: vrt = 09b0d252_d657d057_1c1d2781_fc5c4211
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25653 ns Started: 25633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 543a637f14deca6635e6d8e80b2b8af0, vrb = 1d725ec16754a240653369d5ccb2980c, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25693 ns Started: 25673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1c9a982d9f649ccf7c0d6e1ad99a3a68, vrb = 0a61e82aa93a0e389e3b921352e5c46c, ins =  62(vslb      )
#         641
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1c9a982d_9f649ccf_7c0d6e1a_d99a3a68
#                  vrb = 0a61e82a_a93a0e38_9e3b9213_52e5c46c
# software result: vrt = 703498b4_3e9000cf_0068b8d0_6440a080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25733 ns Started: 25713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2859a8e36f36185de4e3ee46cd01f812, vrb = 571aa4ad63124df0bae9aeafa3261191, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25773 ns Started: 25753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a8afdbf5f42d8c8c27e6628bd76b9730, vrb = e756f925e9783a539701bfeb2a840833, ins =  15(vsububm   )
#         643
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a8afdbf5_f42d8c8c_27e6628b_d76b9730
#                  vrb = e756f925_e9783a53_9701bfeb_2a840833
# software result: vrt = c159e2d0_0bb55239_90e5a3a0_ade78ffd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25813 ns Started: 25793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3de9f3106cac0e58e320c7c5cbd07eeb, vrb = d2a8212da945bc39c38b6af42094dcc0, ins =  22(vavgsh    )
#         644
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 3de9f310_6cac0e58_e320c7c5_cbd07eeb
#                  vrb = d2a8212d_a945bc39_c38b6af4_2094dcc0
# software result: vrt = 08490a1f_0af9e549_d356195d_f6322dd6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25853 ns Started: 25833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0f0f0e6190d55bd6c995ec9dde4807d7, vrb = 4342bac0d7145a1d98b4433e89fa9190, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25893 ns Started: 25873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1b7bcf6c933293573a09b2ac73f214a4, vrb = 1397f8a32c92ef8893d24cb10e616e71, ins =  15(vsububm   )
#         646
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1b7bcf6c_93329357_3a09b2ac_73f214a4
#                  vrb = 1397f8a3_2c92ef88_93d24cb1_0e616e71
# software result: vrt = 08e4d7c9_67a0a4cf_a73766fb_6591a633
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25933 ns Started: 25913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 919776db05233b52a09682d8ff1db741, vrb = bf341fb179e5f23d5c782e98ea44bc49, ins =  15(vsububm   )
#         647
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 919776db_05233b52_a09682d8_ff1db741
#                  vrb = bf341fb1_79e5f23d_5c782e98_ea44bc49
# software result: vrt = d263572a_8c3e4915_441e5440_15d9fbf8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 25973 ns Started: 25953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91d3d7d363b61f5f8f8d4d5519755f20, vrb = 522f11f21a4f2e00d1aee3e937cb6ae2, ins =   4(vaddsws   )
#         648
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 91d3d7d3_63b61f5f_8f8d4d55_19755f20
#                  vrb = 522f11f2_1a4f2e00_d1aee3e9_37cb6ae2
# software result: vrt = e402e9c5_7e054d5f_80000000_5140ca02
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26013 ns Started: 25993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8eee37ef9ae70ad6330b37b6232b71d3, vrb = dcbd1f22eeee73e1c11add3b62290707, ins =   4(vaddsws   )
#         649
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8eee37ef_9ae70ad6_330b37b6_232b71d3
#                  vrb = dcbd1f22_eeee73e1_c11add3b_62290707
# software result: vrt = 80000000_89d57eb7_f42614f1_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26053 ns Started: 26033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e05a13e87e733a12452b8ca6eabb4072, vrb = af7c26ce5aa4a6c5eedb140e35c15903, ins =  15(vsububm   )
#         650
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e05a13e8_7e733a12_452b8ca6_eabb4072
#                  vrb = af7c26ce_5aa4a6c5_eedb140e_35c15903
# software result: vrt = 31deed1a_24cf944d_57507898_b5fae76f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26093 ns Started: 26073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 916f8a620de00770a564674b16f945cd, vrb = 6c040b0cc0fd96205b5269fd446018bb, ins =  22(vavgsh    )
#         651
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 916f8a62_0de00770_a564674b_16f945cd
#                  vrb = 6c040b0c_c0fd9620_5b5269fd_446018bb
# software result: vrt = febacab7_e76fcec8_005b68a4_2dad2f44
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26133 ns Started: 26113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1f04a55fed380903d501c9d26cb53547, vrb = 551350fbe0997ba0249cc5780a7bb88a, ins =  62(vslb      )
#         652
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1f04a55f_ed380903_d501c9d2_6cb53547
#                  vrb = 551350fb_e0997ba0_249cc578_0a7bb88a
# software result: vrt = e020a5f8_ed704803_501020d2_b0a8351c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26173 ns Started: 26153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a5ab89faf986e2249991e53b44999e48, vrb = f7ea4ad09b418182c0bed9a2d99f1938, ins =  22(vavgsh    )
#         653
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a5ab89fa_f986e224_9991e53b_44999e48
#                  vrb = f7ea4ad0_9b418182_c0bed9a2_d99f1938
# software result: vrt = cecbea65_ca64b1d3_ad28df6f_0f1cdbc0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26213 ns Started: 26193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 81e95e1ebe7c8162c6d9e27df3b09d14, vrb = 4a3618239fe1a137275c55b9c2f29fad, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26253 ns Started: 26233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 70cf738610687537d5bd7842d9935d37, vrb = 0674afcdd648e0dae60e0ffd9b303087, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26293 ns Started: 26273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5bba90aa3d2a2dcae285b12001c6d81a, vrb = 69213f2c0230cc649bbf45db82ec7b60, ins =  62(vslb      )
#         656
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5bba90aa_3d2a2dca_e285b120_01c6d81a
#                  vrb = 69213f2c_0230cc64_9bbf45db_82ec7b60
# software result: vrt = b67400a0_f42ad0a0_10802000_0460c01a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26333 ns Started: 26313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9c7984e0eb35e73e3ee0b171cdfb2f7f, vrb = 2cffb8a51f3af9988b1e290543c5be01, ins =  22(vavgsh    )
#         657
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9c7984e0_eb35e73e_3ee0b171_cdfb2f7f
#                  vrb = 2cffb8a5_1f3af998_8b1e2905_43c5be01
# software result: vrt = e4bc9ec3_0538f06b_e4ffed3b_08e0f6c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26373 ns Started: 26353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 687522e9e8099eea5ea6c0602ec1fecb, vrb = b9065b4ebec2751967e4ccdee37f7c8d, ins =   4(vaddsws   )
#         658
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 687522e9_e8099eea_5ea6c060_2ec1fecb
#                  vrb = b9065b4e_bec27519_67e4ccde_e37f7c8d
# software result: vrt = 217b7e37_a6cc1403_7fffffff_12417b58
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26413 ns Started: 26393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 85f26c93249a678e616117eab5a0939a, vrb = 5024ae68dbb48a33df654076379d4700, ins =   4(vaddsws   )
#         659
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 85f26c93_249a678e_616117ea_b5a0939a
#                  vrb = 5024ae68_dbb48a33_df654076_379d4700
# software result: vrt = d6171afb_004ef1c1_40c65860_ed3dda9a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26453 ns Started: 26433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6307d7c11831d9d770faff32060faf39, vrb = b611b50d214245f8dbf1bd2d063cefdd, ins =   4(vaddsws   )
#         660
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 6307d7c1_1831d9d7_70faff32_060faf39
#                  vrb = b611b50d_214245f8_dbf1bd2d_063cefdd
# software result: vrt = 19198cce_39741fcf_4cecbc5f_0c4c9f16
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26493 ns Started: 26473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 332751ce860717865f09d7f5a9be0cd7, vrb = c41d5974493f0bc931d74f6888e73a7e, ins =  62(vslb      )
#         661
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 332751ce_86071786_5f09d7f5_a9be0cd7
#                  vrb = c41d5974_493f0bc9_31d74f68_88e73a7e
# software result: vrt = 30e0a2e0_0c80b80c_be8080f5_a90030c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26533 ns Started: 26513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 870fd6fbce2572792d83609c58c86a99, vrb = 2d08db1228a518f19c24d71042b9cc69, ins =  22(vavgsh    )
#         662
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 870fd6fb_ce257279_2d83609c_58c86a99
#                  vrb = 2d08db12_28a518f1_9c24d710_42b9cc69
# software result: vrt = da0cd907_fb6545b5_e4d41bd6_4dc11b81
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26573 ns Started: 26553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a85cf54dc27d66a201e2af33124f3cf5, vrb = 10d9e1c619939ac8ff2fb5708af1f033, ins =  15(vsububm   )
#         663
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a85cf54d_c27d66a2_01e2af33_124f3cf5
#                  vrb = 10d9e1c6_19939ac8_ff2fb570_8af1f033
# software result: vrt = 98831487_a9eaccda_02b3fac3_885e4cc2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26613 ns Started: 26593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca143bbb4ed1233eafaec2e06367b052, vrb = cbb171c81e272b17974a67a1a95df9a2, ins =   4(vaddsws   )
#         664
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ca143bbb_4ed1233e_afaec2e0_6367b052
#                  vrb = cbb171c8_1e272b17_974a67a1_a95df9a2
# software result: vrt = 95c5ad83_6cf84e55_80000000_0cc5a9f4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26653 ns Started: 26633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 087f40a9685c07f7fbb1ccc0aa025d89, vrb = 249be9fa68c4dbb9770103f56379135e, ins =  62(vslb      )
#         665
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 087f40a9_685c07f7_fbb1ccc0_aa025d89
#                  vrb = 249be9fa_68c4dbb9_770103f5_6379135e
# software result: vrt = 80f880a4_68c038ee_80626000_5004e840
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26693 ns Started: 26673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c429c659ae873fe412ac36d51bb6e2cb, vrb = 85ab8cb121a67747831a212fb96735a7, ins =   4(vaddsws   )
#         666
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c429c659_ae873fe4_12ac36d5_1bb6e2cb
#                  vrb = 85ab8cb1_21a67747_831a212f_b96735a7
# software result: vrt = 80000000_d02db72b_95c65804_d51e1872
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26733 ns Started: 26713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b955e98c0134366f8dcf0c291a1c5ad5, vrb = 97f66ab79f9a35a4aec62547a97f5126, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26773 ns Started: 26753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a4de554e2a136ff33ddba5f35b00ffa9, vrb = 333c9eff0c974de7950d7042e36ad450, ins =  62(vslb      )
#         668
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a4de554e_2a136ff3_3ddba5f3_5b00ffa9
#                  vrb = 333c9eff_0c974de7_950d7042_e36ad450
# software result: vrt = 20e04000_a080e080_a060a5cc_d800f0a9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26813 ns Started: 26793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 226d24e26621edcca37e1e8688442a67, vrb = 14b3dd2c7d56ce7c219db84a3bf7af12, ins =  62(vslb      )
#         669
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 226d24e2_6621edcc_a37e1e86_88442a67
#                  vrb = 14b3dd2c_7d56ce7c_219db84a_3bf7af12
# software result: vrt = 20688020_c04040c0_46c01e18_4000009c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26853 ns Started: 26833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9aa3d27f78f923516f744e039311a134, vrb = 5beb4c143d37d8e12ee1b91c60b37a42, ins =  22(vavgsh    )
#         670
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9aa3d27f_78f92351_6f744e03_9311a134
#                  vrb = 5beb4c14_3d37d8e1_2ee1b91c_60b37a42
# software result: vrt = fb470f4a_5b18fe19_4f2b0390_f9e20dbb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26893 ns Started: 26873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0b10417f46ee79e132ccd655fbbff1dd, vrb = 91ec6e933bdce69a6a5b3246040d2124, ins =  62(vslb      )
#         671
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 0b10417f_46ee79e1_32ccd655_fbbff1dd
#                  vrb = 91ec6e93_3bdce69a_6a5b3246_040d2124
# software result: vrt = 160040f8_30e04084_c8605840_b0e0e2d0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26933 ns Started: 26913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 88d525601e032f7929da790354dd83ca, vrb = 36817a64630e5f345777236bcfc45d88, ins =  22(vavgsh    )
#         672
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 88d52560_1e032f79_29da7903_54dd83ca
#                  vrb = 36817a64_630e5f34_5777236b_cfc45d88
# software result: vrt = dfab4fe2_40894757_40a94e37_1251f0a9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 26973 ns Started: 26953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 47129fcdad62cb575906c26c9a2c3b20, vrb = f3dc31f9c6b0221843f06c20fc4738ac, ins =  22(vavgsh    )
#         673
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 47129fcd_ad62cb57_5906c26c_9a2c3b20
#                  vrb = f3dc31f9_c6b02218_43f06c20_fc4738ac
# software result: vrt = 1d77e8e3_ba09f6b8_4e7b1746_cb3a39e6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27013 ns Started: 26993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1c119d703541c0a7e97cfac136dab086, vrb = 1ce246a7c37ac79bd3a489de217a9da3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27053 ns Started: 27033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d30026ec13fe54223d079ca532f40e9c, vrb = 2e829aec4ee2472337df090b60c7b264, ins =  15(vsububm   )
#         675
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d30026ec_13fe5422_3d079ca5_32f40e9c
#                  vrb = 2e829aec_4ee24723_37df090b_60c7b264
# software result: vrt = a57e8c00_c51c0dff_0628939a_d22d5c38
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27093 ns Started: 27073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 129929393e6895027d5191474146f590, vrb = a0e058570bce588cbdcb6011f76b13aa, ins =  15(vsububm   )
#         676
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 12992939_3e689502_7d519147_4146f590
#                  vrb = a0e05857_0bce588c_bdcb6011_f76b13aa
# software result: vrt = 72b9d1e2_339a3d76_c0863136_4adbe2e6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27133 ns Started: 27113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = be38b4944747858b7c2c32c2bc81cdd3, vrb = 9e72b0a44f67a381808b81c2bdce1059, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27173 ns Started: 27153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9d0398d37073f7ea3b9ad4d153b4c316, vrb = 3104db2742aa6337750bcf9b751913fb, ins =  22(vavgsh    )
#         678
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9d0398d3_7073f7ea_3b9ad4d1_53b4c316
#                  vrb = 3104db27_42aa6337_750bcf9b_751913fb
# software result: vrt = e704b9fd_598f2d91_5853d236_6467eb89
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27213 ns Started: 27193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4c5fd3607a725d9f686c3f64c0ff38f9, vrb = 0697522f0f76c039718b550482ab0b2a, ins =  15(vsububm   )
#         679
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 4c5fd360_7a725d9f_686c3f64_c0ff38f9
#                  vrb = 0697522f_0f76c039_718b5504_82ab0b2a
# software result: vrt = 46c88131_6bfc9d66_f7e1ea60_3e542dcf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27253 ns Started: 27233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 44395770428083cec94b664c12089e3c, vrb = f1824bdf53997ae05db14cc1b880ccfc, ins =   4(vaddsws   )
#         680
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 44395770_428083ce_c94b664c_12089e3c
#                  vrb = f1824bdf_53997ae0_5db14cc1_b880ccfc
# software result: vrt = 35bba34f_7fffffff_26fcb30d_ca896b38
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27293 ns Started: 27273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 860c1aae8a34af13fc82252f96285ff1, vrb = d42c0c2619b62d80338e4bd5b45c39f0, ins =  62(vslb      )
#         681
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 860c1aae_8a34af13_fc82252f_96285ff1
#                  vrb = d42c0c26_19b62d80_338e4bd5_b45c39f0
# software result: vrt = 60c0a080_1400e013_e08028e0_6080bef1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27333 ns Started: 27313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3483f97b9b39572dcb9c69c12c72a827, vrb = 99c9b047430fc58633dd5f676e56a039, ins =  22(vavgsh    )
#         682
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 3483f97b_9b39572d_cb9c69c1_2c72a827
#                  vrb = 99c9b047_430fc586_33dd5f67_6e56a039
# software result: vrt = e726d4e1_ef240e5a_ffbd6494_4d64a430
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27373 ns Started: 27353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 92251b06705842c1954f615574b080ef, vrb = cbbc1b5350da335e0fdd839a11519802, ins =  22(vavgsh    )
#         683
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 92251b06_705842c1_954f6155_74b080ef
#                  vrb = cbbc1b53_50da335e_0fdd839a_11519802
# software result: vrt = aef11b2d_60993b10_d296f278_43018c79
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27413 ns Started: 27393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 413b338aea6193c256a9d7fc9a77a96a, vrb = 966c11885804ce937f8d44c53fdacf14, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27453 ns Started: 27433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 04a2d68e079f786d0569a9fbe1d3af68, vrb = 565f5f00a0b2745461175cdf8c877008, ins =  62(vslb      )
#         685
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 04a2d68e_079f786d_0569a9fb_e1d3af68
#                  vrb = 565f5f00_a0b27454_61175cdf_8c877008
# software result: vrt = 0000008e_077c80d0_0a809080_1080af68
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27493 ns Started: 27473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 500d2b8b726b4c8d5e1dc7bf0d9fd27d, vrb = b8c54d3a9ca77d5eeaeb6e12b77cda74, ins =  15(vsububm   )
#         686
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 500d2b8b_726b4c8d_5e1dc7bf_0d9fd27d
#                  vrb = b8c54d3a_9ca77d5e_eaeb6e12_b77cda74
# software result: vrt = 9848de51_d6c4cf2f_743259ad_5623f809
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27533 ns Started: 27513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2e82f7a318dcbca65bfa76d2563413ba, vrb = 1755c2716ae0fe638335bb5dc3c2fc0e, ins =  22(vavgsh    )
#         687
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2e82f7a3_18dcbca6_5bfa76d2_563413ba
#                  vrb = 1755c271_6ae0fe63_8335bb5d_c3c2fc0e
# software result: vrt = 22ecdd0a_41dedd85_ef981918_0cfb07e4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27573 ns Started: 27553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ebd8ebacaa290b3d9e96960d4b70e54b, vrb = 58a10934ba44ca66101f7ccc5929023a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27613 ns Started: 27593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0ff273543b825810efd76eb9039cd36c, vrb = b05e67cee7f9c6ea8a2b1707422b93d6, ins =  22(vavgsh    )
#         689
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0ff27354_3b825810_efd76eb9_039cd36c
#                  vrb = b05e67ce_e7f9c6ea_8a2b1707_422b93d6
# software result: vrt = e0286d91_11be0f7d_bd0142e0_22e4b3a1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27653 ns Started: 27633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c40a6c8e6b97165e7bd7aea405d9fcf4, vrb = 7b863ab03844823c47c629ec78df91fe, ins =   4(vaddsws   )
#         690
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c40a6c8e_6b97165e_7bd7aea4_05d9fcf4
#                  vrb = 7b863ab0_3844823c_47c629ec_78df91fe
# software result: vrt = 3f90a73e_7fffffff_7fffffff_7eb98ef2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27693 ns Started: 27673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ecd997c2044327d4a7967c93d5681f98, vrb = 0509f5b6faf548e7cb90bd67709aa120, ins =  15(vsububm   )
#         691
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ecd997c2_044327d4_a7967c93_d5681f98
#                  vrb = 0509f5b6_faf548e7_cb90bd67_709aa120
# software result: vrt = e7d0a20c_0a4edfed_dc06bf2c_65ce7e78
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27733 ns Started: 27713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 320da99f068ac78f48e07926d675018f, vrb = 184a0019dcfa8cd3e6f45ce89690476d, ins =   4(vaddsws   )
#         692
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 320da99f_068ac78f_48e07926_d675018f
#                  vrb = 184a0019_dcfa8cd3_e6f45ce8_9690476d
# software result: vrt = 4a57a9b8_e3855462_2fd4d60e_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27773 ns Started: 27753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a5a344460adbf76cc8ba29dbb4d0cff2, vrb = 8702d4b8e66b21cf27ff6d5c7430cb21, ins =  15(vsububm   )
#         693
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a5a34446_0adbf76c_c8ba29db_b4d0cff2
#                  vrb = 8702d4b8_e66b21cf_27ff6d5c_7430cb21
# software result: vrt = 1ea1708e_2470d69d_a1bbbc7f_40a004d1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27813 ns Started: 27793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 667a40c610228fef345cb250d32eec93, vrb = 4ec742d14b8209002b3d1860ddacc32b, ins =  15(vsububm   )
#         694
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 667a40c6_10228fef_345cb250_d32eec93
#                  vrb = 4ec742d1_4b820900_2b3d1860_ddacc32b
# software result: vrt = 18b3fef5_c5a086ef_091f9af0_f6822968
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27853 ns Started: 27833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7907659be7fbfdb0b93d24901fb6937d, vrb = 9224116c2ab256b181299ce687b2acd6, ins =  62(vslb      )
#         695
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7907659b_e7fbfdb0_b93d2490_1fb6937d
#                  vrb = 9224116c_2ab256b1_81299ce6_87b2acd6
# software result: vrt = e470cab0_9cec4060_727a4000_80d83040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27893 ns Started: 27873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c5a129d2f1cd0a840dc6bb212598eb79, vrb = 6ed9d63e3f68541fae146a76f64849ad, ins =  62(vslb      )
#         696
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c5a129d2_f1cd0a84_0dc6bb21_2598eb79
#                  vrb = 6ed9d63e_3f68541f_ae146a76_f64849ad
# software result: vrt = 40424080_80cda000_4060ec40_4098d620
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27933 ns Started: 27913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e2d88701b6185e8f27ea8654d96bd7f9, vrb = c8e14861e77e4ba8968a48664ca27835, ins =  15(vsububm   )
#         697
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = e2d88701_b6185e8f_27ea8654_d96bd7f9
#                  vrb = c8e14861_e77e4ba8_968a4866_4ca27835
# software result: vrt = 1af73fa0_cf9a13e7_91603eee_8dc95fc4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 27973 ns Started: 27953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ef2201f3fb45411d906cb930c8ce254, vrb = 63437e6863292e6b08fa6125980637ab, ins =  15(vsububm   )
#         698
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1ef2201f_3fb45411_d906cb93_0c8ce254
#                  vrb = 63437e68_63292e6b_08fa6125_980637ab
# software result: vrt = bbafa2b7_dc8b26a6_d10c6a6e_7486aba9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28013 ns Started: 27993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 68c331977a0e2bc013e6e85736029723, vrb = 2cc77898b05d3e574807d4ab6a4cc654, ins =   4(vaddsws   )
#         699
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 68c33197_7a0e2bc0_13e6e857_36029723
#                  vrb = 2cc77898_b05d3e57_4807d4ab_6a4cc654
# software result: vrt = 7fffffff_2a6b6a17_5beebd02_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28053 ns Started: 28033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 799f6be25a52ace21ec2f6bddce6f2a4, vrb = 60e4c231f58dc39ead3db8aa62832c41, ins =  62(vslb      )
#         700
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 799f6be2_5a52ace2_1ec2f6bd_dce6f2a4
#                  vrb = 60e4c231_f58dc39e_ad3db8aa_62832c41
# software result: vrt = 79f0acc4_40406080_c040f6f4_70302048
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28093 ns Started: 28073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6378ae57c126715fad66af6e6e7186b8, vrb = 7f32c2432cfb5a67501318d7b84f658b, ins =  62(vslb      )
#         701
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6378ae57_c126715f_ad66af6e_6e7186b8
#                  vrb = 7f32c243_2cfb5a67_501318d7_b84f658b
# software result: vrt = 80e0b8b8_1030c480_ad30af00_6e80c0c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28133 ns Started: 28113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 15e58a2eda8f148cd9e8d5fae7ce5d68, vrb = f81be1bbdf54fc29b15cbf7b52e544ce, ins =  15(vsububm   )
#         702
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 15e58a2e_da8f148c_d9e8d5fa_e7ce5d68
#                  vrb = f81be1bb_df54fc29_b15cbf7b_52e544ce
# software result: vrt = 1dcaa973_fb3b1863_288c167f_95e9199a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28173 ns Started: 28153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2b2925e696c68a1338f54ee3f210b10b, vrb = 5c8395b54d04c0fde3c915ae232082ea, ins =  62(vslb      )
#         703
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 2b2925e6_96c68a13_38f54ee3_f210b10b
#                  vrb = 5c8395b5_4d04c0fd_e3c915ae_232082ea
# software result: vrt = b048a0c0_c0608a60_c0eac0c0_9010c42c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28213 ns Started: 28193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e62b7785da8983f7366b2001778dd9db, vrb = 6d6dfe7a8698249b65c03fb23f695dda, ins =  62(vslb      )
#         704
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e62b7785_da8983f7_366b2001_778dd9db
#                  vrb = 6d6dfe7a_8698249b_65c03fb2_3f695dda
# software result: vrt = c060c014_808930b8_c06b0004_801a206c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28253 ns Started: 28233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 93ceaf881e59260f9baef44c60ee3437, vrb = 01748c4ef6123f5a65238343e3d22be1, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28293 ns Started: 28273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6f55878dfb7405436d0039583cd6cd4d, vrb = c7a650e3f5a1c4ad42bf25b6c014d5c2, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28333 ns Started: 28313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = efece002c69fcaee359450ea039b5e77, vrb = a3cb28f5e56a2a124d3abe3e13bc7617, ins =   4(vaddsws   )
#         707
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = efece002_c69fcaee_359450ea_039b5e77
#                  vrb = a3cb28f5_e56a2a12_4d3abe3e_13bc7617
# software result: vrt = 93b808f7_ac09f500_7fffffff_1757d48e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28373 ns Started: 28353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0cfd62a193ac3857e31c7d2a698b76be, vrb = aecfcb72143620ec7358efa0b1ad1a4f, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28413 ns Started: 28393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = df4a9a50d1f68e28dad045c0ee635cc0, vrb = bf176b1988b0cdb477c3639a622092e6, ins =  62(vslb      )
#         709
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = df4a9a50_d1f68e28_dad045c0_ee635cc0
#                  vrb = bf176b19_88b0cdb4_77c3639a_622092e6
# software result: vrt = 8000d0a0_d1f6c080_00802800_b8637000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28453 ns Started: 28433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a74c75e89b6b0e5e22a44515fda5dcbe, vrb = a95137062621490bcac965dda1b9a30f, ins =  15(vsububm   )
#         710
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a74c75e8_9b6b0e5e_22a44515_fda5dcbe
#                  vrb = a9513706_2621490b_cac965dd_a1b9a30f
# software result: vrt = fefb3ee2_754ac553_58dbe038_5cec39af
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28493 ns Started: 28473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 16f5d0f6d1eb52d21566dfb22d234041, vrb = 99e637f389e70e28a7780f89b87d9f4a, ins =  22(vavgsh    )
#         711
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 16f5d0f6_d1eb52d2_1566dfb2_2d234041
#                  vrb = 99e637f3_89e70e28_a7780f89_b87d9f4a
# software result: vrt = d86e0475_ade9307d_de6ff79e_f2d0efc6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28533 ns Started: 28513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e21f9a01832db9c5990bded73846e9f6, vrb = 1e8379d58a9ccd8272f550ff6fe7dd67, ins =  22(vavgsh    )
#         712
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = e21f9a01_832db9c5_990bded7_3846e9f6
#                  vrb = 1e8379d5_8a9ccd82_72f550ff_6fe7dd67
# software result: vrt = 005109eb_86e5c3a4_060017eb_5417e3af
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28573 ns Started: 28553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d7970d2be4de8f143a4798e415ea84e8, vrb = 26c21692cd9200f6c58b36a8b0f4959d, ins =  62(vslb      )
#         713
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d7970d2b_e4de8f14_3a4798e4_15ea84e8
#                  vrb = 26c21692_cd9200f6_c58b36a8_b0f4959d
# software result: vrt = c05c40ac_80788f00_403800e4_15a08000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28613 ns Started: 28593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8b0df7d9449ee38c44dcb142dc03fce5, vrb = 6556d24fb5edafa947a71dd61331410d, ins =   4(vaddsws   )
#         714
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8b0df7d9_449ee38c_44dcb142_dc03fce5
#                  vrb = 6556d24f_b5edafa9_47a71dd6_1331410d
# software result: vrt = f064ca28_fa8c9335_7fffffff_ef353df2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28653 ns Started: 28633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 875444600dcacbf158c54f52297bc22c, vrb = 19cbe6bba8eed0c9e7c0a6fac187cc31, ins =  15(vsububm   )
#         715
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 87544460_0dcacbf1_58c54f52_297bc22c
#                  vrb = 19cbe6bb_a8eed0c9_e7c0a6fa_c187cc31
# software result: vrt = 6e895ea5_65dcfb28_7105a958_68f4f6fb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28693 ns Started: 28673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bae57d164f3c3f956869f6e1ea8cfd55, vrb = bb8979911e618eb10bcf1dd4ece7876c, ins =  15(vsububm   )
#         716
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = bae57d16_4f3c3f95_6869f6e1_ea8cfd55
#                  vrb = bb897991_1e618eb1_0bcf1dd4_ece7876c
# software result: vrt = ff5c0485_31dbb1e4_5d9ad90d_fea576e9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28733 ns Started: 28713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cfbfeaafff0833ddd8315436fd6b8377, vrb = 64349ac59c70cb66455034f78ebe4221, ins =  22(vavgsh    )
#         717
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = cfbfeaaf_ff0833dd_d8315436_fd6b8377
#                  vrb = 64349ac5_9c70cb66_455034f7_8ebe4221
# software result: vrt = 19fac2ba_cdbcffa2_0ec14497_c615e2cc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28773 ns Started: 28753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6d6e3c1c9a2b878ebffb2f43f312b6b7, vrb = 9f9a4349d37ad302b1834ccd319e420d, ins =  62(vslb      )
#         718
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6d6e3c1c_9a2b878e_bffb2f43_f312b6b7
#                  vrb = 9f9a4349_d37ad302_b1834ccd_319e420d
# software result: vrt = 80b8e038_d0ac3838_7ed8f060_e680d8e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28813 ns Started: 28793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 41ce0222bb3810d391ff5c7d5851fb23, vrb = 39a1919c58682b0f4b1efb9f1ada0b6c, ins =  15(vsububm   )
#         719
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 41ce0222_bb3810d3_91ff5c7d_5851fb23
#                  vrb = 39a1919c_58682b0f_4b1efb9f_1ada0b6c
# software result: vrt = 082d7186_63d0e5c4_46e161de_3e77f0b7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28853 ns Started: 28833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3024247de9e73d19f3dd2b8a3b57f452, vrb = 4f450100781a436037cd8013ea12d8a1, ins =  22(vavgsh    )
#         720
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 3024247d_e9e73d19_f3dd2b8a_3b57f452
#                  vrb = 4f450100_781a4360_37cd8013_ea12d8a1
# software result: vrt = 3fb512bf_3101403d_15d5d5cf_12b5e67a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28893 ns Started: 28873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2b251a298bbfc6cb4e0673db87b00381, vrb = 2612cecfcd29b43e959844d46621bbb5, ins =  15(vsububm   )
#         721
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 2b251a29_8bbfc6cb_4e0673db_87b00381
#                  vrb = 2612cecf_cd29b43e_959844d4_6621bbb5
# software result: vrt = 05134c5a_be96128d_b96e2f07_218f48cc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28933 ns Started: 28913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e5ebfbf9e462a2535ad9467e04525609, vrb = f94897408276b0c75aa39856701b9907, ins =   4(vaddsws   )
#         722
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e5ebfbf9_e462a253_5ad9467e_04525609
#                  vrb = f9489740_8276b0c7_5aa39856_701b9907
# software result: vrt = df349339_80000000_7fffffff_746def10
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 28973 ns Started: 28953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 540459e77c2157b87cc25388a068dec6, vrb = c0b28355bd5768ab2bdec81e231bda9b, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29013 ns Started: 28993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3e36b6a5da323ee4d9776cba47335705, vrb = 06dcf91e67035ea2b84420c93c36aa77, ins =   4(vaddsws   )
#         724
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 3e36b6a5_da323ee4_d9776cba_47335705
#                  vrb = 06dcf91e_67035ea2_b84420c9_3c36aa77
# software result: vrt = 4513afc3_41359d86_91bb8d83_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29053 ns Started: 29033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3d1ac8f1c083540e9a97998deba53670, vrb = 59bbf13ce17c41c370b05a2b63b4c223, ins =  15(vsububm   )
#         725
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3d1ac8f1_c083540e_9a97998d_eba53670
#                  vrb = 59bbf13c_e17c41c3_70b05a2b_63b4c223
# software result: vrt = e45fd7b5_df07134b_2ae73f62_88f1744d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29093 ns Started: 29073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6ad1b7e2271bb625b491080b0e82cb62, vrb = 5defce1d5650e3a2d3eff338e686ddbf, ins =  22(vavgsh    )
#         726
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 6ad1b7e2_271bb625_b491080b_0e82cb62
#                  vrb = 5defce1d_5650e3a2_d3eff338_e686ddbf
# software result: vrt = 6460c300_3eb6cce4_c440fda2_fa84d491
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29133 ns Started: 29113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = edb191816160de6722c589be2db91180, vrb = 2e9822af9c5445ec554f4e15d42cbb2d, ins =  15(vsububm   )
#         727
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = edb19181_6160de67_22c589be_2db91180
#                  vrb = 2e9822af_9c5445ec_554f4e15_d42cbb2d
# software result: vrt = bf196fd2_c50c997b_cd763ba9_598d5653
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29173 ns Started: 29153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f57db6a5c549503daffad24bfdc04c09, vrb = 865fed0b889ce3ab9a941f35cd81ef08, ins =  22(vavgsh    )
#         728
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f57db6a5_c549503d_affad24b_fdc04c09
#                  vrb = 865fed0b_889ce3ab_9a941f35_cd81ef08
# software result: vrt = bdeed1d8_a6f319f4_a547f8c0_e5a11d89
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29213 ns Started: 29193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = af73002c507bcca7947ae65306b0c006, vrb = 69b251da21b6034cefab162e33c72a32, ins =   4(vaddsws   )
#         729
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = af73002c_507bcca7_947ae653_06b0c006
#                  vrb = 69b251da_21b6034c_efab162e_33c72a32
# software result: vrt = 19255206_7231cff3_8425fc81_3a77ea38
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29253 ns Started: 29233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 15a123874cf68f2a961351c071389270, vrb = 3a874b3c3c45776881b7d113c18fdffe, ins =  62(vslb      )
#         730
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 15a12387_4cf68f2a_961351c0_71389270
#                  vrb = 3a874b3c_3c457768_81b7d113_c18fdffe
# software result: vrt = 54801870_c0c0802a_2c80a200_e2000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29293 ns Started: 29273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 98a900a6c74f9280e8ae731bc61ee09c, vrb = 04c3b9354ef5510528a674ac66cb5735, ins =  22(vavgsh    )
#         731
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 98a900a6_c74f9280_e8ae731b_c61ee09c
#                  vrb = 04c3b935_4ef55105_28a674ac_66cb5735
# software result: vrt = ceb6dcee_0b22f1c3_08aa73e4_16751be9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29333 ns Started: 29313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = da297787f9361bb3a655c3daa262c87e, vrb = 52b4a416b50da76dc1f1b1aa71a33371, ins =  15(vsububm   )
#         732
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = da297787_f9361bb3_a655c3da_a262c87e
#                  vrb = 52b4a416_b50da76d_c1f1b1aa_71a33371
# software result: vrt = 8875d371_44297446_e5641230_31bf950d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29373 ns Started: 29353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c0ddb00272f7ec46b1b1bd0745e53b50, vrb = adaadc430c40ff8800449d06994d59b2, ins =   4(vaddsws   )
#         733
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c0ddb002_72f7ec46_b1b1bd07_45e53b50
#                  vrb = adaadc43_0c40ff88_00449d06_994d59b2
# software result: vrt = 80000000_7f38ebce_b1f65a0d_df329502
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29413 ns Started: 29393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91616cce671d2805438f24f4f3f51c89, vrb = 8e90dae37e4c0069f8abff95533701db, ins =  62(vslb      )
#         734
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 91616cce_671d2805_438f24f4_f3f51c89
#                  vrb = 8e90dae3_7e4c0069_f8abff95_533701db
# software result: vrt = 4061b070_c0d0280a_43780080_98803848
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29453 ns Started: 29433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 53b3798371a707791c591ce2f67c87f9, vrb = 4b4069257ae56afbcb82866e778924f7, ins =  62(vslb      )
#         735
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 53b37983_71a70779_1c591ce2_f67c87f9
#                  vrb = 4b406925_7ae56afb_cb82866e_778924f7
# software result: vrt = 98b3f260_c4e01cc8_e0640080_00f87080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29493 ns Started: 29473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9e0602455cda8b8400ac50e267beccaf, vrb = 52ae8af0380dd1d38d874dbae857349f, ins =  22(vavgsh    )
#         736
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 9e060245_5cda8b84_00ac50e2_67beccaf
#                  vrb = 52ae8af0_380dd1d3_8d874dba_e857349f
# software result: vrt = f85ac69b_4a74aeac_c71a4f4e_280b00a7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29533 ns Started: 29513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a706e2bf058a598f297b315cab359024, vrb = de26ee37e2a47b788c5a058b6a7742c1, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29573 ns Started: 29553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c24093f85dc7957b1db04192de26622f, vrb = f75ac7acf4b955c6fbca192b7b036082, ins =  15(vsububm   )
#         738
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c24093f8_5dc7957b_1db04192_de26622f
#                  vrb = f75ac7ac_f4b955c6_fbca192b_7b036082
# software result: vrt = cbe6cc4c_690e40b5_22e62867_632302ad
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29613 ns Started: 29593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 298ff9477a21632c70ea5e1c1d861fa5, vrb = 209436706793567e788273dadeeed776, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29653 ns Started: 29633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f2af970dbd8edc2b9c784180f3b2b78e, vrb = f4a5febac6ff98fd2720cca4777b7648, ins =  62(vslb      )
#         740
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f2af970d_bd8edc2b_9c784180_f3b2b78e
#                  vrb = f4a5feba_c6ff98fd_2720cca4_777b7648
# software result: vrt = 20e0c034_4000dc60_00781000_8090c08e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29693 ns Started: 29673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 905264233801f6773bb452f9657761ae, vrb = fea57261fac550ccffda9e785789e3e2, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29733 ns Started: 29713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3ebb81cab59bfc50839d41d8ccb966bf, vrb = 590a9b00f9dff52ed790107e0b14406f, ins =  15(vsububm   )
#         742
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3ebb81ca_b59bfc50_839d41d8_ccb966bf
#                  vrb = 590a9b00_f9dff52e_d790107e_0b14406f
# software result: vrt = e5b1e6ca_bcbc0722_ac0d315a_c1a52650
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29773 ns Started: 29753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bf053775b2f5e82414a56af135d17c22, vrb = b07be79f1fadef8c1faec40bdc6f3936, ins =   4(vaddsws   )
#         743
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = bf053775_b2f5e824_14a56af1_35d17c22
#                  vrb = b07be79f_1fadef8c_1faec40b_dc6f3936
# software result: vrt = 80000000_d2a3d7b0_34542efc_1240b558
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29813 ns Started: 29793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d9cefed8747df9009f1357df0cc87616, vrb = ea920cffb4d3c700f423d5f76c1bc394, ins =  62(vslb      )
#         744
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d9cefed8_747df900_9f1357df_0cc87616
#                  vrb = ea920cff_b4d3c700_f423d5f7_6c1bc394
# software result: vrt = 6438e000_40e88000_f098e080_c040b060
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29853 ns Started: 29833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 31518d65e5bfe2d6cd8e27363716c9b2, vrb = 633fa263288951adae8ea28edde713a1, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29893 ns Started: 29873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca4f311b3d0e89202607141d23246c76, vrb = 9d7fa4b36b17e6231d8a2ba0336ec974, ins =   4(vaddsws   )
#         746
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = ca4f311b_3d0e8920_2607141d_23246c76
#                  vrb = 9d7fa4b3_6b17e623_1d8a2ba0_336ec974
# software result: vrt = 80000000_7fffffff_43913fbd_569335ea
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29933 ns Started: 29913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a93d6304d12bb5aaa15b5edb1fa3e46e, vrb = 1555cd09b9ebc66dc7fb83d09599d4d1, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 29973 ns Started: 29953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b91c4f85bce203f3e72e0725bb35f3d4, vrb = 3a830ff36aa73f9827821e2f5e9d7c06, ins =  22(vavgsh    )
#         748
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b91c4f85_bce203f3_e72e0725_bb35f3d4
#                  vrb = 3a830ff3_6aa73f98_27821e2f_5e9d7c06
# software result: vrt = f9d02fbc_13c521c6_075812aa_0ce937ed
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30013 ns Started: 29993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 691a12e9eb6ab9b1b30ac37d327e9d79, vrb = ef37afbebe68f95e8120a3fe9df50187, ins =  62(vslb      )
#         749
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 691a12e9_eb6ab9b1_b30ac37d_327e9d79
#                  vrb = ef37afbe_be68f95e_8120a3fe_9df50187
# software result: vrt = 80000040_c06a7240_660a1840_40c03a80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30053 ns Started: 30033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1d1329214d23b1571ca16fb166ae63c5, vrb = e487411a33fc7f988646d6947ecd7f5e, ins =  15(vsububm   )
#         750
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1d132921_4d23b157_1ca16fb1_66ae63c5
#                  vrb = e487411a_33fc7f98_8646d694_7ecd7f5e
# software result: vrt = 398ce807_1a2732bf_965b991d_e8e1e467
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30093 ns Started: 30073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 22dfdf78d01362c2f055bd40ac6caf2e, vrb = b7027e7b94f6cb2c8eb5f9b04aba2d0d, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30133 ns Started: 30113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 910a7f6abaff9c4f064dd0da0eee4679, vrb = a6b13cc47ad17de8823006b8e2317d2d, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30173 ns Started: 30153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = edc868a5eae7780ae00d99728cc6e4ea, vrb = 3c012cab490c11863cfbad7b650389f4, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30213 ns Started: 30193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f340c814f378bd2a76d61ae6ab44386e, vrb = 5f21f6c3566aab7d6f4b2e24f5ded0d1, ins =  62(vslb      )
#         754
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f340c814_f378bd2a_76d61ae6_ab44386e
#                  vrb = 5f21f6c3_566aab7d_6f4b2e24_f5ded0d1
# software result: vrt = 808000a0_c0e0e840_00b08060_600038dc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30253 ns Started: 30233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 42a2d8b91ad52aa4f9784ab7a84905a9, vrb = 4eb3d871671a342e3941efb48884a221, ins =  62(vslb      )
#         755
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 42a2d8b9_1ad52aa4_f9784ab7_a84905a9
#                  vrb = 4eb3d871_671a342e_3941efb4_8884a221
# software result: vrt = 8010d872_0054a000_f2f00070_a8901452
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30293 ns Started: 30273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c5365e7f6789e112e1dc160512d05b37, vrb = 833b9c57f90f5d654f61a71332273b42, ins =   4(vaddsws   )
#         756
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c5365e7f_6789e112_e1dc1605_12d05b37
#                  vrb = 833b9c57_f90f5d65_4f61a713_32273b42
# software result: vrt = 80000000_60993e77_313dbd18_44f79679
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30333 ns Started: 30313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8621915614277c50af8fd734aa71326e, vrb = 1b96aa384521cd395cca1d995951bad2, ins =  62(vslb      )
#         757
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 86219156_14277c50_af8fd734_aa71326e
#                  vrb = 1b96aa38_4521cd39_5cca1d99_5951bad2
# software result: vrt = 30404456_804e80a0_f03ce068_54e2c8b8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30373 ns Started: 30353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fb92d8ff13aeb2af00373cb0a2def288, vrb = 65444d05bc6f372e4f758f741f496dc2, ins =  22(vavgsh    )
#         758
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = fb92d8ff_13aeb2af_00373cb0_a2def288
#                  vrb = 65444d05_bc6f372e_4f758f74_1f496dc2
# software result: vrt = 306b1302_e80ff4ef_27d6e612_e1143025
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30413 ns Started: 30393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 21e1f27dcafbfdaf67bd54210031f3eb, vrb = 5543ee8c4d71315bc7258ef8222ceb7c, ins =  62(vslb      )
#         759
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 21e1f27d_cafbfdaf_67bd5421_0031f3eb
#                  vrb = 5543ee8c_4d71315b_c7258ef8_222ceb7c
# software result: vrt = 200880d0_40f6fa78_80a00021_001098b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30453 ns Started: 30433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 281c14c9abd4e479090ab23c2804985c, vrb = bdbac0668083328e68a4307af3483c41, ins =  62(vslb      )
#         760
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 281c14c9_abd4e479_090ab23c_2804985c
#                  vrb = bdbac066_8083328e_68a4307a_f3483c41
# software result: vrt = 00701440_aba09040_09a0b2f0_400480b8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30493 ns Started: 30473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5e681c68236d402f332cbe4341e3c4b8, vrb = 027808ec054328aa0c52f1e9b2475151, ins =  62(vslb      )
#         761
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5e681c68_236d402f_332cbe43_41e3c4b8
#                  vrb = 027808ec_054328aa_0c52f1e9_b2475151
# software result: vrt = 78681c80_606840bc_30b07c86_04808870
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30533 ns Started: 30513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cc7aa82ba89f7323dad7996113796172, vrb = 772ccf41d1000e23657fbe281d20e943, ins =  15(vsububm   )
#         762
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = cc7aa82b_a89f7323_dad79961_13796172
#                  vrb = 772ccf41_d1000e23_657fbe28_1d20e943
# software result: vrt = 554ed9ea_d79f6500_7558db39_f659782f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30573 ns Started: 30553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8c0555aef02881a382efd32942741d9, vrb = 29d7bf010c915089f6992b432d259280, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30613 ns Started: 30593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1ea99f4dfca723bd9f287a72d3c50b6c, vrb = 9ab36b3e2bae15659d88a9d24dfcb6fc, ins =   4(vaddsws   )
#         764
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 1ea99f4d_fca723bd_9f287a72_d3c50b6c
#                  vrb = 9ab36b3e_2bae1565_9d88a9d2_4dfcb6fc
# software result: vrt = b95d0a8b_28553922_80000000_21c1c268
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30653 ns Started: 30633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 49bbcc27f11d5eca38dd4fc0a328aa42, vrb = d57307f20cb6e1d026fc08d8533db814, ins =  22(vavgsh    )
#         765
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 49bbcc27_f11d5eca_38dd4fc0_a328aa42
#                  vrb = d57307f2_0cb6e1d0_26fc08d8_533db814
# software result: vrt = 0f97ea0d_feea204d_2fed2c4c_fb33b12b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30693 ns Started: 30673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b86df7d57ff4b6eec6f3b15381b217a3, vrb = c7863dd8403388cae57f217bd8f1c9de, ins =   4(vaddsws   )
#         766
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b86df7d5_7ff4b6ee_c6f3b153_81b217a3
#                  vrb = c7863dd8_403388ca_e57f217b_d8f1c9de
# software result: vrt = 80000000_7fffffff_ac72d2ce_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30733 ns Started: 30713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7c73c09fe2cb98994964bedb442c2481, vrb = b119a9c01ec61bb44e2ddebc6e0d8b4d, ins =  62(vslb      )
#         767
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 7c73c09f_e2cb9899_4964bedb_442c2481
#                  vrb = b119a9c0_1ec61bb4_4e2ddebc_6e0d8b4d
# software result: vrt = f8e6809f_80c0c090_408080b0_00802020
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30773 ns Started: 30753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c7138b696048bc9dc8f2b1f0c444738d, vrb = 4cb86e493c9be05392f1658177469575, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30813 ns Started: 30793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8c89a0547d243a7627dc724320e7ec57, vrb = b05c283b025b4e953173ebe297e69ea0, ins =   4(vaddsws   )
#         769
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8c89a054_7d243a76_27dc7243_20e7ec57
#                  vrb = b05c283b_025b4e95_3173ebe2_97e69ea0
# software result: vrt = 80000000_7f7f890b_59505e25_b8ce8af7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30853 ns Started: 30833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3c2c9dbc97e545757a43a12985e02b44, vrb = 7721bced6579befd8b39b23445b3fa12, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30893 ns Started: 30873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cecba01388b28ae0b0371619d525a545, vrb = 1b5309b52d06cf5b7115222e8a416aa3, ins =  62(vslb      )
#         771
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = cecba013_88b28ae0_b0371619_d525a545
#                  vrb = 1b5309b5_2d06cf5b_7115222e_8a416aa3
# software result: vrt = 70584060_00800000_60e05840_544a9428
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30933 ns Started: 30913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6afc5ddb4a89e6591ae0f92cb07ba8e8, vrb = 78b1478d6796117b1e1b242a32c5387a, ins =  15(vsububm   )
#         772
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6afc5ddb_4a89e659_1ae0f92c_b07ba8e8
#                  vrb = 78b1478d_6796117b_1e1b242a_32c5387a
# software result: vrt = f24b164e_e3f3d5de_fcc5d502_7eb6706e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 30973 ns Started: 30953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 73167392746e6dd06a2b5d477af4de3b, vrb = 29baf3a64ac8047cd2621b9cd0bbb338, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31013 ns Started: 30993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 75850ac6f4804c9d29e05bbe778fe999, vrb = bec95722f8a9f4f95728d5b006d94628, ins =  22(vavgsh    )
#         774
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 75850ac6_f4804c9d_29e05bbe_778fe999
#                  vrb = bec95722_f8a9f4f9_5728d5b0_06d94628
# software result: vrt = 1a2730f4_f69520cb_408418b7_3f3417e1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31053 ns Started: 31033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2bf262423769f693cab6841ca5dca615, vrb = 0ff5fc8c9fa57bbcf4c4fe426f5bcd80, ins =  22(vavgsh    )
#         775
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2bf26242_3769f693_cab6841c_a5dca615
#                  vrb = 0ff5fc8c_9fa57bbc_f4c4fe42_6f5bcd80
# software result: vrt = 1df42f67_eb873928_dfbdc12f_0a9cb9cb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31093 ns Started: 31073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d6a5d4a6d6bc5a994592bae8c360ec42, vrb = 88e8f77da2e07147d168d001d40efb77, ins =  22(vavgsh    )
#         776
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d6a5d4a6_d6bc5a99_4592bae8_c360ec42
#                  vrb = 88e8f77d_a2e07147_d168d001_d40efb77
# software result: vrt = afc7e612_bcce65f0_0b7dc575_cbb7f3dd
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31133 ns Started: 31113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8864b28d551b655c4f0f7b1c9ff691c6, vrb = 4dfec1e341ef00fa5c7641450a8a3daf, ins =  22(vavgsh    )
#         777
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 8864b28d_551b655c_4f0f7b1c_9ff691c6
#                  vrb = 4dfec1e3_41ef00fa_5c764145_0a8a3daf
# software result: vrt = eb31ba38_4b85332b_55c35e31_d540e7bb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31173 ns Started: 31153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2ee8582bf4e154e6359198ee936f7146, vrb = 852baff4ea2ba6f31742eabbc705d8cc, ins =  22(vavgsh    )
#         778
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 2ee8582b_f4e154e6_359198ee_936f7146
#                  vrb = 852baff4_ea2ba6f3_1742eabb_c705d8cc
# software result: vrt = da0a0410_ef86fded_266ac1d5_ad3a2509
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31213 ns Started: 31193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 35ba081777915a4637a617498fa04a13, vrb = c218f896d8a712480e5b7f1fdf4fbefb, ins =  62(vslb      )
#         779
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 35ba0817_77915a46_37a61749_8fa04a13
#                  vrb = c218f896_d8a71248_0e5b7f1f_df4fbefb
# software result: vrt = d4ba08c0_77806846_c0308080_80008098
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31253 ns Started: 31233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f7c223a0470d227421562c66c03c95db, vrb = 7ddddff9ab37b563efd01de92e0afb47, ins =  62(vslb      )
#         780
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f7c223a0_470d2274_21562c66_c03c95db
#                  vrb = 7ddddff9_ab37b563_efd01de9_2e0afb47
# software result: vrt = e0408040_388040a0_805680cc_00f0a880
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31293 ns Started: 31273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d18b205662289edeeafe087747e1a486, vrb = f9a9eb24c448fc7f3e514ff14658b564, ins =   4(vaddsws   )
#         781
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d18b2056_62289ede_eafe0877_47e1a486
#                  vrb = f9a9eb24_c448fc7f_3e514ff1_4658b564
# software result: vrt = cb350b7a_26719b5d_294f5868_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31333 ns Started: 31313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a1fd629b1b54be59b7a5de398d76a51c, vrb = df1c3a45545c358ec9d3450e496f98c2, ins =  15(vsububm   )
#         782
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a1fd629b_1b54be59_b7a5de39_8d76a51c
#                  vrb = df1c3a45_545c358e_c9d3450e_496f98c2
# software result: vrt = c2e12856_c7f889cb_eed2992b_44070d5a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31373 ns Started: 31353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 66add075a6c60b4e527a3f442c481815, vrb = 74ef818ef0cb5700e864729631620a31, ins =  62(vslb      )
#         783
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 66add075_a6c60b4e_527a3f44_2c481815
#                  vrb = 74ef818e_f0cb5700_e8647296_31620a31
# software result: vrt = 6080a040_a630804e_52a0fc00_5820602a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31413 ns Started: 31393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c961c97d73a8a5e053074e5bebf6aaf8, vrb = 33f87893559ad2089d3047968f6d5aae, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31453 ns Started: 31433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 929e85169af4b263e09076d47579fe9e, vrb = f2309eaf82648cc4407d7e3e01267dca, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31493 ns Started: 31473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b7ecf5151958727e920ae4d13f3dad66, vrb = 5a697e94c4d357eb49a3624d2b96f47a, ins =   4(vaddsws   )
#         786
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b7ecf515_1958727e_920ae4d1_3f3dad66
#                  vrb = 5a697e94_c4d357eb_49a3624d_2b96f47a
# software result: vrt = 125673a9_de2bca69_dbae471e_6ad4a1e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31533 ns Started: 31513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9eee4b242df8eb0f4e20d3fefd20a087, vrb = 6047d39b0ccaf3ac7c2ed1bd13b59b00, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31573 ns Started: 31553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5ad41eb83ea6ebb813c2f895f9008d11, vrb = e237bc67a18d9a190f64fc3acebb0fe0, ins =  15(vsububm   )
#         788
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 5ad41eb8_3ea6ebb8_13c2f895_f9008d11
#                  vrb = e237bc67_a18d9a19_0f64fc3a_cebb0fe0
# software result: vrt = 789d6251_9d19519f_045efc5b_2b457e31
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31613 ns Started: 31593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 949e1b0d7e70526f71d1fe23c07e61bf, vrb = d39f5b9e1b6f55197e529a8870e2398e, ins =  62(vslb      )
#         789
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 949e1b0d_7e70526f_71d1fe23_c07e61bf
#                  vrb = d39f5b9e_1b6f5519_7e529a88_70e2398e
# software result: vrt = a000d840_f00040de_4044f823_c0f8c2c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31653 ns Started: 31633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 559f069a1b48cbc8fa54fc55d6d9a1b2, vrb = 276ba907ff784368ec08fa5bd9beb232, ins =   4(vaddsws   )
#         790
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 559f069a_1b48cbc8_fa54fc55_d6d9a1b2
#                  vrb = 276ba907_ff784368_ec08fa5b_d9beb232
# software result: vrt = 7d0aafa1_1ac10f30_e65df6b0_b09853e4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31693 ns Started: 31673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ff304e9a8d5707e405c24bf01783689d, vrb = 0161ee50ff16ec53fc614f2556fbdca3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31733 ns Started: 31713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fd103accfe899d0acf95bf3d3bc4a708, vrb = c1e07891bd9d76ab93157814ba479ad2, ins =   4(vaddsws   )
#         792
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = fd103acc_fe899d0a_cf95bf3d_3bc4a708
#                  vrb = c1e07891_bd9d76ab_93157814_ba479ad2
# software result: vrt = bef0b35d_bc2713b5_80000000_f60c41da
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31773 ns Started: 31753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4b67707b10bf2be7f1e84fdaa450f4ec, vrb = 5573226fa8e01ccac9e90efa54a87902, ins =  62(vslb      )
#         793
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4b67707b_10bf2be7_f1e84fda_a450f4ec
#                  vrb = 5573226f_a8e01cca_c9e90efa_54a87902
# software result: vrt = 6038c080_10bfb09c_e2d0c068_4050e8b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31813 ns Started: 31793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3367825898e2163f7c88d9394f2774ec, vrb = 353814b3d2246096fb50499c03f84d80, ins =  62(vslb      )
#         794
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 33678258_98e2163f_7c88d939_4f2774ec
#                  vrb = 353814b3_d2246096_fb50499c_03f84d80
# software result: vrt = 606720c0_602016c0_e088b290_782780ec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31853 ns Started: 31833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 84d26b50f2dfa4395dbd3efe6e5bc922, vrb = 46b44c31c1f9bce214de208862c6999c, ins =   4(vaddsws   )
#         795
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 84d26b50_f2dfa439_5dbd3efe_6e5bc922
#                  vrb = 46b44c31_c1f9bce2_14de2088_62c6999c
# software result: vrt = cb86b781_b4d9611b_729b5f86_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31893 ns Started: 31873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4e72b45bbe5c0b2663ec5ad553b3ad76, vrb = de1f44c1f8260fc6453986496e5271b3, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31933 ns Started: 31913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8151aef7e379821484284c772aa5547f, vrb = 5775370df6bae46209b020f6be9f4116, ins =   4(vaddsws   )
#         797
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8151aef7_e3798214_84284c77_2aa5547f
#                  vrb = 5775370d_f6bae462_09b020f6_be9f4116
# software result: vrt = d8c6e604_da346676_8dd86d6d_e9449595
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 31973 ns Started: 31953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6781df7e4c92c7fce37d3c52cec0e16c, vrb = c8e008868be72eb339331ceff2b1749f, ins =  62(vslb      )
#         798
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 6781df7e_4c92c7fc_e37d3c52_cec0e16c
#                  vrb = c8e00886_8be72eb3_39331cef_f2b1749f
# software result: vrt = 6781df80_6000c0e0_c6e8c000_38801000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32013 ns Started: 31993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e0743e1b6608710b685c3f17aabec9d1, vrb = 76c648cd9e077940e81e0a7d01b53fb3, ins =   4(vaddsws   )
#         799
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e0743e1b_6608710b_685c3f17_aabec9d1
#                  vrb = 76c648cd_9e077940_e81e0a7d_01b53fb3
# software result: vrt = 573a86e8_040fea4b_507a4994_ac740984
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32053 ns Started: 32033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b71b1708f3376b1512b27258a11b20f0, vrb = 6becfd46b8c3030ec97d27cec4d100be, ins =  62(vslb      )
#         800
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b71b1708_f3376b15_12b27258_a11b20f0
#                  vrb = 6becfd46_b8c3030e_c97d27ce_c4d100be
# software result: vrt = b8b0e000_f3b85840_24400000_10362000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32093 ns Started: 32073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2775469444004733dcce30d8a5d31f58, vrb = 362aed904d29390b81e7a226e869915c, ins =  62(vslb      )
#         801
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 27754694_44004733_dcce30d8_a5d31f58
#                  vrb = 362aed90_4d29390b_81e7a226_e869915c
# software result: vrt = c0d4c094_80008e98_b800c000_a5a63e80
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32133 ns Started: 32113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6a319ccb5502921f6532a99cab092964, vrb = 53f83d286129435a77b2d7b8899e80af, ins =  15(vsububm   )
#         802
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6a319ccb_5502921f_6532a99c_ab092964
#                  vrb = 53f83d28_6129435a_77b2d7b8_899e80af
# software result: vrt = 17395fa3_f4d94fc5_ee80d2e4_226ba9b5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32173 ns Started: 32153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0b65f5d378fb06dc606e14d42fdeb69c, vrb = 823458251f9b9a625a0b2553b1427bc2, ins =  22(vavgsh    )
#         803
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0b65f5d3_78fb06dc_606e14d4_2fdeb69c
#                  vrb = 82345825_1f9b9a62_5a0b2553_b1427bc2
# software result: vrt = c6cd26fc_4c4bd09f_5d3d1d14_f090192f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32213 ns Started: 32193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b1e6654873403d5ba860e161a0a4e8ee, vrb = 66c5dc95905e148e3629291a11f58be9, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32253 ns Started: 32233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ecdcb00cf73be928c70f6389bb37f9ac, vrb = 6776835d59af95917801e36462112863, ins =  15(vsububm   )
#         805
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ecdcb00c_f73be928_c70f6389_bb37f9ac
#                  vrb = 6776835d_59af9591_7801e364_62112863
# software result: vrt = 85662daf_9e8c5497_4f0e8025_5926d149
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32293 ns Started: 32273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4f83acf5b73766a2e6719e833347f2d9, vrb = eb6195d708f375ab0a47c8ecd02d66a1, ins =  15(vsububm   )
#         806
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 4f83acf5_b73766a2_e6719e83_3347f2d9
#                  vrb = eb6195d7_08f375ab_0a47c8ec_d02d66a1
# software result: vrt = 6422171e_af44f1f7_dc2ad697_631a8c38
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32333 ns Started: 32313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 00af99c05b24bd6870f1d944c3b4cf32, vrb = d089e431e9c9b6dca2f71b01d1a53889, ins =  62(vslb      )
#         807
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 00af99c0_5b24bd68_70f1d944_c3b4cf32
#                  vrb = d089e431_e9c9b6dc_a2f71b01_d1a53889
# software result: vrt = 005e9080_b6484080_c080c888_8680cf64
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32373 ns Started: 32353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 17059d91490f0e6a5e6167bcd8099317, vrb = ad843d1b567dac7323db3d1573406398, ins =   4(vaddsws   )
#         808
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 17059d91_490f0e6a_5e6167bc_d8099317
#                  vrb = ad843d1b_567dac73_23db3d15_73406398
# software result: vrt = c489daac_7fffffff_7fffffff_4b49f6af
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32413 ns Started: 32393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fdfbf773fbbb8a01c20a550e29bb5634, vrb = fe260acb24029a453b6f87d7f6f71847, ins =  62(vslb      )
#         809
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = fdfbf773_fbbb8a01_c20a550e_29bb5634
#                  vrb = fe260acb_24029a45_3b6f87d7_f6f71847
# software result: vrt = 40c0dc98_b0ec2820_10008000_40805600
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32453 ns Started: 32433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 04bd35bf6c5e4b7021c624185978f9cd, vrb = d54ff0f1394a64290bb13d197e81c87d, ins =  15(vsububm   )
#         810
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 04bd35bf_6c5e4b70_21c62418_5978f9cd
#                  vrb = d54ff0f1_394a6429_0bb13d19_7e81c87d
# software result: vrt = 2f6e45ce_3314e747_1615e7ff_dbf73150
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32493 ns Started: 32473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b61d2470f2517d8365db1c5fda518098, vrb = a26739aa44d7e249245eef99f53ba246, ins =   4(vaddsws   )
#         811
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b61d2470_f2517d83_65db1c5f_da518098
#                  vrb = a26739aa_44d7e249_245eef99_f53ba246
# software result: vrt = 80000000_37295fcc_7fffffff_cf8d22de
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32533 ns Started: 32513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 00228637b0b7c0b10029c461e76b383c, vrb = 5875bb91e2d63235cb0ff69f33b0ef0d, ins =  62(vslb      )
#         812
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 00228637_b0b7c0b1_0029c461_e76b383c
#                  vrb = 5875bb91_e2d63235_cb0ff69f_33b0ef0d
# software result: vrt = 0040306e_c0c00020_00800080_386b0080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32573 ns Started: 32553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c616416975914ebb5f2d5d6c73933aa8, vrb = a3b821d30189a0e53434f27c17af722d, ins =  62(vslb      )
#         813
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c6164169_75914ebb_5f2d5d6c_73933aa8
#                  vrb = a3b821d3_0189a0e5_3434f27c_17af722d
# software result: vrt = 30168248_ea224e60_f0d074c0_8080e800
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32613 ns Started: 32593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4c5da1892d1c0e32e5a28c91423cc376, vrb = b1b16d508061f1f00345cb7b99371cdf, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32653 ns Started: 32633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 91c37fe1e7297d5ff8b4cd491d0cbbe2, vrb = 5c8f294c5faab9f4e8037dd309dea807, ins =   4(vaddsws   )
#         815
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 91c37fe1_e7297d5f_f8b4cd49_1d0cbbe2
#                  vrb = 5c8f294c_5faab9f4_e8037dd3_09dea807
# software result: vrt = ee52a92d_46d43753_e0b84b1c_26eb63e9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32693 ns Started: 32673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 36c0d13ccaa83ffd22b5420551147468, vrb = f60bd40d9911b2cd035bce2e670d6de5, ins =   4(vaddsws   )
#         816
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 36c0d13c_caa83ffd_22b54205_51147468
#                  vrb = f60bd40d_9911b2cd_035bce2e_670d6de5
# software result: vrt = 2ccca549_80000000_26111033_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32733 ns Started: 32713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 61cf1f475607c9cd44dd4d9558adf236, vrb = 445b4773fb3df05762e1e919ffd12f09, ins =  15(vsububm   )
#         817
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 61cf1f47_5607c9cd_44dd4d95_58adf236
#                  vrb = 445b4773_fb3df057_62e1e919_ffd12f09
# software result: vrt = 1d74d8d4_5bcad976_e2fc647c_59dcc32d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32773 ns Started: 32753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e8efe16cbc3948ac4ba9d115e3e9605b, vrb = 5ef8a5425340d40d8adba5496f813659, ins =   4(vaddsws   )
#         818
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e8efe16c_bc3948ac_4ba9d115_e3e9605b
#                  vrb = 5ef8a542_5340d40d_8adba549_6f813659
# software result: vrt = 47e886ae_0f7a1cb9_d685765e_536a96b4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32813 ns Started: 32793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 11e0e1e304e09501e2d65411a9200cc0, vrb = 4c623dad0d9dcb90bb0d65b7749a7981, ins =  62(vslb      )
#         819
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 11e0e1e3_04e09501_e2d65411_a9200cc0
#                  vrb = 4c623dad_0d9dcb90_bb0d65b7_749a7981
# software result: vrt = 10802060_8000a801_10c08080_90801880
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32853 ns Started: 32833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1d212ad12f036ee3c40ffd868d188cb6, vrb = e479e0798ea5988e5e1aef038d6ca6fd, ins =  22(vavgsh    )
#         820
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 1d212ad1_2f036ee3_c40ffd86_8d188cb6
#                  vrb = e479e079_8ea5988e_5e1aef03_8d6ca6fd
# software result: vrt = 00cd05a5_ded403b9_1115f645_8d4299da
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32893 ns Started: 32873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 38e3481c6aa1959f1cce4adcc135e8a7, vrb = a37acde5c7dcb974211b20d6fe43c08f, ins =  62(vslb      )
#         821
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 38e3481c_6aa1959f_1cce4adc_c135e8a7
#                  vrb = a37acde5_c7dcb974_211b20d6_fe43c08f
# software result: vrt = c08c0080_00102af0_38704a00_40a8e880
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32933 ns Started: 32913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c39d02a555aa7e06be22bab42aa1fe51, vrb = 5a1d814817e3d35a42760c7d46facb60, ins =   4(vaddsws   )
#         822
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c39d02a5_55aa7e06_be22bab4_2aa1fe51
#                  vrb = 5a1d8148_17e3d35a_42760c7d_46facb60
# software result: vrt = 1dba83ed_6d8e5160_0098c731_719cc9b1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 32973 ns Started: 32953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cabee0c083b85056845a687c1cfbd47c, vrb = a3bf9eaf2e69662a17570a5d1068525c, ins =  22(vavgsh    )
#         823
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = cabee0c0_83b85056_845a687c_1cfbd47c
#                  vrb = a3bf9eaf_2e69662a_17570a5d_1068525c
# software result: vrt = b73fbfb8_d9115b40_cdd9396d_16b2136c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33013 ns Started: 32993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b2c293b4ab4d54ad312c379fa36bce18, vrb = 06b6270cc98bfd44be2b8909f460178d, ins =  15(vsububm   )
#         824
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = b2c293b4_ab4d54ad_312c379f_a36bce18
#                  vrb = 06b6270c_c98bfd44_be2b8909_f460178d
# software result: vrt = ac0c6ca8_e2c25769_7301ae96_af0bb78b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33053 ns Started: 33033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 39138b942960d8dee05f7ee4e302a3d9, vrb = 0130deb8aab1ef96c3145b388ee666dd, ins =  15(vsububm   )
#         825
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 39138b94_2960d8de_e05f7ee4_e302a3d9
#                  vrb = 0130deb8_aab1ef96_c3145b38_8ee666dd
# software result: vrt = 38e3addc_7fafe948_1d4b23ac_551c3dfc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33093 ns Started: 33073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9acd753d8ded931fdb65d64ba36f04cc, vrb = c4b4229571b47ce81dcbf8b38a7f398a, ins =  15(vsububm   )
#         826
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9acd753d_8ded931f_db65d64b_a36f04cc
#                  vrb = c4b42295_71b47ce8_1dcbf8b3_8a7f398a
# software result: vrt = d61953a8_1c391737_be9ade98_19f0cb42
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33133 ns Started: 33113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 12819b9dcc37eae7e13a64358e643403, vrb = eb72a85109aa537b6c49abf40e5b2c54, ins =   4(vaddsws   )
#         827
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 12819b9d_cc37eae7_e13a6435_8e643403
#                  vrb = eb72a851_09aa537b_6c49abf4_0e5b2c54
# software result: vrt = fdf443ee_d5e23e62_4d841029_9cbf6057
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33173 ns Started: 33153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d8eab36ac8c853a222b1d2baf40b2b6d, vrb = 99f31afd3951882854f39893b0838dcd, ins =  62(vslb      )
#         828
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d8eab36a_c8c853a2_22b1d2ba_f40b2b6d
#                  vrb = 99f31afd_39518828_54f39893_b0838dcd
# software result: vrt = b050cc40_909053a2_2088d2d0_f45860a0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33213 ns Started: 33193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8e34dc2dede08601ec5751015da1f15, vrb = b39aa76a40729a3c46f1165b87661040, ins =  22(vavgsh    )
#         829
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f8e34dc2_dede0860_1ec57510_15da1f15
#                  vrb = b39aa76a_40729a3c_46f1165b_87661040
# software result: vrt = d63ffa96_0fa8d14e_32db45b6_cea017ab
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33253 ns Started: 33233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0525fed5bc42aa75d8f5b751dffc8d27, vrb = 2561c11f9f635ca8c87ed8c2ec8b316b, ins =   4(vaddsws   )
#         830
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 0525fed5_bc42aa75_d8f5b751_dffc8d27
#                  vrb = 2561c11f_9f635ca8_c87ed8c2_ec8b316b
# software result: vrt = 2a87bff4_80000000_a1749013_cc87be92
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33293 ns Started: 33273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1baa3ca9e96d7910e95a2895fb55c49e, vrb = 347952aa9a7e08501b90dccfd8451b1b, ins =  62(vslb      )
#         831
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1baa3ca9_e96d7910_e95a2895_fb55c49e
#                  vrb = 347952aa_9a7e0850_1b90dccf_d8451b1b
# software result: vrt = b054f0a4_a4407910_485a8080_fba020f0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33333 ns Started: 33313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b61430da63b235ed55e7e3cf226e9efa, vrb = 86a6fc1823de3d790546d035c15cc6bc, ins =  22(vavgsh    )
#         832
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b61430da_63b235ed_55e7e3cf_226e9efa
#                  vrb = 86a6fc18_23de3d79_0546d035_c15cc6bc
# software result: vrt = 9e5d1679_43c839b3_2d97da02_f1e5b2db
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33373 ns Started: 33353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fb094f2b923507f908a77ae6a6bbb469, vrb = 72d76bd231522f5836644ce5978be9f4, ins =   4(vaddsws   )
#         833
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = fb094f2b_923507f9_08a77ae6_a6bbb469
#                  vrb = 72d76bd2_31522f58_36644ce5_978be9f4
# software result: vrt = 6de0bafd_c3873751_3f0bc7cb_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33413 ns Started: 33393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8fdf832df37bec01a5b2850575ac5fca, vrb = 9f85848aac469d4d54c997495d8d23c2, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33453 ns Started: 33433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dce93167525b30c30079908657800576, vrb = f9e72e067b7fdfe9225a7035d71031ef, ins =  15(vsububm   )
#         835
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = dce93167_525b30c3_00799086_57800576
#                  vrb = f9e72e06_7b7fdfe9_225a7035_d71031ef
# software result: vrt = e3020361_d7dc51da_de1f2051_8070d487
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33493 ns Started: 33473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c77ca52f31b977bca961965e73c59508, vrb = 30ec7643a06d6bc7d89b8cd1f8d87ba7, ins =  62(vslb      )
#         836
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = c77ca52f_31b977bc_a961965e_73c59508
#                  vrb = 30ec7643_a06d6bc7_d89b8cd1_f8d87ba7
# software result: vrt = c7c04078_3120b800_a90860bc_73c5a800
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33533 ns Started: 33513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2a6c17ac54677c3c52605cd6b5653143, vrb = e2563792aad5c0354a728a1bffcaee2b, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33573 ns Started: 33553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b9e365a8d536990c696347212feb903c, vrb = 1326239265ec75855f38d464c694b322, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33613 ns Started: 33593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a0590effb47cf243942ba30383485f74, vrb = 14abd8a3b026923e8d285ab5dffad53d, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33653 ns Started: 33633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 13b9e33df190cc986545393fa8616705, vrb = e1d9abe415ed9e210789b937abba3ab7, ins =  15(vsububm   )
#         840
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 13b9e33d_f190cc98_6545393f_a8616705
#                  vrb = e1d9abe4_15ed9e21_0789b937_abba3ab7
# software result: vrt = 32e03859_dca32e77_5ebc8008_fda72d4e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33693 ns Started: 33673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d6dc9bbfde1f299d05ede7e71758fafd, vrb = b69226fa9fe1b69704513c7f19382a22, ins =  15(vsububm   )
#         841
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d6dc9bbf_de1f299d_05ede7e7_1758fafd
#                  vrb = b69226fa_9fe1b697_04513c7f_19382a22
# software result: vrt = 204a75c5_3f3e7306_019cab68_fe20d0db
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33733 ns Started: 33713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d8abfa9cc849e28e30564d5bf0d150c4, vrb = 3b848125fb90bddd2c11b90d3f74c222, ins =  62(vslb      )
#         842
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = d8abfa9c_c849e28e_30564d5b_f0d150c4
#                  vrb = 3b848125_fb90bddd_2c11b90d_3f74c222
# software result: vrt = c0b0f480_404940c0_00ac9a60_00104010
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33773 ns Started: 33753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5c838242afcf07ed127ed503dc2bb12b, vrb = d391aab8697f0ed8430a923a89383f7c, ins =  62(vslb      )
#         843
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 5c838242_afcf07ed_127ed503_dc2bb12b
#                  vrb = d391aab8_697f0ed8_430a923a_89383f7c
# software result: vrt = e0060842_5e80c0ed_90f8540c_b82b80b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33813 ns Started: 33793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9b2270995c90e3d3538b2565648de43d, vrb = 43a9a09bcadc81b264a2d49583cca345, ins =   4(vaddsws   )
#         844
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9b227099_5c90e3d3_538b2565_648de43d
#                  vrb = 43a9a09b_cadc81b2_64a2d495_83cca345
# software result: vrt = decc1134_276d6585_7fffffff_e85a8782
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33853 ns Started: 33833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 21c2907699fa8319ae94a163280ddea1, vrb = 0ec54244615cdedbbbd942b7eeff833f, ins =  15(vsububm   )
#         845
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 21c29076_99fa8319_ae94a163_280ddea1
#                  vrb = 0ec54244_615cdedb_bbd942b7_eeff833f
# software result: vrt = 13fd4e32_389ea53e_f3bb5fac_3a0e5b62
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33893 ns Started: 33873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f47a6a65705b9cfa86f19577b620c5fb, vrb = 32a818c08fbca941d013b8edea131b82, ins =  22(vavgsh    )
#         846
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f47a6a65_705b9cfa_86f19577_b620c5fb
#                  vrb = 32a818c0_8fbca941_d013b8ed_ea131b82
# software result: vrt = 13914193_000ca31e_ab82a732_d01af0bf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33933 ns Started: 33913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = efa1ab0b23e5d9cd711345d6d62ac905, vrb = cf3eb7460bb1abfbf9d5d7bb5df5345c, ins =  22(vavgsh    )
#         847
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = efa1ab0b_23e5d9cd_711345d6_d62ac905
#                  vrb = cf3eb746_0bb1abfb_f9d5d7bb_5df5345c
# software result: vrt = df70b129_17cbc2e4_35740ec9_1a10feb1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 33973 ns Started: 33953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4121189f0f402c5010f070992d2de44a, vrb = 57a43c04ca7f896697beb7b5554ab956, ins =   4(vaddsws   )
#         848
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4121189f_0f402c50_10f07099_2d2de44a
#                  vrb = 57a43c04_ca7f8966_97beb7b5_554ab956
# software result: vrt = 7fffffff_d9bfb5b6_a8af284e_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34013 ns Started: 33993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c890bfef859671d9d4a59feafb11044c, vrb = 6867b0e7edccc9da005b2c595e457098, ins =   4(vaddsws   )
#         849
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c890bfef_859671d9_d4a59fea_fb11044c
#                  vrb = 6867b0e7_edccc9da_005b2c59_5e457098
# software result: vrt = 30f870d6_80000000_d500cc43_595674e4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34053 ns Started: 34033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 86ff16d45a1c76d93e08febb0c42a86f, vrb = 91c81e718c4ccf2bcecd219ca29b2b89, ins =  15(vsububm   )
#         850
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 86ff16d4_5a1c76d9_3e08febb_0c42a86f
#                  vrb = 91c81e71_8c4ccf2b_cecd219c_a29b2b89
# software result: vrt = f537f863_ced0a7ae_703bdd1f_6aa77de6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34093 ns Started: 34073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b52e839b3c630ae700d5032823897a1b, vrb = 148fb671f32780193de38820e6cf0106, ins =   4(vaddsws   )
#         851
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b52e839b_3c630ae7_00d50328_23897a1b
#                  vrb = 148fb671_f3278019_3de38820_e6cf0106
# software result: vrt = c9be3a0c_2f8a8b00_3eb88b48_0a587b21
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34133 ns Started: 34113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a564bdcd9c039abf5add8863df072593, vrb = 1773d76f01a01d2709bd227c0985e13c, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34173 ns Started: 34153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4cb947b193aff25c5559076d5a071075, vrb = 6a97bf9e6172bf5db2159657514f2072, ins =  62(vslb      )
#         853
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4cb947b1_93aff25c_5559076d_5a071075
#                  vrb = 6a97bf9e_6172bf5d_b2159657_514f2072
# software result: vrt = 30808040_26bc0080_5420c080_b48010d4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34213 ns Started: 34193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d9b11be9c54f1a61d409bda5822470ea, vrb = 59e44a40a581eebc44fa4d2bf3dee1cb, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34253 ns Started: 34233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = be3f6b55eec4c5b49e413dfd73250ecf, vrb = 34784dca336f7eaca4608b7e3539089e, ins =  15(vsububm   )
#         855
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = be3f6b55_eec4c5b4_9e413dfd_73250ecf
#                  vrb = 34784dca_336f7eac_a4608b7e_3539089e
# software result: vrt = 8ac71e8b_bb554708_fae1b27f_3eec0631
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34293 ns Started: 34273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1e82e74145a1d352a41f2b82a2272476, vrb = eccbea5db5a073a6a0e03a9548cc0de6, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34333 ns Started: 34313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3d3a2a7c255e62f64fd0e2ad83ed10d9, vrb = 491278ae61f413f53447ff9e95684a63, ins =  62(vslb      )
#         857
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 3d3a2a7c_255e62f6_4fd0e2ad_83ed10d9
#                  vrb = 491278ae_61f413f5_3447ff9e_95684a63
# software result: vrt = 7ae82a00_4ae010c0_f0000040_60ed40c8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34373 ns Started: 34353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fb87d194fdf5959ae9804a19e7427c4c, vrb = d48e37cd095a2e9bf1a0538abd51ae50, ins =  22(vavgsh    )
#         858
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = fb87d194_fdf5959a_e9804a19_e7427c4c
#                  vrb = d48e37cd_095a2e9b_f1a0538a_bd51ae50
# software result: vrt = e80b04b1_03a8e21b_ed904ed2_d24a154e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34413 ns Started: 34393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 521adddd6d9f1bca578918904faaca68, vrb = 32d746d948519dfd9d7a7a363177e48b, ins =  22(vavgsh    )
#         859
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 521adddd_6d9f1bca_57891890_4faaca68
#                  vrb = 32d746d9_48519dfd_9d7a7a36_3177e48b
# software result: vrt = 4279125b_5af8dce4_fa824963_4091d77a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34453 ns Started: 34433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3dc5bc7ef1d4af75404c51b2454b3bd0, vrb = 1fe34115e9d42c06c80f12c65c9a4453, ins =  15(vsububm   )
#         860
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3dc5bc7e_f1d4af75_404c51b2_454b3bd0
#                  vrb = 1fe34115_e9d42c06_c80f12c6_5c9a4453
# software result: vrt = 1ee27b69_0800836f_783d3fec_e9b1f77d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34493 ns Started: 34473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b0f5b59e0dd4e15917472d1bdc978ec8, vrb = 906f280fae285a75b86d5303b24b0d61, ins =  22(vavgsh    )
#         861
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = b0f5b59e_0dd4e159_17472d1b_dc978ec8
#                  vrb = 906f280f_ae285a75_b86d5303_b24b0d61
# software result: vrt = a0b2eed7_ddfe1de7_e7da400f_c771ce15
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34533 ns Started: 34513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f7523e33637fa7adfd6e567969c6ec5a, vrb = c57ef7f5030f8a6f75567aad47b8e687, ins =   4(vaddsws   )
#         862
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = f7523e33_637fa7ad_fd6e5679_69c6ec5a
#                  vrb = c57ef7f5_030f8a6f_75567aad_47b8e687
# software result: vrt = bcd13628_668f321c_72c4d126_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34573 ns Started: 34553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6dc42ddb5cf6740d560d333a15e70a28, vrb = 6a0cbee38ba1d7091bd3382b31012ab0, ins =   4(vaddsws   )
#         863
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 6dc42ddb_5cf6740d_560d333a_15e70a28
#                  vrb = 6a0cbee3_8ba1d709_1bd3382b_31012ab0
# software result: vrt = 7fffffff_e8984b16_71e06b65_46e834d8
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34613 ns Started: 34593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0d665a8db6b10d8ab2eba694a59c56d2, vrb = 993d754a3bddcdb070ec64129abd974e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34653 ns Started: 34633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bef11a1070bcd2401a87d4d3aeaaaf21, vrb = b7463b346d024cc9a1ff3f0af37417ae, ins =  22(vavgsh    )
#         865
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = bef11a10_70bcd240_1a87d4d3_aeaaaf21
#                  vrb = b7463b34_6d024cc9_a1ff3f0a_f37417ae
# software result: vrt = bb1c2aa2_6edf0f85_de4309ef_d10fe368
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34693 ns Started: 34673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1332164ff1ed79f25049bb50c5f608de, vrb = d9f27149b0288e9df494fe2bc36d3fd6, ins =  62(vslb      )
#         866
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 1332164f_f1ed79f2_5049bb50_c5f608de
#                  vrb = d9f27149_b0288e9d_f494fe2b_c36d3fd6
# software result: vrt = 26c82c9e_f1ed4040_0090c080_28c00080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34733 ns Started: 34713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f635f5d8365db76784458e1ca1c1f5a3, vrb = ec92a491d6a2ae535e2b64dce8cc354d, ins =  62(vslb      )
#         867
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f635f5d8_365db767_84458e1c_a1c1f5a3
#                  vrb = ec92a491_d6a2ae53_5e2b64dc_e8cc354d
# software result: vrt = 60d450b0_8074c038_0028e0c0_a110a060
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34773 ns Started: 34753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca2f31d7f95e1fd86d0c24251370dbcb, vrb = 43ce2db16005e4e433567c529c13e4f8, ins =  62(vslb      )
#         868
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = ca2f31d7_f95e1fd8_6d0c2425_1370dbcb
#                  vrb = 43ce2db1_6005e4e4_33567c52_9c13e4f8
# software result: vrt = 50c020ae_f9c0f080_68004094_3080b0cb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34813 ns Started: 34793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ba9f1a1358741cc92ef9d0df5e36b496, vrb = ea97dba23596fd49fd1ec7783e13c587, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34853 ns Started: 34833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0b164592bfb034c8a39d0a73d237862d, vrb = ae369ebcf5f50967b252b1c52edb137d, ins =  15(vsububm   )
#         870
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 0b164592_bfb034c8_a39d0a73_d237862d
#                  vrb = ae369ebc_f5f50967_b252b1c5_2edb137d
# software result: vrt = 5de0a7d6_cabb2b61_f14b59ae_a45c73b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34893 ns Started: 34873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ae3189abe25c79467a0c609505014a0a, vrb = 8732b6ac5f69fdb8997c98e030e5873c, ins =  22(vavgsh    )
#         871
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ae3189ab_e25c7946_7a0c6095_05014a0a
#                  vrb = 8732b6ac_5f69fdb8_997c98e0_30e5873c
# software result: vrt = 9ab2a02c_20e33b7f_09c4fcbb_1af3e8a3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34933 ns Started: 34913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a3f4d553f367d471fca7fbd6fe925d38, vrb = 5d32f57d5594f0af3b682318e3526f8b, ins =  22(vavgsh    )
#         872
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a3f4d553_f367d471_fca7fbd6_fe925d38
#                  vrb = 5d32f57d_5594f0af_3b682318_e3526f8b
# software result: vrt = 0093e568_247ee290_1c080f77_f0f26662
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 34973 ns Started: 34953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 72ce97a5cb73a4c399ba5fd0ae5c9106, vrb = d4010fe3aec99330748d31fc73172011, ins =   4(vaddsws   )
#         873
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 72ce97a5_cb73a4c3_99ba5fd0_ae5c9106
#                  vrb = d4010fe3_aec99330_748d31fc_73172011
# software result: vrt = 46cfa788_80000000_0e4791cc_2173b117
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35013 ns Started: 34993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8b3d872486f8a6bec5f60ef4fbf4f977, vrb = 621aa7c3134f11b0d888016a11162659, ins =  15(vsububm   )
#         874
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8b3d8724_86f8a6be_c5f60ef4_fbf4f977
#                  vrb = 621aa7c3_134f11b0_d888016a_11162659
# software result: vrt = 2923e061_73a9950e_ed6e0d8a_eaded31e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35053 ns Started: 35033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 46674ac3836038560ed885dedbe2b3bb, vrb = 4a7a6bbde0395ff4f4a2f22fe80d2fa4, ins =  22(vavgsh    )
#         875
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 46674ac3_83603856_0ed885de_dbe2b3bb
#                  vrb = 4a7a6bbd_e0395ff4_f4a2f22f_e80d2fa4
# software result: vrt = 48715b40_b1cd4c25_01bdbc07_e1f8f1b0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35093 ns Started: 35073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2a4f7c1065fc45ec5e19ad60b5fd642d, vrb = d22612a65357d857145d646a0ce5bbbf, ins =   4(vaddsws   )
#         876
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 2a4f7c10_65fc45ec_5e19ad60_b5fd642d
#                  vrb = d22612a6_5357d857_145d646a_0ce5bbbf
# software result: vrt = fc758eb6_7fffffff_727711ca_c2e31fec
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35133 ns Started: 35113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4c2a188891d346322fa14e85ec869b28, vrb = 5b42c0b68fc75df86afb13ef18734d5e, ins =  62(vslb      )
#         877
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4c2a1888_91d34632_2fa14e85_ec869b28
#                  vrb = 5b42c0b6_8fc75df8_6afb13ef_18734d5e
# software result: vrt = 60a81800_8080c032_bc087080_ec306000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35173 ns Started: 35153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a23e8d6db3f6d34c62059cbd62624184, vrb = f1a3d640db525f3e3bf9400058e53cca, ins =   4(vaddsws   )
#         878
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a23e8d6d_b3f6d34c_62059cbd_62624184
#                  vrb = f1a3d640_db525f3e_3bf94000_58e53cca
# software result: vrt = 93e263ad_8f49328a_7fffffff_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35213 ns Started: 35193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6b1c2bdeb46d17f6102053a71619c9ae, vrb = ec77d6171658d276d86dea18a030028d, ins =  22(vavgsh    )
#         879
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 6b1c2bde_b46d17f6_102053a7_1619c9ae
#                  vrb = ec77d617_1658d276_d86dea18_a030028d
# software result: vrt = 2bca00fb_e563f536_f4471ee0_db25e61e
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35253 ns Started: 35233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = df27e1f7011e7e38ab7ba8e22da6bb85, vrb = d309a2e1e08f702e4c72ccaa51573b8e, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35293 ns Started: 35273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 33a216fa3563a144b7f2e6e6788c2601, vrb = 5d4d00b07e9835c4cf5f4b70c0e07d20, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35333 ns Started: 35313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0eb536dd8b662e60b63dfb969ef379b2, vrb = 5b80ecca291eebede701c40adf465c0a, ins =  22(vavgsh    )
#         882
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 0eb536dd_8b662e60_b63dfb96_9ef379b2
#                  vrb = 5b80ecca_291eebed_e701c40a_df465c0a
# software result: vrt = 351b11d4_da420d27_ce9fdfd0_bf1d6ade
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35373 ns Started: 35353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f3555cc938df76cc4cb54c61a30e724e, vrb = 880a0aafc6442f6247e48cb7eff595be, ins =  15(vsububm   )
#         883
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = f3555cc9_38df76cc_4cb54c61_a30e724e
#                  vrb = 880a0aaf_c6442f62_47e48cb7_eff595be
# software result: vrt = 6b4b521a_729b476a_05d1c0aa_b419dd90
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35413 ns Started: 35393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = de6ddf6b10aea0498b0e90dc6a42aa6f, vrb = e7c3494c13d20963dc254d3aca59e6bd, ins =  15(vsububm   )
#         884
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = de6ddf6b_10aea049_8b0e90dc_6a42aa6f
#                  vrb = e7c3494c_13d20963_dc254d3a_ca59e6bd
# software result: vrt = f7aa961f_fddc97e6_afe943a2_a0e9c4b2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35453 ns Started: 35433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b5d0c60ebd258a74e509c3bb30ee0aca, vrb = ca27b4cab23ce7aa5c2bed1d3a6bac1d, ins =  62(vslb      )
#         885
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b5d0c60e_bd258a74_e509c3bb_30ee0aca
#                  vrb = ca27b4ca_b23ce7aa_5c2bed1d_3a6bac1d
# software result: vrt = d4006038_f45000d0_50486060_c070a040
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35493 ns Started: 35473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fd679a6b93496830a9a7e12ac834feed, vrb = 00d76ce549d54f53ed3cf1728c628a82, ins =  15(vsububm   )
#         886
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = fd679a6b_93496830_a9a7e12a_c834feed
#                  vrb = 00d76ce5_49d54f53_ed3cf172_8c628a82
# software result: vrt = fd902e86_4a7419dd_bc6bf0b8_3cd2746b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35533 ns Started: 35513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6f629bc4b7a838bcbd55e2c6e45d7849, vrb = 497353a9e850483db095ab32a04ed041, ins =  15(vsububm   )
#         887
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6f629bc4_b7a838bc_bd55e2c6_e45d7849
#                  vrb = 497353a9_e850483d_b095ab32_a04ed041
# software result: vrt = 26ef481b_cf58f07f_0dc03794_440fa808
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35573 ns Started: 35553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 456cd43b4df76998f9985566cf737069, vrb = cc3da7b6074435ad9269c3632112d74b, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35613 ns Started: 35593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3c78cf30f779cc61ee2963cd29b78d3f, vrb = b767b62de91cd51f66cc073ef2539b02, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35653 ns Started: 35633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9cba64570fd7efa618676dd4ad5c0b86, vrb = d5b81497b8c9813ba3f1141ab4b1baec, ins =  62(vslb      )
#         890
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9cba6457_0fd7efa6_18676dd4_ad5c0b86
#                  vrb = d5b81497_b8c9813b_a3f1141a_b4b1baec
# software result: vrt = 80ba4080_0faede30_c0ced050_d0b82c60
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35693 ns Started: 35673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 516c218909602b0e0cbd2c3cf48fc949, vrb = 0612ce752adb4649cfa6ec93b4c7529f, ins =  62(vslb      )
#         891
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 516c2189_09602b0e_0cbd2c3c_f48fc949
#                  vrb = 0612ce75_2adb4649_cfa6ec93_b4c7529f
# software result: vrt = 40b04020_2400c01c_0040c0e0_40802480
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35733 ns Started: 35713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7e3c418fbb48b7c4054630ca943b3b73, vrb = 44888e10210bf24a85319d606057ccf1, ins =  15(vsububm   )
#         892
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7e3c418f_bb48b7c4_054630ca_943b3b73
#                  vrb = 44888e10_210bf24a_85319d60_6057ccf1
# software result: vrt = 3ab4b37f_9a3dc57a_8015936a_34e46f82
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35773 ns Started: 35753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 74cbab7eb2bbcb4bb947ac85d5557e81, vrb = 31e2df49991743bb9f32c1bd883d5430, ins =   4(vaddsws   )
#         893
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 74cbab7e_b2bbcb4b_b947ac85_d5557e81
#                  vrb = 31e2df49_991743bb_9f32c1bd_883d5430
# software result: vrt = 7fffffff_80000000_80000000_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35813 ns Started: 35793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 873112978b08315e8ab234c9575eba07, vrb = 907f14224bb04644a0ca4a3bc1cb5110, ins =   4(vaddsws   )
#         894
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 87311297_8b08315e_8ab234c9_575eba07
#                  vrb = 907f1422_4bb04644_a0ca4a3b_c1cb5110
# software result: vrt = 80000000_d6b877a2_80000000_192a0b17
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35853 ns Started: 35833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d31a9f56b0d8fa80723c96f08480729a, vrb = 516dc611a966df9df47171e7fb391b66, ins =   4(vaddsws   )
#         895
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d31a9f56_b0d8fa80_723c96f0_8480729a
#                  vrb = 516dc611_a966df9d_f47171e7_fb391b66
# software result: vrt = 24886567_80000000_66ae08d7_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35893 ns Started: 35873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9f32082c7d8dd8729d1a6e85512f6bd1, vrb = e0ca0493e141920f834a771181b98f82, ins =  62(vslb      )
#         896
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9f32082c_7d8dd872_9d1a6e85_512f6bd1
#                  vrb = e0ca0493_e141920f_834a7711_81b98f82
# software result: vrt = 9fc88060_fa1a6000_e868000a_a25e8044
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35933 ns Started: 35913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6a657850a5fd6b085a910f573531f522, vrb = 6d1cb95a4dde607988aad07a76fd493a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 35973 ns Started: 35953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = cf55f1604dc8d13415854d43d8cab7ac, vrb = 307d7f15653ad24261bd53f2b30fc0dc, ins =  22(vavgsh    )
#         898
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = cf55f160_4dc8d134_15854d43_d8cab7ac
#                  vrb = 307d7f15_653ad242_61bd53f2_b30fc0dc
# software result: vrt = ffe9383b_5981d1bb_3ba1509b_c5edbc44
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36013 ns Started: 35993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bbd7b5475b7050cb9d6cf82f81578a7c, vrb = bedfd573d679fcb06d716e09cce131f6, ins =   4(vaddsws   )
#         899
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = bbd7b547_5b7050cb_9d6cf82f_81578a7c
#                  vrb = bedfd573_d679fcb0_6d716e09_cce131f6
# software result: vrt = 80000000_31ea4d7b_0ade6638_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36053 ns Started: 36033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 63059e6bf196897fab31a6a91b4000e9, vrb = cb53a76f06b2ebda608ebe040828575a, ins =  62(vslb      )
#         900
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 63059e6b_f196897f_ab31a6a9_1b4000e9
#                  vrb = cb53a76f_06b2ebda_608ebe04_0828575a
# software result: vrt = 18280080_405848fc_ab408090_1b4000a4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36093 ns Started: 36073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4256624a166b5d8bff6132c1ff3ece45, vrb = 7fecd75e7ba26ff662bb2a9b9c2712e3, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36133 ns Started: 36113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a7d168474911a172552c942eef797452, vrb = fc37ae579913ccf7962142ec4dbe5001, ins =  15(vsububm   )
#         902
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a7d16847_4911a172_552c942e_ef797452
#                  vrb = fc37ae57_9913ccf7_962142ec_4dbe5001
# software result: vrt = ab9abaf0_b0fed57b_bf0b5242_a2bb2451
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36173 ns Started: 36153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 37457b28b4b2e06c0d334ab639d5fd11, vrb = 63882fb0814a700fb12a08502cf042ae, ins =  15(vsububm   )
#         903
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 37457b28_b4b2e06c_0d334ab6_39d5fd11
#                  vrb = 63882fb0_814a700f_b12a0850_2cf042ae
# software result: vrt = d4bd4c78_3368705d_5c094266_0de5bb63
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36213 ns Started: 36193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = febee8e842ad0f641cc4fda94b0ad247, vrb = dd721dad3e510bb0bbfd29603e6ddb44, ins =  22(vavgsh    )
#         904
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = febee8e8_42ad0f64_1cc4fda9_4b0ad247
#                  vrb = dd721dad_3e510bb0_bbfd2960_3e6ddb44
# software result: vrt = ee18034b_407f0d8a_ec611385_44bcd6c6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36253 ns Started: 36233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 796edf4f06747e7f775576f13ff938d4, vrb = ce9b2433e479124e1f648c3273704531, ins =  15(vsububm   )
#         905
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 796edf4f_06747e7f_775576f1_3ff938d4
#                  vrb = ce9b2433_e479124e_1f648c32_73704531
# software result: vrt = abd3bb1c_22fb6c31_58f1eabf_cc89f3a3
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36293 ns Started: 36273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 287c1c5c41c8fdb570b176eb22b4e803, vrb = 4b090586b8078abeb52d4ef7d67aa038, ins =  15(vsububm   )
#         906
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 287c1c5c_41c8fdb5_70b176eb_22b4e803
#                  vrb = 4b090586_b8078abe_b52d4ef7_d67aa038
# software result: vrt = dd7317d6_89c173f7_bb8428f4_4c3a48cb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36333 ns Started: 36313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9c6ca9e754d4d69aeec33cad30a071e8, vrb = 8c8d195aa427d66862759a530a762071, ins =  15(vsububm   )
#         907
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9c6ca9e7_54d4d69a_eec33cad_30a071e8
#                  vrb = 8c8d195a_a427d668_62759a53_0a762071
# software result: vrt = 10df908d_b0ad0032_8c4ea25a_262a5177
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36373 ns Started: 36353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d53daf92e864197147a80cd5c61d0fd7, vrb = dd09a219a2cb93c4f20627ce93365449, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36413 ns Started: 36393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 101e832bda2c14b4845dc1ba2d2297dd, vrb = f6b0067ed4d1e5dc0c8264ecd280fd1c, ins =  62(vslb      )
#         909
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 101e832b_da2c14b4_845dc1ba_2d2297dd
#                  vrb = f6b0067e_d4d1e5dc_0c8264ec_d280fd1c
# software result: vrt = 001ec0c0_a0588040_407410a0_b422e0d0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36453 ns Started: 36433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e1526707103e2f3ad1c93484d9cff5e5, vrb = 537b698e7c90ccd21996cedb55a21aac, ins =   4(vaddsws   )
#         910
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = e1526707_103e2f3a_d1c93484_d9cff5e5
#                  vrb = 537b698e_7c90ccd2_1996cedb_55a21aac
# software result: vrt = 34cdd095_7fffffff_eb60035f_2f721091
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36493 ns Started: 36473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f5172c1c87431adb3a5dfc11ca0dad91, vrb = 977fb23512a94cb1e7be09c522448cf4, ins =  22(vavgsh    )
#         911
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f5172c1c_87431adb_3a5dfc11_ca0dad91
#                  vrb = 977fb235_12a94cb1_e7be09c5_22448cf4
# software result: vrt = c64bef29_ccf633c6_110e02eb_f6299d43
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36533 ns Started: 36513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d4c695a67af73b8f0fc61b58d4eb2b8e, vrb = 35aa92725617570e2b852bd0d5c1a055, ins =  22(vavgsh    )
#         912
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d4c695a6_7af73b8f_0fc61b58_d4eb2b8e
#                  vrb = 35aa9272_5617570e_2b852bd0_d5c1a055
# software result: vrt = 0538940c_6887494f_1da62394_d556e5f2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36573 ns Started: 36553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9614dff1c44d8e575b46f42c52d9c1cc, vrb = 37718a25eda0e50002071f8bc8c69cdb, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36613 ns Started: 36593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a38345350467cde498836cd05bdc56cc, vrb = eea1445e7b886842d6fab3053cc3b931, ins =  22(vavgsh    )
#         914
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = a3834535_0467cde4_98836cd0_5bdc56cc
#                  vrb = eea1445e_7b886842_d6fab305_3cc3b931
# software result: vrt = c91244ca_3ff81b13_b7bf0feb_4c5007ff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36653 ns Started: 36633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0d4ba6a4956fbbc5cdb8e917166603db, vrb = ddbe883a3854e29ef928f8b5384dbac1, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36693 ns Started: 36673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 36417ac98402d715e08ad4c40c5c8d57, vrb = 2672b226e219889a3c14b59209cfe9d4, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36733 ns Started: 36713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b0475bd59da4d71efa0a53713b476c9e, vrb = ff705c1aa77eaa08431305f160a77702, ins =   4(vaddsws   )
#         917
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = b0475bd5_9da4d71e_fa0a5371_3b476c9e
#                  vrb = ff705c1a_a77eaa08_431305f1_60a77702
# software result: vrt = afb7b7ef_80000000_3d1d5962_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36773 ns Started: 36753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c88b6ea11ed728aa8a08f289ba56d774, vrb = e149b926941b23f82f9f786c201a6c29, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36813 ns Started: 36793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f4f6ed87cac9a220c21cd824f757d204, vrb = 586413fb6629bb30021c292cf46285a7, ins =  22(vavgsh    )
#         919
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = f4f6ed87_cac9a220_c21cd824_f757d204
#                  vrb = 586413fb_6629bb30_021c292c_f46285a7
# software result: vrt = 26ad00c1_1879aea8_e21c00a8_f5ddabd6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36853 ns Started: 36833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 012cd018f8ebb9500df06da01507b111, vrb = 900920fa26e6eafe1ffb2210208d54ba, ins =   4(vaddsws   )
#         920
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 012cd018_f8ebb950_0df06da0_1507b111
#                  vrb = 900920fa_26e6eafe_1ffb2210_208d54ba
# software result: vrt = 9135f112_1fd2a44e_2deb8fb0_359505cb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36893 ns Started: 36873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d3393136c0c6438b01efb230509acd95, vrb = 440175281783173693406891be3aa7de, ins =  22(vavgsh    )
#         921
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d3393136_c0c6438b_01efb230_509acd95
#                  vrb = 44017528_17831736_93406891_be3aa7de
# software result: vrt = 0b9d532f_ec252d61_ca980d61_076ababa
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36933 ns Started: 36913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fda7be1f815ca34e284903a362dc57bd, vrb = ab965877fd6c65ad538c3823b3e9d521, ins =   4(vaddsws   )
#         922
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = fda7be1f_815ca34e_284903a3_62dc57bd
#                  vrb = ab965877_fd6c65ad_538c3823_b3e9d521
# software result: vrt = a93e1696_80000000_7bd53bc6_16c62cde
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 36973 ns Started: 36953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = aa0521d4a0f62a7cc40ab79b37cb3e62, vrb = b21d29bb11b5899b676e86a289db6dce, ins =  22(vavgsh    )
#         923
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = aa0521d4_a0f62a7c_c40ab79b_37cb3e62
#                  vrb = b21d29bb_11b5899b_676e86a2_89db6dce
# software result: vrt = ae1125c8_d956da0c_15bc9f1f_e0d35618
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37013 ns Started: 36993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d4303ac2528bb85751394a48acc465ae, vrb = b04ee84e60f2974a6ed9920922ec9fd0, ins =  22(vavgsh    )
#         924
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d4303ac2_528bb857_51394a48_acc465ae
#                  vrb = b04ee84e_60f2974a_6ed99209_22ec9fd0
# software result: vrt = c23f1188_59bfa7d1_6009ee29_e7d802bf
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37053 ns Started: 37033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dd96e7a5e333b4103f8b27fefe0fd494, vrb = 0799f2da756fe25fa6175202683fd792, ins =  15(vsububm   )
#         925
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = dd96e7a5_e333b410_3f8b27fe_fe0fd494
#                  vrb = 0799f2da_756fe25f_a6175202_683fd792
# software result: vrt = d6fdf5cb_6ec4d2b1_9974d5fc_96d0fd02
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37093 ns Started: 37073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0887c20aa9731b92df07c3732fb28c74, vrb = 0c98b72781fd9c30d722092a5fd6fe1d, ins =  15(vsububm   )
#         926
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 0887c20a_a9731b92_df07c373_2fb28c74
#                  vrb = 0c98b727_81fd9c30_d722092a_5fd6fe1d
# software result: vrt = fcef0be3_28767f62_08e5ba49_d0dc8e57
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37133 ns Started: 37113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ef4131c963ea4336d3bada5ed97f9116, vrb = 9813c6f13aa1f5ae439799fe116a1e07, ins =  22(vavgsh    )
#         927
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = ef4131c9_63ea4336_d3bada5e_d97f9116
#                  vrb = 9813c6f1_3aa1f5ae_439799fe_116a1e07
# software result: vrt = c3aafc5d_4f461c72_0ba9ba2e_f575d78f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37173 ns Started: 37153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ff186749a46f09982503ac7fc3ab7750, vrb = e60dc7437bb382714d9651239c4ef0d9, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37213 ns Started: 37193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4c32af1da5400a27e8384fedf2dcd1f0, vrb = afd9fc56c5a01d0e6401907c9c9251d5, ins =   4(vaddsws   )
#         929
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 4c32af1d_a5400a27_e8384fed_f2dcd1f0
#                  vrb = afd9fc56_c5a01d0e_6401907c_9c9251d5
# software result: vrt = fc0cab73_80000000_4c39e069_8f6f23c5
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37253 ns Started: 37233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5d8aa136fd530ccad944c313b8f14d75, vrb = d801370bb9ec26165dba364418081c9b, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37293 ns Started: 37273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 80f1c57279c44025f63de8a966fdfda1, vrb = 3f86e3dc271166f8ed8e68a646afd888, ins =  62(vslb      )
#         931
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 80f1c572_79c44025_f63de8a9_66fdfda1
#                  vrb = 3f86e3dc_271166f8_ed8e68a6_46afd888
# software result: vrt = 00402820_80880025_c040e840_8080fda1
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37333 ns Started: 37313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = afafa9d804831c7f67506d93bc51a7a0, vrb = e670eebca7d1914294c54d3e977a43e2, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37373 ns Started: 37353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2fd1a077f1f04c128a06b1ce8e986a1d, vrb = 2ef46e07f8fc4c7e650cf7f22d56465b, ins =   4(vaddsws   )
#         933
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 2fd1a077_f1f04c12_8a06b1ce_8e986a1d
#                  vrb = 2ef46e07_f8fc4c7e_650cf7f2_2d56465b
# software result: vrt = 5ec60e7e_eaec9890_ef13a9c0_bbeeb078
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37413 ns Started: 37393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3bd25e1c45fa8f7bcb3b895c7c853003, vrb = 8d21b96a14274814ac8b7fafb484a8e5, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37453 ns Started: 37433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 260d4e07ba997c762ab627a9a278d3fd, vrb = a69ad6517c1e71140f747bbdc99cfb17, ins =   4(vaddsws   )
#         935
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 260d4e07_ba997c76_2ab627a9_a278d3fd
#                  vrb = a69ad651_7c1e7114_0f747bbd_c99cfb17
# software result: vrt = cca82458_36b7ed8a_3a2aa366_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37493 ns Started: 37473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4136d808171b67e5b73f77663188881b, vrb = 007f4b40c7400d3b147e652ac9bb60d7, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37533 ns Started: 37513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = db6c6cc0c30ba33e4a5a95793a832f85, vrb = 3c0c746d40c4f8592552bcf23cf02806, ins =   4(vaddsws   )
#         937
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = db6c6cc0_c30ba33e_4a5a9579_3a832f85
#                  vrb = 3c0c746d_40c4f859_2552bcf2_3cf02806
# software result: vrt = 1778e12d_03d09b97_6fad526b_7773578b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37573 ns Started: 37553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8034e58aa045b6acdf6b6edb9d7d264c, vrb = 535ba739cba1164871661885be1b24d8, ins =  15(vsububm   )
#         938
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 8034e58a_a045b6ac_df6b6edb_9d7d264c
#                  vrb = 535ba739_cba11648_71661885_be1b24d8
# software result: vrt = 2dd93e51_d5a4a064_6e055656_df620274
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37613 ns Started: 37593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d02c946f8a7be9a582e99802bbbe8033, vrb = 9f3bc2d0d67a523287b867fc65d90eff, ins =  22(vavgsh    )
#         939
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = d02c946f_8a7be9a5_82e99802_bbbe8033
#                  vrb = 9f3bc2d0_d67a5232_87b867fc_65d90eff
# software result: vrt = b7b4aba0_b07b1dec_8551ffff_10ccc799
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37653 ns Started: 37633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c69f51a4449ff1b95d9ada59473ee99c, vrb = 0dcccafa5ed74219b78e6ff147fe128c, ins =  15(vsububm   )
#         940
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c69f51a4_449ff1b9_5d9ada59_473ee99c
#                  vrb = 0dcccafa_5ed74219_b78e6ff1_47fe128c
# software result: vrt = b9d387aa_e6c8afa0_a60c6b68_0040d710
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37693 ns Started: 37673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9677a69e34d35ad84a5833fe7721fe1a, vrb = 6e47798d528383da0b7b4cb32e7242a4, ins =   4(vaddsws   )
#         941
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 9677a69e_34d35ad8_4a5833fe_7721fe1a
#                  vrb = 6e47798d_528383da_0b7b4cb3_2e7242a4
# software result: vrt = 04bf202b_7fffffff_55d380b1_7fffffff
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37733 ns Started: 37713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = bbce0cef11c087a9febba254a92a2472, vrb = 9efac2585ade5a974ec452b0ca9a2ec6, ins =   4(vaddsws   )
#         942
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = bbce0cef_11c087a9_febba254_a92a2472
#                  vrb = 9efac258_5ade5a97_4ec452b0_ca9a2ec6
# software result: vrt = 80000000_6c9ee240_4d7ff504_80000000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37773 ns Started: 37753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 1eea047cf9be6af0a7686d7506358ff8, vrb = 24daad7eeab144b4eb2aa061c014bff2, ins =  15(vsububm   )
#         943
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 1eea047c_f9be6af0_a7686d75_06358ff8
#                  vrb = 24daad7e_eab144b4_eb2aa061_c014bff2
# software result: vrt = fa1057fe_0f0d263c_bc3ecd14_4621d006
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37813 ns Started: 37793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 51d0c56b7674d4955b1439a7589cb1b0, vrb = 2a8ef8c591847374d0baa43738338e14, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37853 ns Started: 37833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = ca75cbbc210e51049eb604e2e122c5ac, vrb = dc5de44c396ef73f529b14c3ae805c23, ins =  15(vsububm   )
#         945
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = ca75cbbc_210e5104_9eb604e2_e122c5ac
#                  vrb = dc5de44c_396ef73f_529b14c3_ae805c23
# software result: vrt = ee18e770_e8a05ac5_4c1bf01f_33a26989
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37893 ns Started: 37873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9d8b6f015c22295517960aacc574579e, vrb = 65951104812de65070b9776c278f56b6, ins =  62(vslb      )
#         946
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9d8b6f01_5c222955_17960aac_c574579e
#                  vrb = 65951104_812de650_70b9776c_278f56b6
# software result: vrt = a060de10_b8404055_172c00c0_8000c080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37933 ns Started: 37913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 42307e7e350fa5ad0f5ff38e54b822fd, vrb = 78e82efec88f38dac7ced65bd97e8e5c, ins =  22(vavgsh    )
#         947
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 42307e7e_350fa5ad_0f5ff38e_54b822fd
#                  vrb = 78e82efe_c88f38da_c7ced65b_d97e8e5c
# software result: vrt = 5d8c56be_fecfef44_eb97e4f5_171bd8ad
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 37973 ns Started: 37953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9dbe1afd046e09db7f65ec3a7a474983, vrb = 8e1fbd353299c936a87597185be6e5ca, ins =  15(vsububm   )
#         948
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 9dbe1afd_046e09db_7f65ec3a_7a474983
#                  vrb = 8e1fbd35_3299c936_a8759718_5be6e5ca
# software result: vrt = 0f9f5dc8_d2d540a5_d7f05522_1f6164b9
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38013 ns Started: 37993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a74e0e7e13136eb6786e86d95bee892f, vrb = 96087dfaa35fde192783e6aa5b116ac3, ins =  62(vslb      )
#         949
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = a74e0e7e_13136eb6_786e86d9_5bee892f
#                  vrb = 96087dfa_a35fde19_2783e6aa_5b116ac3
# software result: vrt = c04ec0f8_9880806c_00708064_d8dc2478
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38053 ns Started: 38033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7acb60022ed3b42d9e8aeb779ffd242c, vrb = 0a95b5747fb146be40e55d7bd134a500, ins =  15(vsububm   )
#         950
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 7acb6002_2ed3b42d_9e8aeb77_9ffd242c
#                  vrb = 0a95b574_7fb146be_40e55d7b_d134a500
# software result: vrt = 7036ab8e_af226e6f_5ea58efc_cec97f2c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38093 ns Started: 38073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b32624672635c80e6199d2311350a84f, vrb = 0a7fc874aa45d90a5687f2d5e8226157, ins =  62(vslb      )
#         951
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b3262467_2635c80e_6199d231_1350a84f
#                  vrb = 0a7fc874_aa45d90a_5687f2d5_e8226157
# software result: vrt = cc002470_98a09038_40804820_13405080
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38133 ns Started: 38113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f8865e09f971f3d786261270c532c854, vrb = 525921b8b0a46785947603235d3a2526, ins =  62(vslb      )
#         952
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = f8865e09_f971f3d7_86261270_c532c854
#                  vrb = 525921b8_b0a46785_94760323_5d3a2526
# software result: vrt = e00cbc09_f91080e0_60809080_a0c80000
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38173 ns Started: 38153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b90b7195f59143e120444d8b7f68085e, vrb = 43132a85332b1582d81a9b3c578fab91, ins =  62(vslb      )
#         953
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = b90b7195_f59143e1_20444d8b_7f68085e
#                  vrb = 43132a85_332b1582_d81a9b3c_578fab91
# software result: vrt = c858c4a0_a8886084_201068b0_800040bc
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38213 ns Started: 38193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 255cee5add15c7f8be292cfbf49d726b, vrb = 175bf8016453b6c1e3c0072514d38b01, ins =  62(vslb      )
#         954
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 255cee5a_dd15c7f8_be292cfb_f49d726b
#                  vrb = 175bf801_6453b6c1_e3c00725_14d38b01
# software result: vrt = 80e0eeb4_d0a8c0f0_f0290060_40e890d6
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38253 ns Started: 38233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 75c46dbee511234ebafa4857674ef974, vrb = d4e76c0ce730e644e2086d3d67d91acc, ins =  22(vavgsh    )
#         955
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 75c46dbe_e511234e_bafa4857_674ef974
#                  vrb = d4e76c0c_e730e644_e2086d3d_67d91acc
# software result: vrt = 25566ce5_e62104c9_ce815aca_67940a20
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38293 ns Started: 38273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 149b2751e0d501baaa1e671953aa3dd4, vrb = 61104a51a491aadcec5f27b8f32b8ff3, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38333 ns Started: 38313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c8bc4f1cfc0261a1448a5f509ec54a0a, vrb = 984e8a080016c2a5f4f54a59879041b5, ins =  22(vavgsh    )
#         957
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = c8bc4f1c_fc0261a1_448a5f50_9ec54a0a
#                  vrb = 984e8a08_0016c2a5_f4f54a59_879041b5
# software result: vrt = b085ec92_fe0c1223_1cc054d5_932b45e0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38373 ns Started: 38353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = b46fedf28dc76e90b2d33740dca47efb, vrb = 2b5491b63459653979b82d7b66ead9b8, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38413 ns Started: 38393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c9b345dc2636eeddee2405f138eecc4a, vrb = 6bc4c6baabaab1cd93ec5ac0ed68be23, ins =  15(vsububm   )
#         959
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c9b345dc_2636eedd_ee2405f1_38eecc4a
#                  vrb = 6bc4c6ba_abaab1cd_93ec5ac0_ed68be23
# software result: vrt = 5eef7f22_7b8c3d10_5b38ab31_4b860e27
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38453 ns Started: 38433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6cdb6346bd28a5e98698996985a412dc, vrb = 496fdec4b5b2d8df57e459a34ec2ee75, ins =  15(vsububm   )
#         960
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6cdb6346_bd28a5e9_86989969_85a412dc
#                  vrb = 496fdec4_b5b2d8df_57e459a3_4ec2ee75
# software result: vrt = 236c8582_0876cd0a_2fb440c6_37e22467
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38493 ns Started: 38473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = f03bbd3e7803f3921c85d81d202c80bd, vrb = 84f22bb3b1cac833abac16e4f676f467, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38533 ns Started: 38513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 030c2a1772ec9b7bee9b54811936760a, vrb = cf996fea4c762b530d66bd1eb26e1cc3, ins =  62(vslb      )
#         962
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 030c2a17_72ec9b7b_ee9b5481_1936760a
#                  vrb = cf996fea_4c762b53_0d66bd1e_b26e1cc3
# software result: vrt = 8018005c_2000d8d8_c0c08040_64806050
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38573 ns Started: 38553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 5100e121f99464544fe24a534cb41595, vrb = ac64c5076f566e22346a7da9c0cdcf50, ins =  15(vsububm   )
#         963
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 5100e121_f9946454_4fe24a53_4cb41595
#                  vrb = ac64c507_6f566e22_346a7da9_c0cdcf50
# software result: vrt = a59c1c1a_8a3ef632_1b78cdaa_8ce74645
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38613 ns Started: 38593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6a9b396a0be8c9ab75b64d1f1dd92407, vrb = 7b11b102a80923491c098e04193d73cc, ins =  15(vsububm   )
#         964
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6a9b396a_0be8c9ab_75b64d1f_1dd92407
#                  vrb = 7b11b102_a8092349_1c098e04_193d73cc
# software result: vrt = ef8a8868_63dfa662_59adbf1b_049cb13b
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38653 ns Started: 38633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 150bfc17bd5b9a5057c0d9f4d874ebad, vrb = 2f9f9a6f1a8dc03a50060199280cbbdd, ins =   4(vaddsws   )
#         965
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 150bfc17_bd5b9a50_57c0d9f4_d874ebad
#                  vrb = 2f9f9a6f_1a8dc03a_50060199_280cbbdd
# software result: vrt = 44ab9686_d7e95a8a_7fffffff_0081a78a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38693 ns Started: 38673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = dba5e56da150c3d1a9f980c5b8204a82, vrb = 6c200dabfea667a78ba4250b14c3c8f2, ins =   4(vaddsws   )
#         966
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = dba5e56d_a150c3d1_a9f980c5_b8204a82
#                  vrb = 6c200dab_fea667a7_8ba4250b_14c3c8f2
# software result: vrt = 47c5f318_9ff72b78_80000000_cce41374
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38733 ns Started: 38713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c2ccf9df7580edb48f55d960e7858eeb, vrb = 8f32af537f26f7c09a42bd4c33e46ef9, ins =   4(vaddsws   )
#         967
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = c2ccf9df_7580edb4_8f55d960_e7858eeb
#                  vrb = 8f32af53_7f26f7c0_9a42bd4c_33e46ef9
# software result: vrt = 80000000_7fffffff_80000000_1b69fde4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38773 ns Started: 38753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d81e0e7ff3927a0d19e7c8b4ef3f5478, vrb = 928c93c0dc5cc2ec4359469772ebbcee, ins =  15(vsububm   )
#         968
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d81e0e7f_f3927a0d_19e7c8b4_ef3f5478
#                  vrb = 928c93c0_dc5cc2ec_43594697_72ebbcee
# software result: vrt = 46927bbf_1736b821_d68e821d_7d54988a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38813 ns Started: 38793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c80bdb4fee8b4e1f94cfbe38bc2c7b66, vrb = 7886301f0e353bcf8ef5c9162456a15a, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38853 ns Started: 38833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fe494b06a3428faf02cbe0a2232c0f68, vrb = 900336b516fb8b05d6995408300f7b4f, ins =  15(vsububm   )
#         970
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = fe494b06_a3428faf_02cbe0a2_232c0f68
#                  vrb = 900336b5_16fb8b05_d6995408_300f7b4f
# software result: vrt = 6e461551_8d4704aa_2c328c9a_f31d9419
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38893 ns Started: 38873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8943222dd4e4938e3721550aab458cea, vrb = 952d98bbfd59400b89b47db8c84f4df3, ins =  62(vslb      )
#         971
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8943222d_d4e4938e_3721550a_ab458cea
#                  vrb = 952d98bb_fd59400b_89b47db8_c84f4df3
# software result: vrt = 20602268_80c89370_6e10a00a_ab808050
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38933 ns Started: 38913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d3b9181a72b037f7397853fd89b2cddb, vrb = 2c969dbbc4881dcf267b14e773d8a903, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 38973 ns Started: 38953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 6dd077c8eca15bec1c2a6117ec11cceb, vrb = 503a96f0922622f162517ba6b17897d2, ins =  15(vsububm   )
#         973
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 6dd077c8_eca15bec_1c2a6117_ec11cceb
#                  vrb = 503a96f0_922622f1_62517ba6_b17897d2
# software result: vrt = 1d96e1d8_5a7b39fb_bad9e671_3b993519
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39013 ns Started: 38993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8d9f2789a831439fcefcce1743c5aa63, vrb = 3484d942ff59bbb8b17aa1f6e240adf1, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39053 ns Started: 39033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4a466c6d0c7aeafdb1943465876a70cc, vrb = 7b0c5583c278a43d1a86224e7c619082, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39093 ns Started: 39073 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e8d781b7e78f8b031e70004f8704a4ea, vrb = 602eb7b9e6980f7b5e9da3c341613301, ins =  62(vslb      )
#         976
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e8d781b7_e78f8b03_1e70004f_8704a4ea
#                  vrb = 602eb7b9_e6980f7b_5e9da3c3_41613301
# software result: vrt = e8c0806e_c08f8018_80000078_0e0820d4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39133 ns Started: 39113 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 3ccf9d57b8fc23fe6c93a85295c22661, vrb = ee45ef939836f0aa441cd7e6cb825b19, ins =  15(vsububm   )
#         977
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 3ccf9d57_b8fc23fe_6c93a852_95c22661
#                  vrb = ee45ef93_9836f0aa_441cd7e6_cb825b19
# software result: vrt = 4e8aaec4_20c63354_2877d16c_ca40cb48
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39173 ns Started: 39153 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d94d8b64e4b4780712cb85615b2ea1ca, vrb = 74be5859c7dfd5b821ce56590706c096, ins =  15(vsububm   )
#         978
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = d94d8b64_e4b47807_12cb8561_5b2ea1ca
#                  vrb = 74be5859_c7dfd5b8_21ce5659_0706c096
# software result: vrt = 658f330b_1dd5a34f_f1fd2f08_5428e134
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39213 ns Started: 39193 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = e6515af2675ba536ebf4fec69cdf18ac, vrb = 209b3ecc1d1793eae9217ca73ad2c92c, ins =  62(vslb      )
#         979
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = e6515af2_675ba536_ebf4fec6_9cdf18ac
#                  vrb = 209b3ecc_1d1793ea_e9217ca7_3ad2c92c
# software result: vrt = e6888020_e08028d8_d6e8e000_707c30c0
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39253 ns Started: 39233 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 682d1312ca802d0828fbcd524dad98c8, vrb = b43763a9a0d27f28b0e3b2c2fed295c6, ins =  22(vavgsh    )
#         980
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 682d1312_ca802d08_28fbcd52_4dad98c8
#                  vrb = b43763a9_a0d27f28_b0e3b2c2_fed295c6
# software result: vrt = 0e323b5e_b5a95618_ecefc00a_26409747
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39293 ns Started: 39273 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 4aabc144da586bf5a2bbce2631e712a9, vrb = ca52e7635f000fb1084e7c655e8fa31c, ins =  62(vslb      )
#         981
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 4aabc144_da586bf5_a2bbce26_31e712a9
#                  vrb = ca52e763_5f000fb1_084e7c65_5e8fa31c
# software result: vrt = 28ac8020_005880ea_a2c0e0c0_40809090
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39333 ns Started: 39313 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 339087461c47f05744bff1b60fadb7af, vrb = 1d434c933f0daae80034416824e2d230, ins =  15(vsububm   )
#         982
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 33908746_1c47f057_44bff1b6_0fadb7af
#                  vrb = 1d434c93_3f0daae8_00344168_24e2d230
# software result: vrt = 164d3bb3_dd3a466f_448bb04e_ebcbe57f
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39373 ns Started: 39353 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 79e367e56cd71c713de62aef4ab0edec, vrb = 008fa9f8a4436c5ad7083598dd74ac92, ins =  15(vsububm   )
#         983
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 79e367e5_6cd71c71_3de62aef_4ab0edec
#                  vrb = 008fa9f8_a4436c5a_d7083598_dd74ac92
# software result: vrt = 7954beed_c894b017_66def557_6d3c415a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39413 ns Started: 39393 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 0900de0cd35e383ac429dc6c014d255f, vrb = 78a9c0e669a873c94de6557ea30f96ae, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39453 ns Started: 39433 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c2959398e153ec612f7c6f358ea534f1, vrb = 864fa70eaa7a72897761ed24a434aba5, ins =  15(vsububm   )
#         985
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = c2959398_e153ec61_2f7c6f35_8ea534f1
#                  vrb = 864fa70e_aa7a7289_7761ed24_a434aba5
# software result: vrt = 3c46ec8a_37d97ad8_b81b8211_ea71894c
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39493 ns Started: 39473 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 7143df908c28e7bd9dba8b541beb26d9, vrb = c16d2a59233cc0915c99e9008fc58275, ins =  22(vavgsh    )
#         986
#  SBD ------------Ins 22 (vavgsh    ) MISMATCH!------------
#                  vra = 7143df90_8c28e7bd_9dba8b54_1beb26d9
#                  vrb = c16d2a59_233cc091_5c99e900_8fc58275
# software result: vrt = 195804f5_d7b2d427_fd2aba2a_d5d8d4a7
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39533 ns Started: 39513 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8c4fc07f8f8198ebdccfef5888bd42a1, vrb = c406c0146eeee8a1181b6163f45fa725, ins =  62(vslb      )
#         987
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 8c4fc07f_8f8198eb_dccfef58_88bd42a1
#                  vrb = c406c014_6eeee8a1_181b6163_f45fa725
# software result: vrt = c0c0c0f0_c04098d6_dc78dec0_80800020
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39573 ns Started: 39553 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9bd7dc1d2aeacf972877ff5d44d287a6, vrb = f43426efed644ebcbab29b8cc784e80f, ins =  62(vslb      )
#         988
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9bd7dc1d_2aeacf97_2877ff5d_44d287a6
#                  vrb = f43426ef_ed644ebc_bab29b8c_c784e80f
# software result: vrt = b0700080_40a0c070_a0dcf8d0_00208700
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39613 ns Started: 39593 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d9beb49c827eeb0b1007b30a3e3a296d, vrb = 2d6bb5fb628d13280b0f3f0af0ddf88e, ins =   4(vaddsws   )
#         989
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = d9beb49c_827eeb0b_1007b30a_3e3a296d
#                  vrb = 2d6bb5fb_628d1328_0b0f3f0a_f0ddf88e
# software result: vrt = 072a6a97_e50bfe33_1b16f214_2f1821fb
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39653 ns Started: 39633 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = c940d850082777cefb7331c0851d5d32, vrb = c45fbda8e2f76ca72e6ccc39fb940a9f, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39693 ns Started: 39673 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 8b08dcc8892b6e1272b9fb89115444a8, vrb = 8e2e91d18092716445ac3697b33c34bd, ins =   4(vaddsws   )
#         991
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 8b08dcc8_892b6e12_72b9fb89_115444a8
#                  vrb = 8e2e91d1_80927164_45ac3697_b33c34bd
# software result: vrt = 80000000_80000000_7fffffff_c4907965
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39733 ns Started: 39713 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 9cfde391dc991f65e6edc3055cb156f5, vrb = e1a38edd061b3ca07aafa5c24821dfbc, ins =  62(vslb      )
#         992
#  SBD ------------Ins 62 (vslb      ) MISMATCH!------------
#                  vra = 9cfde391_dc991f65_e6edc305_5cb156f5
#                  vrb = e1a38edd_061b3ca0_7aafa5c2_4821dfbc
# software result: vrt = 38e8c020_00c8f065_98806014_5c620050
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39773 ns Started: 39753 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = d5aa1ec1f369ae92fe8fa4e676e89098, vrb = 5a22aa9211381f7012bed095447e0d78, ins =  42(vcmpequh  , rc = 1)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39813 ns Started: 39793 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 003b26daeef33e1f0f725a51e9f6fcf9, vrb = 5cc6f4673336794d0720aeeb27201f5a, ins =   4(vaddsws   )
#         994
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = 003b26da_eef33e1f_0f725a51_e9f6fcf9
#                  vrb = 5cc6f467_3336794d_0720aeeb_27201f5a
# software result: vrt = 5d021b41_2229b76c_1693093c_11171c53
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39853 ns Started: 39833 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 95a8999ed0e5fc4d8be7953037ef3025, vrb = 16f60d563ace38d9fbe0a59d05073df0, ins =  42(vcmpequh  , rc = 0)
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39893 ns Started: 39873 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a0e23a9c6ec5f7e8fff3c52cdbc3a3c6, vrb = d9fd759255da6bd88eeba7c43de4b5fc, ins =   4(vaddsws   )
#         996
#  SBD ------------Ins 4 (vaddsws   ) MISMATCH!------------
#                  vra = a0e23a9c_6ec5f7e8_fff3c52c_dbc3a3c6
#                  vrb = d9fd7592_55da6bd8_8eeba7c4_3de4b5fc
# software result: vrt = 80000000_7fffffff_8edf6cf0_19a859c2
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39933 ns Started: 39913 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = fc1c3682697e6b7a619ff4905905fcda, vrb = c4e72c7fd282518ea8682bdb65fbba36, ins =  15(vsububm   )
#         997
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = fc1c3682_697e6b7a_619ff490_5905fcda
#                  vrb = c4e72c7f_d282518e_a8682bdb_65fbba36
# software result: vrt = 38350a03_97fc1aec_b937c9b5_f40a42a4
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 39973 ns Started: 39953 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = a84679e868adc08ee4cc9f087a15d081, vrb = 274a9d8b7f5225a286229b14ace6e934, ins =  15(vsububm   )
#         998
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = a84679e8_68adc08e_e4cc9f08_7a15d081
#                  vrb = 274a9d8b_7f5225a2_86229b14_ace6e934
# software result: vrt = 81fcdc5d_e95b9bec_5eaa04f4_ce2fe74d
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 40013 ns Started: 39993 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 064646a4bf4af13c5b1b18feea07603a, vrb = ce01ef0195701a51bb6d580011d39eb0, ins =  15(vsububm   )
#         999
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 064646a4_bf4af13c_5b1b18fe_ea07603a
#                  vrb = ce01ef01_95701a51_bb6d5800_11d39eb0
# software result: vrt = 384557a3_2adad7eb_a0aec0fe_d934c28a
# hardware result: vrt = 00000000_00000000_00000000_00000000
# ** Error: Assertion error, vrt_en signal not generated correctly!
#    Time: 40053 ns Started: 40033 ns  Scope: top_class_based.dut.sva_interface.check_vrt_en File: ./src/t_altivec_sva.sv Line: 24
# -> vra = 2d8f8a0093719a9b2b7abb5ff1fa7016, vrb = 1a7252ae5ec2d55fcc290bf57015efd8, ins =  15(vsububm   )
#        1000
#  SBD ------------Ins 15 (vsububm   ) MISMATCH!------------
#                  vra = 2d8f8a00_93719a9b_2b7abb5f_f1fa7016
#                  vrb = 1a7252ae_5ec2d55f_cc290bf5_7015efd8
# software result: vrt = 131d3852_35afc53c_5f51b06a_81e5813e
# hardware result: vrt = 00000000_00000000_00000000_00000000
#                                                 
#  FFFFFF    AA    IIIIII  L       EEEEEE  DDDDD  
#  F        A  A     I     L       E       D    D 
#  F       A    A    I     L       EEEEE   D    D 
#  FFFFFF  AAAAAA    I     L       E       D    D 
#  F       A    A    I     L       E       D    D 
#  F       A    A  IIIIII  LLLLLL  EEEEEE  DDDDD  
#                                                 
# Error, 784 mismatch found
# Test finished!
# Break in Module top_class_based at ./src/t_top_class_based.sv line 73
# Simulation Breakpoint: Break in Module top_class_based at ./src/t_top_class_based.sv line 73
# MACRO ./sim32.do PAUSED at line 23
