{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571085692381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571085692382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mc2 EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"mc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571085692395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571085692448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571085692448 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1571085692493 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1571085692493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571085692599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571085692603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571085692733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571085692733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571085692733 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571085692733 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571085692736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571085692736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 2171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571085692736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 2173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571085692736 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571085692736 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571085692738 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571085692780 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 42 " "No exact pin location assignment(s) for 5 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571085693119 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1571085693373 ""}
{ "Info" "ISTA_SDC_FOUND" "mc2.sdc " "Reading SDC File: 'mc2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1571085693374 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1571085693378 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1571085693378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1571085693378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stm_b13_io " "Node: stm_b13_io was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register osd:osd1\|altsyncram:osd_buffer_rtl_0\|altsyncram_dvd1:auto_generated\|ram_block1a5~porta_we_reg stm_b13_io " "Register osd:osd1\|altsyncram:osd_buffer_rtl_0\|altsyncram_dvd1:auto_generated\|ram_block1a5~porta_we_reg is being clocked by stm_b13_io" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1571085693381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571085693381 "|top|stm_b13_io"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:vga1\|hs " "Node: vga:vga1\|hs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register state_v\[0\] vga:vga1\|hs " "Register state_v\[0\] is being clocked by vga:vga1\|hs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1571085693381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571085693381 "|top|vga:vga1|hs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_div_q\[1\] " "Node: clock_div_q\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|count\[7\] clock_div_q\[1\] " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|count\[7\] is being clocked by clock_div_q\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1571085693381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571085693381 "|top|clock_div_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger " "Node: ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsendend ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsendend is being clocked by ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1571085693381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571085693381 "|top|ps2keyb:kb|ps2_iobase:ps2_alt0|sigtrigger"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2keyb:kb\|data_send_rdy_s " "Node: ps2keyb:kb\|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsending ps2keyb:kb\|data_send_rdy_s " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsending is being clocked by ps2keyb:kb\|data_send_rdy_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1571085693381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571085693381 "|top|ps2keyb:kb|data_send_rdy_s"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1571085693386 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1571085693387 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1571085693387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1571085693387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk1_50 " "  20.000      clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1571085693387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.682 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.682 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1571085693387 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1571085693387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693462 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger  " "Automatically promoted node ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger~1 " "Destination node ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger~1" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571085693462 ""}  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div_q\[1\]  " "Automatically promoted node clock_div_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_div_q\[1\]~1 " "Destination node clock_div_q\[1\]~1" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger " "Destination node ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigtrigger" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571085693462 ""}  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga1\|hs  " "Automatically promoted node vga:vga1\|hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|osd_de~0 " "Destination node osd:osd1\|osd_de~0" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga1\|hs~0 " "Destination node vga:vga1\|hs~0" {  } { { "../../src/vga.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|hsD " "Destination node osd:osd1\|hsD" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_info:info1\|oldH " "Destination node core_info:info1\|oldH" {  } { { "../../src/core_info.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_info:info1\|process_0~0 " "Destination node core_info:info1\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core_info:info1\|vPos\[7\]~18 " "Destination node core_info:info1\|vPos\[7\]~18" {  } { { "../../src/core_info.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|hs " "Destination node osd:osd1\|hs" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 239 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|always2~0 " "Destination node osd:osd1\|always2~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|pixcnt\[5\]~38 " "Destination node osd:osd1\|pixcnt\[5\]~38" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 236 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd1\|pixsz\[0\]~27 " "Destination node osd:osd1\|pixsz\[0\]~27" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 236 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571085693463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1571085693463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571085693463 ""}  } { { "../../src/vga.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|FROMPS2~0  " "Automatically promoted node ps2keyb:kb\|ps2_iobase:ps2_alt0\|FROMPS2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693463 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|process_2~0  " "Automatically promoted node ps2keyb:kb\|ps2_iobase:ps2_alt0\|process_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693463 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsendend~2  " "Automatically promoted node ps2keyb:kb\|ps2_iobase:ps2_alt0\|sigsendend~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571085693463 ""}  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571085693463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571085693729 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571085693730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571085693730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571085693732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571085693735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571085693737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571085693737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571085693738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571085693784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571085693785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571085693785 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 4 1 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 4 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571085693791 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571085693791 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571085693791 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 4 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 16 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 12 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 16 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 22 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571085693792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571085693792 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571085693792 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571085693865 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571085693874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571085694567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571085694739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571085694759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571085695492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571085695492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571085695818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571085696796 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571085696796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571085696904 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1571085696904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571085696904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571085696908 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571085697043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571085697056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571085697265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571085697265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571085697531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571085697953 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[1\] 3.3-V LVTTL M2 " "Pin btn_n_i\[1\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { btn_n_i[1] } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[2\] 3.3-V LVTTL M1 " "Pin btn_n_i\[2\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { btn_n_i[2] } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[3\] 3.3-V LVTTL N14 " "Pin btn_n_i\[3\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { btn_n_i[3] } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_n_i\[4\] 3.3-V LVTTL M6 " "Pin btn_n_i\[4\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { btn_n_i[4] } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_up_i 3.3-V LVTTL N8 " "Pin joy2_up_i uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_up_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_up_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_down_i 3.3-V LVTTL P9 " "Pin joy2_down_i uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_down_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_down_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_left_i 3.3-V LVTTL T10 " "Pin joy2_left_i uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_left_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_left_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_right_i 3.3-V LVTTL N11 " "Pin joy2_right_i uses I/O standard 3.3-V LVTTL at N11" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_right_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_right_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_p6_i 3.3-V LVTTL P8 " "Pin joy2_p6_i uses I/O standard 3.3-V LVTTL at P8" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_p6_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_p6_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy2_p9_i 3.3-V LVTTL P11 " "Pin joy2_p9_i uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy2_p9_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy2_p9_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_rst_o 3.3-V LVTTL R13 " "Pin stm_rst_o uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_rst_o } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_rst_o" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL E7 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL F1 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_b12_io 3.3-V LVTTL P14 " "Pin stm_b12_io uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b12_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b12_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_b13_io 3.3-V LVTTL P15 " "Pin stm_b13_io uses I/O standard 3.3-V LVTTL at P15" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b13_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b13_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_b14_io 3.3-V LVTTL R16 " "Pin stm_b14_io uses I/O standard 3.3-V LVTTL at R16" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b14_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b14_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_b15_io 3.3-V LVTTL T15 " "Pin stm_b15_io uses I/O standard 3.3-V LVTTL at T15" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b15_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b15_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL E1 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { clock_50_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_down_i 3.3-V LVTTL R3 " "Pin joy1_down_i uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_down_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_down_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_left_i 3.3-V LVTTL N5 " "Pin joy1_left_i uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_left_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_left_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_right_i 3.3-V LVTTL P3 " "Pin joy1_right_i uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_right_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_right_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_up_i 3.3-V LVTTL R4 " "Pin joy1_up_i uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_up_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_up_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_p6_i 3.3-V LVTTL N3 " "Pin joy1_p6_i uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_p6_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_p6_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy1_p9_i 3.3-V LVTTL T3 " "Pin joy1_p9_i uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { joy1_p9_i } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy1_p9_i" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571085698236 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1571085698236 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "stm_b12_io a permanently disabled " "Pin stm_b12_io has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b12_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b12_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571085698238 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "stm_b13_io a permanently disabled " "Pin stm_b13_io has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b13_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b13_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571085698238 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "stm_b15_io a permanently disabled " "Pin stm_b15_io has a permanently disabled output enable" {  } { { "d:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus18.1/quartus/bin64/pin_planner.ppl" { stm_b15_io } } } { "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_b15_io" } } } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1571085698238 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1571085698238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.fit.smsg " "Generated suppressed messages file C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571085698332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6150 " "Peak virtual memory: 6150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571085698895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 22:41:38 2019 " "Processing ended: Mon Oct 14 22:41:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571085698895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571085698895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571085698895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571085698895 ""}
