// Seed: 1086175356
module module_0 ();
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge 1 or posedge id_1 or 1) 1) assign id_2 = 1;
  always id_2 <= id_2 == 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    output wire id_10,
    input wand id_11,
    output tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    input tri1 id_15,
    output wor id_16,
    input tri0 id_17,
    inout supply1 id_18,
    output wor id_19,
    output tri1 id_20,
    input supply1 id_21,
    output wand id_22,
    input tri1 id_23,
    input supply0 id_24,
    output wire id_25,
    input tri0 id_26,
    output tri1 id_27,
    input tri0 id_28,
    input wor id_29,
    input supply0 id_30,
    input wire id_31
);
  id_33(
      id_29
  );
  or primCall (
      id_0,
      id_1,
      id_11,
      id_13,
      id_15,
      id_17,
      id_18,
      id_2,
      id_21,
      id_23,
      id_24,
      id_26,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_33,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_0 = id_6;
endmodule
