{
  "questions": [
    {
      "question": "In the digital IC design flow, what does a \"netlist\" primarily represent?",
      "options": [
        "A description of the connectivity between logic gates and components, typically in a hardware description language or a vendor-specific format.",
        "A graphical representation of the physical layout of transistors on a silicon die.",
        "The timing report indicating critical paths and slack values after static timing analysis.",
        "A high-level behavioral model of the circuit's functionality without implementation details.",
        "The power consumption profile across different operating frequencies."
      ],
      "correct": 0
    },
    {
      "question": "In the physical design stage of an Integrated Circuit (IC), what is the primary goal of \"placement and routing\"?",
      "options": [
        "To verify the logical correctness of the RTL design against its specification.",
        "To allocate CPU registers for optimal performance in a processor core.",
        "To position logic cells (standard cells, macros) on the chip and connect them with physical wires while meeting timing, area, and power constraints.",
        "To generate a test pattern sequence for manufacturing defect detection.",
        "To synthesize the high-level RTL code into a gate-level netlist."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary advantage of a \"hardwired control unit\" over a \"microprogrammed control unit\" in a Central Processing Unit (CPU)?",
      "options": [
        "Greater flexibility for modifying the instruction set without hardware changes.",
        "Simpler to design and debug complex control logic for new instructions.",
        "Faster execution speed due to direct implementation of control signals via combinational logic.",
        "Requires less hardware (fewer gates) for complex instruction sets.",
        "Offers better support for dynamic instruction scheduling and out-of-order execution."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary challenge that Clock Tree Synthesis (CTS) aims to address in high-performance synchronous digital designs?",
      "options": [
        "Ensuring all functional blocks operate on different clock frequencies for asynchronous communication.",
        "Minimizing the total number of flip-flops and latches used in the design to reduce area.",
        "Reducing the power consumed by combinational logic gates during active operation.",
        "Distributing the clock signal to all sequential elements with minimal skew and insertion delay, while maintaining signal integrity.",
        "Automatically generating test vectors for Stuck-At faults during manufacturing."
      ],
      "correct": 3
    },
    {
      "question": "In modern System-on-Chip (SoC) design, what is the primary purpose of a Direct Memory Access (DMA) controller?",
      "options": [
        "To translate virtual memory addresses to physical memory addresses.",
        "To ensure data consistency across multiple CPU caches in a multi-core system.",
        "To allow peripheral devices (e.g., network cards, storage controllers) to transfer data directly to and from main memory without involving the CPU.",
        "To manage and prioritize interrupt requests from various I/O devices.",
        "To perform arithmetic and logical operations on data fetched from memory."
      ],
      "correct": 2
    }
  ]
}