Section,Stat,Value
SM 6,DPU Instructions,24
SM 0,BRU Instructions,696
SM 19,IMU Instructions,488
SM 0,IMU Instructions,536
SM 0,LDS Instructions,336
SM 17,RegistersWrites,0
SM 6,BRU Instructions,696
Device,Cycles,101181
SM 11,InstructionsPerCycle,0
Config.SFU,ExecutionLatency,1
Config.DPU,ReadBufferSize,15
SM 12,SPU Instructions,0
SM 13,InstructionsPerCycle,0
SM 14,RegistersReads,0
SM 12,InstructionsPerCycle,0
Config.FrontEnd,DispatchWidth,5
SM 3,BRU Instructions,696
Config.LSU,DispatchBufferSize,2
SM 8,RegistersReads,0
Config.SPU,WriteLatency,1
SM 16,DPU Instructions,24
SM 1,SFU Instructions,3424
SM 13,DPU Instructions,24
SM 17,InstructionsPerCycle,0
Config.Device,Frequency,1607
SM 7,SPU Instructions,0
Config.SPU,NumSPULanes,32
SM 17,DPU Instructions,24
SM 18,SPU Instructions,0
Config.FrontEnd,FetchLatency,2
SM 16,RegistersReads,0
SM 5,SPU Instructions,0
SM 14,BlockCount,6
SM 19,InstructionsPerCycle,0
SM 3,Cycles,101181
SM 10,LDS Instructions,288
SM 8,Cycles,101181
SM 19,SPU Instructions,0
SM 10,SPU Instructions,0
SM 6,BlockCount,7
SM 13,BRU Instructions,520
SM 11,LDS Instructions,288
SM 15,BRU Instructions,520
Config.BRU,WriteLatency,5
SM 3,LDS Instructions,336
SM 15,SFU Instructions,2976
Config.BRU,Width,1
SM 10,SFU Instructions,2888
Config.LSU,ReadLatency,1
SM 19,SFU Instructions,3176
SM 18,LDS Instructions,296
SM 6,SPU Instructions,0
SM 3,SPU Instructions,0
SM 2,Cycles,101181
SM 10,Cycles,101181
SM 19,RegistersReads,0
SM 8,BlockCount,6
Config.SFU,WriteLatency,1
SM 8,BRU Instructions,616
SM 4,SPU Instructions,0
Config.SFU,Width,1
SM 7,BRU Instructions,696
SM 1,BRU Instructions,696
SM 4,RegistersReads,0
SM 11,DPU Instructions,0
SM 0,SPU Instructions,0
SM 14,DPU Instructions,24
SM 17,IMU Instructions,488
Config.LSU,WriteLatency,1
SM 7,BlockCount,7
SM 7,Cycles,101181
Config.FrontEnd,MaxInstDispatchedPerType,2
Config.SPU,DispatchBufferSize,2
Config.DPU,Width,1
SM 11,BRU Instructions,616
SM 14,RegistersWrites,0
SM 16,IMU Instructions,488
SM 11,BlockCount,6
Device,Instructions,0
SM 0,SFU Instructions,3424
SM 13,RegistersWrites,0
SM 5,BlockCount,7
Config.IMU,WriteBufferSize,1
SM 0,InstructionsPerCycle,0
SM 7,IMU Instructions,520
Config.IMU,ExecutionBufferSize,1
SM 3,DPU Instructions,24
SM 15,LDS Instructions,280
SM 10,InstructionsPerCycle,0
SM 19,DPU Instructions,24
SM 12,IMU Instructions,456
SM 12,RegistersWrites,0
SM 3,RegistersWrites,0
SM 1,IMU Instructions,536
SM 5,LDS Instructions,336
SM 1,DPU Instructions,24
SM 9,RegistersReads,0
SM 15,BlockCount,6
Config.BRU,ExecutionLatency,5
Config.SM,NumWarpPools,4
Config.SPU,ExecutionBufferSize,1
Config.SFU,ExecutionBufferSize,1
SM 5,RegistersWrites,0
SM 5,InstructionsPerCycle,0
SM 16,Cycles,101181
SM 0,RegistersReads,0
SM 7,DPU Instructions,24
SM 2,RegistersWrites,0
SM 16,InstructionsPerCycle,0
SM 17,LDS Instructions,296
SM 11,IMU Instructions,496
SM 15,RegistersReads,0
SM 2,SFU Instructions,3424
SM 10,BRU Instructions,616
SM 18,InstructionsPerCycle,0
SM 10,BlockCount,6
SM 8,IMU Instructions,496
SM 18,SFU Instructions,3176
Config.SFU,ReadBufferSize,1
SM 9,BlockCount,6
SM 19,BlockCount,6
SM 1,RegistersWrites,0
Config.SPU,ReadBufferSize,1
SM 13,LDS Instructions,280
SM 9,LDS Instructions,288
Config.IMU,NumSPULanes,32
SM 2,BlockCount,7
SM 2,InstructionsPerCycle,0
SM 14,IMU Instructions,456
SM 16,LDS Instructions,296
SM 12,RegistersReads,0
SM 11,RegistersReads,0
Config.DPU,NumSPULanes,32
Config.LSU,Width,1
SM 11,RegistersWrites,0
SM 12,BRU Instructions,520
Config.BRU,ReadLatency,5
Config.DPU,WriteBufferSize,12
SM 3,BlockCount,7
SM 8,RegistersWrites,0
SM 12,LDS Instructions,280
SM 4,SFU Instructions,3440
SM 18,RegistersWrites,0
SM 2,IMU Instructions,536
SM 3,RegistersReads,0
SM 0,Cycles,101181
SM 7,LDS Instructions,336
SM 13,Cycles,101181
SM 1,Cycles,101181
SM 6,Cycles,101181
SM 4,BRU Instructions,696
SM 2,BRU Instructions,696
SM 9,BRU Instructions,616
SM 14,SFU Instructions,2976
SM 15,Cycles,101181
SM 18,IMU Instructions,488
SM 15,RegistersWrites,0
SM 19,LDS Instructions,296
Config.LSU,ReadBufferSize,1
SM 19,Cycles,101181
SM 10,DPU Instructions,0
SM 1,InstructionsPerCycle,0
SM 14,LDS Instructions,280
SM 16,SFU Instructions,3176
Config.BRU,WriteBufferSize,5
SM 15,InstructionsPerCycle,0
Config.SM,NumRegisters,65536
SM 5,BRU Instructions,696
SM 7,SFU Instructions,3440
SM 17,SPU Instructions,0
SM 14,Cycles,101181
SM 2,RegistersReads,0
Config.Device,NumSM,20
Config.SFU,DispatchBufferSize,2
Config.FrontEnd,DispatchLatency,2
Config.SFU,NumSPULanes,32
SM 15,IMU Instructions,456
SM 9,SPU Instructions,0
SM 5,Cycles,101181
SM 2,LDS Instructions,336
Config.FrontEnd,FetchBufferSize,10
Config.IMU,ReadLatency,1
Config.IMU,ReadBufferSize,1
SM 13,SFU Instructions,2976
SM 9,SFU Instructions,2888
SM 19,BRU Instructions,640
SM 8,LDS Instructions,288
Config.SM,MaxBlocksPerWarpPool,4
SM 18,DPU Instructions,24
Config.SFU,WriteBufferSize,1
SM 6,LDS Instructions,336
SM 8,SPU Instructions,0
SM 10,RegistersReads,0
SM 5,SFU Instructions,3440
SM 6,IMU Instructions,520
SM 18,RegistersReads,0
Config.BRU,ExecutionBufferSize,5
SM 18,Cycles,101181
SM 4,Cycles,101181
Config.BRU,NumSPULanes,32
SM 2,DPU Instructions,24
SM 5,DPU Instructions,24
Config.DPU,DispatchBufferSize,2
Config.BRU,ReadBufferSize,5
SM 4,LDS Instructions,336
SM 9,InstructionsPerCycle,0
SM 11,Cycles,101181
SM 12,DPU Instructions,24
SM 4,RegistersWrites,0
SM 13,SPU Instructions,0
Config.LSU,WriteBufferSize,1
SM 9,Cycles,101181
Config.BRU,DispatchBufferSize,2
SM 15,DPU Instructions,24
SM 12,SFU Instructions,2976
SM 10,IMU Instructions,496
SM 17,Cycles,101181
SM 16,BRU Instructions,640
SM 14,SPU Instructions,0
SM 9,DPU Instructions,0
SM 6,RegistersWrites,0
SM 4,IMU Instructions,520
SM 8,InstructionsPerCycle,0
SM 13,BlockCount,6
SM 17,BlockCount,6
SM 17,RegistersReads,0
SM 6,InstructionsPerCycle,0
Config.DPU,ExecutionBufferSize,15
SM 0,BlockCount,7
SM 1,LDS Instructions,336
SM 5,RegistersReads,0
SM 9,RegistersWrites,0
SM 10,RegistersWrites,0
SM 11,SPU Instructions,0
SM 12,BlockCount,6
SM 14,InstructionsPerCycle,0
SM 6,RegistersReads,0
SM 7,RegistersWrites,0
SM 12,Cycles,101181
SM 18,BRU Instructions,640
SM 4,DPU Instructions,24
SM 8,DPU Instructions,0
Device,instructionsPerCycle,0
SM 16,RegistersWrites,0
Config.DPU,ExecutionLatency,15
SM 1,SPU Instructions,0
SM 18,BlockCount,6
SM 0,RegistersWrites,0
SM 16,BlockCount,6
Config.DPU,ReadLatency,15
SM 4,InstructionsPerCycle,0
SM 13,RegistersReads,0
Config.IMU,WriteLatency,1
SM 6,SFU Instructions,3440
SM 1,BlockCount,7
SM 19,RegistersWrites,0
SM 3,SFU Instructions,3424
SM 15,SPU Instructions,0
SM 13,IMU Instructions,456
Config.IMU,DispatchBufferSize,2
Config.SFU,ReadLatency,1
SM 7,InstructionsPerCycle,0
Config.DPU,WriteLatency,12
Config.SPU,Width,1
Config.IMU,ExecutionLatency,1
SM 2,SPU Instructions,0
SM 3,InstructionsPerCycle,0
SM 11,SFU Instructions,2888
SM 3,IMU Instructions,536
SM 14,BRU Instructions,520
SM 8,SFU Instructions,2888
SM 16,SPU Instructions,0
SM 9,IMU Instructions,496
SM 17,SFU Instructions,3176
Device,GridCount,0
Config.IMU,Width,1
Config.SM,MaxWarpsPerWarpPool,32
SM 7,RegistersReads,0
Config.SPU,ReadLatency,1
SM 1,RegistersReads,0
SM 5,IMU Instructions,520
Config.SPU,WriteBufferSize,1
Config.SPU,ExecutionLatency,1
SM 0,DPU Instructions,24
SM 17,BRU Instructions,640
SM 4,BlockCount,7
