 
set ::env(PROJECT_NAME) aximm_ll_multi_tier2
set ::env(DESIGN_TOP) aximm_ll_multi_tier2_master_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/axi4-mm/axi_mm_multi/aximm_ll_multi_tier2
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/axi4-mm/axi_mm_multi/aximm_ll_multi_tier2/aximm_ll_multi_tier2_master_top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

