{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710640711114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710640711114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:58:31 2024 " "Processing started: Sat Mar 16 19:58:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710640711114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640711114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaEstados -c MaquinaEstados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640711114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710640711489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710640711489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(27) " "Verilog HDL information at FSM.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710640719083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710640719084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710640719085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710640719113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSM.sv(39) " "Verilog HDL assignment warning at FSM.sv(39): truncated value with size 32 to match size of target (2)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710640719114 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.sv(47) " "Verilog HDL assignment warning at FSM.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710640719114 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_cycle FSM.sv(27) " "Verilog HDL Always Construct warning at FSM.sv(27): inferring latch(es) for variable \"count_cycle\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_reg FSM.sv(27) " "Verilog HDL Always Construct warning at FSM.sv(27): inferring latch(es) for variable \"count_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "err FSM.sv(27) " "Verilog HDL Always Construct warning at FSM.sv(27): inferring latch(es) for variable \"err\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[0\] FSM.sv(27) " "Inferred latch for \"err\[0\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[1\] FSM.sv(27) " "Inferred latch for \"err\[1\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[2\] FSM.sv(27) " "Inferred latch for \"err\[2\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[3\] FSM.sv(27) " "Inferred latch for \"err\[3\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[4\] FSM.sv(27) " "Inferred latch for \"err\[4\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[5\] FSM.sv(27) " "Inferred latch for \"err\[5\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[6\] FSM.sv(27) " "Inferred latch for \"err\[6\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719115 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err\[7\] FSM.sv(27) " "Inferred latch for \"err\[7\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[0\] FSM.sv(27) " "Inferred latch for \"count_reg\[0\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[1\] FSM.sv(27) " "Inferred latch for \"count_reg\[1\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[2\] FSM.sv(27) " "Inferred latch for \"count_reg\[2\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[3\] FSM.sv(27) " "Inferred latch for \"count_reg\[3\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[4\] FSM.sv(27) " "Inferred latch for \"count_reg\[4\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[5\] FSM.sv(27) " "Inferred latch for \"count_reg\[5\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[6\] FSM.sv(27) " "Inferred latch for \"count_reg\[6\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[7\] FSM.sv(27) " "Inferred latch for \"count_reg\[7\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cycle\[0\] FSM.sv(27) " "Inferred latch for \"count_cycle\[0\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cycle\[1\] FSM.sv(27) " "Inferred latch for \"count_cycle\[1\]\" at FSM.sv(27)" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719116 "|FSM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[7\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[7\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[6\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[6\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[5\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[5\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[4\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[4\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[3\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[3\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[2\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[2\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err\[1\]\$latch err\[0\]\$latch " "Duplicate LATCH primitive \"err\[1\]\$latch\" merged with LATCH primitive \"err\[0\]\$latch\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710640719557 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1710640719557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count_cycle\[0\] " "Latch count_cycle\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_cycle\[0\] " "Ports D and ENA on the latch are fed by the same signal count_cycle\[0\]" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710640719558 ""}  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710640719558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count_cycle\[1\] " "Latch count_cycle\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_cycle\[0\] " "Ports D and ENA on the latch are fed by the same signal count_cycle\[0\]" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710640719558 ""}  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710640719558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710640719627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/output_files/MaquinaEstados.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/output_files/MaquinaEstados.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710640719881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710640719881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FSM.sv" "" { Text "C:/Users/HP/Documents/GitHub/Tareas/Tarea FSM/FSM.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710640719915 "|FSM|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710640719915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710640719915 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710640719915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710640719915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710640719915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710640719930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 19:58:39 2024 " "Processing ended: Sat Mar 16 19:58:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710640719930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710640719930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710640719930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710640719930 ""}
