# ğŸŒŸ DAY 5: IF / CASE Constructs & Looping in Verilog

This session focuses on **decision-making constructs (IF / CASE)** and **looping constructs (FOR / Generate)** in Verilog.
It also covers **common pitfalls** (like inferred latches) and demonstrates them through labs.

---

## ğŸ§© 1. IF and CASE Constructs

### ğŸ”¹ IF Statement

âœ… **Usage**: Inside `always` block
âœ… **Purpose**: Implements **priority logic**
âš ï¸ **Caution**:

* Incomplete IF â†’ **inferred latch** (bad coding style).
* Always close with `else`.

```verilog
// BAD: Incomplete IF (latch inferred)
always @(a or b) begin
  if (a)
    y = b;   // What if a = 0? y holds its value -> latch
end

// GOOD: Complete IF
always @(a or b) begin
  if (a)
    y = b;
  else
    y = 0;
end
```

---

### ğŸ”¹ CASE Statement

âœ… **Usage**: Inside `always` block
âœ… **Purpose**: Implements **parallel logic** (mutually exclusive)

âš ï¸ **Caveats**:

1. Incomplete CASE â†’ inferred latch (fix: add `default`)
2. Partial assignments â†’ unintended storage
3. Overlapping cases â†’ ambiguity

```verilog
// BAD: Missing default
always @(sel or a or b) begin
  case(sel)
    2'b00: y = a;
    2'b01: y = b;
    // sel=10 or 11? -> latch
  endcase
end

// GOOD: With default
always @(sel or a or b) begin
  case(sel)
    2'b00: y = a;
    2'b01: y = b;
    default: y = 0;
  endcase
end
```

---

### âš–ï¸ IF vs CASE

| Feature          | IF             | CASE              |
| ---------------- | -------------- | ----------------- |
| Priority?        | âœ… Yes          | âŒ No              |
| Usage            | Priority logic | Parallel logic    |
| Overlap allowed? | Yes            | No (bad practice) |

ğŸ‘‰ Use **IF** when priority matters.
ğŸ‘‰ Use **CASE** when conditions are mutually exclusive.

---

## ğŸ§ª 2. Labs on IF

* `D5SK2 L1` â†’ Incomplete IF (part 1)
* `D5SK2 L2` â†’ Incomplete IF (part 2)
  ğŸ” **Focus**: Inferred latches due to missing else conditions.

---

## ğŸ§ª 3. Labs on CASE

* `D5SK3 L1` â†’ Incomplete/Overlapping CASE (part 1)
* `D5SK3 L2` â†’ Incomplete/Overlapping CASE (part 2)
* `D5SK3 L3` â†’ Incomplete/Overlapping CASE (part 3)
* `D5SK3 L4` â†’ Incomplete/Overlapping CASE (part 4)

ğŸ” **Focus**: Missing defaults & overlapping conditions â†’ simulation vs synthesis mismatch.

---

## ğŸ”„ 4. Looping Constructs

### ğŸ”¹ FOR Loop

* Inside `always` block
* Used for evaluating expressions / repetitive assignments

```verilog
// FOR loop inside always
always @(posedge clk) begin
  for (i = 0; i < 8; i = i + 1)
    sum[i] = a[i] & b[i];
end
```

---

### ğŸ”¹ Generate Loop

* **Outside** `always` block
* Used for **instantiating hardware**

```verilog
// Generate loop for multiple instantiations
genvar j;
generate
  for (j = 0; j < 4; j = j + 1) begin : GEN_BLOCK
    DFF dff_inst (.clk(clk), .d(data[j]), .q(q[j]));
  end
endgenerate
```

---


---

## ğŸ“Œ Key Takeaways

âœ¨ Always complete IF/CASE to avoid **latches** <br/>
âœ¨ Add `default` in CASE <br/>
âœ¨ Avoid overlapping CASE branches <br/>
âœ¨ IF â†’ **priority**, CASE â†’ **parallel** <br/>
âœ¨ FOR â†’ inside `always` (behavioral) <br/>
âœ¨ Generate â†’ outside `always` (structural) <br/>

---

