;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN 200, #2
	SUB 121, 106
	SUB 121, 106
	JMN 200, #2
	ADD 10, 8
	ADD 10, 8
	JMN 200, #2
	ADD 10, 8
	SLT 201, 120
	MOV -1, <-40
	JMN 200, #2
	ADD 10, 8
	JMN 200, #2
	SUB @301, 300
	JMP 1, @-1
	SUB @301, 300
	JMP 1, @-1
	ADD 10, 8
	SUB 1, <-1
	SUB 1, <-1
	SUB 1, <-1
	SUB 121, 106
	SUB @13, <2
	SLT 20, @-10
	SUB @13, <2
	ADD 10, 8
	ADD 210, 30
	SUB @13, <2
	JMN 10, 8
	ADD 210, 30
	SUB @121, 103
	JMN 200, #2
	DJN 280, 200
	SUB @121, 103
	ADD 210, 30
	SLT 20, @10
	CMP @13, <2
	JMZ 280, 200
	ADD 10, 8
	SUB @13, <2
	DJN -1, @-20
	ADD 23, @20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-26
