-makelib xcelium_lib/xil_defaultlib \
  "../../../../VgaTerminal.gen/sources_1/ip/I2S_clkgen/I2S_clkgen_sim_netlist.vhdl" \
-endlib

