Fitter report for ov5640_rgb565_lcd
Fri Dec 20 09:29:39 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 20 09:29:39 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640_rgb565_lcd                           ;
; Top-level Entity Name              ; ov5640_rgb565_lcd                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,435 / 10,320 ( 24 % )                     ;
;     Total combinational functions  ; 2,318 / 10,320 ( 22 % )                     ;
;     Dedicated logic registers      ; 943 / 10,320 ( 9 % )                        ;
; Total registers                    ; 943                                         ;
; Total pins                         ; 93 / 180 ( 52 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072 / 423,936 ( 31 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.91        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  18.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cam0_rst_n     ; Missing drive strength and slew rate ;
; cam0_pwdn      ; Missing drive strength and slew rate ;
; cam0_scl       ; Missing drive strength and slew rate ;
; cam1_rst_n     ; Missing drive strength and slew rate ;
; cam1_pwdn      ; Missing drive strength and slew rate ;
; cam1_scl       ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; lcd_hs         ; Missing drive strength and slew rate ;
; lcd_vs         ; Missing drive strength and slew rate ;
; lcd_de         ; Missing drive strength and slew rate ;
; lcd_bl         ; Missing drive strength and slew rate ;
; lcd_rst        ; Missing drive strength and slew rate ;
; lcd_pclk       ; Missing drive strength and slew rate ;
; cam0_sda       ; Missing drive strength and slew rate ;
; cam1_sda       ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
; lcd_rgb[0]     ; Missing drive strength and slew rate ;
; lcd_rgb[1]     ; Missing drive strength and slew rate ;
; lcd_rgb[2]     ; Missing drive strength and slew rate ;
; lcd_rgb[3]     ; Missing drive strength and slew rate ;
; lcd_rgb[4]     ; Missing drive strength and slew rate ;
; lcd_rgb[5]     ; Missing drive strength and slew rate ;
; lcd_rgb[6]     ; Missing drive strength and slew rate ;
; lcd_rgb[7]     ; Missing drive strength and slew rate ;
; lcd_rgb[8]     ; Missing drive strength and slew rate ;
; lcd_rgb[9]     ; Missing drive strength and slew rate ;
; lcd_rgb[10]    ; Missing drive strength and slew rate ;
; lcd_rgb[11]    ; Missing drive strength and slew rate ;
; lcd_rgb[12]    ; Missing drive strength and slew rate ;
; lcd_rgb[13]    ; Missing drive strength and slew rate ;
; lcd_rgb[14]    ; Missing drive strength and slew rate ;
; lcd_rgb[15]    ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3549 ) ; 0.00 % ( 0 / 3549 )        ; 0.00 % ( 0 / 3549 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3549 ) ; 0.00 % ( 0 / 3549 )        ; 0.00 % ( 0 / 3549 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3545 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,435 / 10,320 ( 24 % )    ;
;     -- Combinational with no register       ; 1492                       ;
;     -- Register only                        ; 117                        ;
;     -- Combinational with a register        ; 826                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1396                       ;
;     -- 3 input functions                    ; 449                        ;
;     -- <=2 input functions                  ; 473                        ;
;     -- Register only                        ; 117                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1984                       ;
;     -- arithmetic mode                      ; 334                        ;
;                                             ;                            ;
; Total registers*                            ; 943 / 11,172 ( 8 % )       ;
;     -- Dedicated logic registers            ; 943 / 10,320 ( 9 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 178 / 645 ( 28 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 93 / 180 ( 52 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M9Ks                                        ; 16 / 46 ( 35 % )           ;
; Total block memory bits                     ; 131,072 / 423,936 ( 31 % ) ;
; Total block memory implementation bits      ; 147,456 / 423,936 ( 35 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 7%               ;
; Peak interconnect usage (total/H/V)         ; 15% / 14% / 17%            ;
; Maximum fan-out                             ; 887                        ;
; Highest non-global fan-out                  ; 190                        ;
; Total fan-out                               ; 11953                      ;
; Average fan-out                             ; 3.34                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2435 / 10320 ( 24 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1492                  ; 0                              ;
;     -- Register only                        ; 117                   ; 0                              ;
;     -- Combinational with a register        ; 826                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1396                  ; 0                              ;
;     -- 3 input functions                    ; 449                   ; 0                              ;
;     -- <=2 input functions                  ; 473                   ; 0                              ;
;     -- Register only                        ; 117                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1984                  ; 0                              ;
;     -- arithmetic mode                      ; 334                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 943                   ; 0                              ;
;     -- Dedicated logic registers            ; 943 / 10320 ( 9 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 178 / 645 ( 28 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 93                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 131072                ; 0                              ;
; Total RAM block bits                        ; 147456                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 16 / 46 ( 34 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 573                   ; 2                              ;
;     -- Registered Input Connections         ; 536                   ; 0                              ;
;     -- Output Connections                   ; 36                    ; 539                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11981                 ; 545                            ;
;     -- Registered Connections               ; 6353                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 68                    ; 541                            ;
;     -- hard_block:auto_generated_inst       ; 541                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 24                    ; 2                              ;
;     -- Output Ports                         ; 35                    ; 4                              ;
;     -- Bidir Ports                          ; 34                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam0_data[0] ; B11   ; 7        ; 25           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[1] ; A10   ; 7        ; 21           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[2] ; B10   ; 7        ; 21           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[3] ; A9    ; 7        ; 16           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[4] ; B9    ; 7        ; 16           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[5] ; A8    ; 8        ; 16           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[6] ; B8    ; 8        ; 16           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[7] ; A7    ; 8        ; 11           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_href    ; A12   ; 7        ; 25           ; 24           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_pclk    ; B7    ; 8        ; 11           ; 24           ; 7            ; 79                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_vsync   ; A13   ; 7        ; 30           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[0] ; B3    ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[1] ; A2    ; 8        ; 5            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[2] ; B1    ; 1        ; 0            ; 22           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[3] ; C2    ; 1        ; 0            ; 22           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[4] ; G1    ; 1        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[5] ; F2    ; 1        ; 0            ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[6] ; F1    ; 1        ; 0            ; 19           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[7] ; F3    ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_href    ; A4    ; 8        ; 5            ; 24           ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_pclk    ; D1    ; 1        ; 0            ; 21           ; 21           ; 79                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_vsync   ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk      ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n    ; M1    ; 2        ; 0            ; 11           ; 21           ; 4                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam0_pwdn      ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam0_rst_n     ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam0_scl       ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_pwdn      ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_rst_n     ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_scl       ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_bl         ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_pclk       ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rst        ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; cam0_sda       ; B12   ; 7        ; 25           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                         ; -                   ;
; cam1_sda       ; B4    ; 8        ; 5            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                         ; -                   ;
; lcd_rgb[0]     ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[10]    ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[11]    ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[12]    ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[13]    ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[14]    ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[15]    ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[1]     ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[2]     ; T5    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[3]     ; R4    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[4]     ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[5]     ; T9    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[6]     ; R8    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[7]     ; T8    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[8]     ; R7    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; lcd_rgb[9]     ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1 (inverted)                                                     ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_data[10]   ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_data[11]   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_data[8]    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; cam0_pclk        ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; cam1_vsync       ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 14 / 26 ( 54 % ) ; 2.5V          ; --           ;
; 4        ; 9 / 27 ( 33 % )  ; 2.5V          ; --           ;
; 5        ; 17 / 25 ( 68 % ) ; 2.5V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ;
; 7        ; 17 / 26 ( 65 % ) ; 2.5V          ; --           ;
; 8        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; cam1_data[1]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; cam1_rst_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; cam1_href                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; cam1_vsync                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; cam0_pwdn                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; cam0_data[7]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; cam0_data[5]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; cam0_data[3]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; cam0_data[1]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; cam0_rst_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; cam0_href                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; cam0_vsync                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; cam1_data[2]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; cam1_data[0]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; cam1_sda                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; cam1_scl                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; cam1_pwdn                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; cam0_pclk                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; cam0_data[6]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; cam0_data[4]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; cam0_data[2]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; cam0_data[0]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; cam0_sda                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; cam0_scl                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; cam1_data[3]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cam1_pclk                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; cam1_data[6]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cam1_data[5]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cam1_data[7]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; cam1_data[4]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; lcd_rst                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; lcd_vs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; lcd_bl                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; lcd_pclk                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; lcd_rgb[3]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; lcd_rgb[1]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; lcd_rgb[10]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; lcd_rgb[8]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; lcd_rgb[6]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; lcd_rgb[15]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; lcd_rgb[13]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; lcd_rgb[11]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; lcd_de                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; lcd_hs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; lcd_rgb[4]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; lcd_rgb[2]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; lcd_rgb[0]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; lcd_rgb[9]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; lcd_rgb[7]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; lcd_rgb[5]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; lcd_rgb[14]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; lcd_rgb[12]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 2                                                                ;
; M Initial                     ; 2                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; sys_clk                                                          ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_rgb565_lcd                                  ; 2435 (1)    ; 943 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 93   ; 0            ; 1492 (1)     ; 117 (0)           ; 826 (0)          ; |ov5640_rgb565_lcd                                                                                                                                                                              ; work         ;
;    |lcd:u_lcd|                                      ; 191 (0)     ; 35 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (0)      ; 1 (0)             ; 34 (0)           ; |ov5640_rgb565_lcd|lcd:u_lcd                                                                                                                                                                    ; work         ;
;       |clk_div:u_clk_div|                           ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div                                                                                                                                                  ; work         ;
;       |lcd_driver:u_lcd_driver|                     ; 176 (176)   ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (154)    ; 0 (0)             ; 22 (22)          ; |ov5640_rgb565_lcd|lcd:u_lcd|lcd_driver:u_lcd_driver                                                                                                                                            ; work         ;
;       |rd_id:u_rd_id|                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |ov5640_rgb565_lcd|lcd:u_lcd|rd_id:u_rd_id                                                                                                                                                      ; work         ;
;    |ov5640_dri:u0_ov5640_dri|                       ; 586 (0)     ; 133 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 453 (0)      ; 10 (0)            ; 123 (0)          ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri                                                                                                                                                     ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data                                                                                                               ; work         ;
;       |i2c_dri:u_i2c_dr|                            ; 112 (112)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 10 (10)           ; 44 (44)          ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                    ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 438 (438)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 392 (392)    ; 0 (0)             ; 46 (46)          ; |ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                     ; work         ;
;    |ov5640_dri:u1_ov5640_dri|                       ; 575 (2)     ; 123 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 452 (2)      ; 10 (0)            ; 113 (0)          ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri                                                                                                                                                     ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data                                                                                                               ; work         ;
;       |i2c_dri:u_i2c_dr|                            ; 102 (102)   ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 10 (10)           ; 34 (34)          ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                    ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 435 (435)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 389 (389)    ; 0 (0)             ; 46 (46)          ; |ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                     ; work         ;
;    |picture_size:u_picture_size|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|picture_size:u_picture_size                                                                                                                                                  ; work         ;
;    |pll:u_pll|                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640_rgb565_lcd|pll:u_pll                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640_rgb565_lcd|pll:u_pll|altpll:altpll_component                                                                                                                                            ; work         ;
;          |pll_altpll:auto_generated|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                  ; work         ;
;    |sdram_top:u_sdram_top|                          ; 1080 (0)    ; 651 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 425 (0)      ; 96 (0)            ; 559 (0)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top                                                                                                                                                        ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 215 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (0)      ; 16 (0)            ; 88 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                    ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 78 (78)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 20 (20)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                              ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 102 (102)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 51 (51)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                            ; work         ;
;          |sdram_data:u_sdram_data|                  ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 17 (17)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                            ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 883 (319)   ; 549 (125)                 ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (176)    ; 80 (0)            ; 489 (143)        ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                      ; work         ;
;          |rdfifo:u0_rdfifo|                         ; 142 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 20 (0)            ; 86 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 142 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 20 (0)            ; 86 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_jol1:auto_generated|         ; 142 (54)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (14)      ; 20 (8)            ; 86 (2)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:ws_dgrp|      ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe4|         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:ws_brp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                   |dffpipe_se9:ws_bwp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |rdfifo:u1_rdfifo|                         ; 141 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 21 (0)            ; 85 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 141 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 21 (0)            ; 85 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_jol1:auto_generated|         ; 141 (54)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (14)      ; 21 (9)            ; 85 (2)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:ws_dgrp|      ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe4|         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_msb|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb                    ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_msb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb                     ; work         ;
;                   |dffpipe_se9:ws_brp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                   |dffpipe_se9:ws_bwp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u0_wrfifo|                         ; 140 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 88 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 140 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 88 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_0ol1:auto_generated|         ; 140 (55)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (14)      ; 19 (7)            ; 88 (4)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_1e8:rs_dgwp|      ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe11|        ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_msb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:rs_brp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp                               ; work         ;
;                   |dffpipe_se9:rs_bwp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u1_wrfifo|                         ; 141 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 20 (0)            ; 87 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 141 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 20 (0)            ; 87 (0)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_0ol1:auto_generated|         ; 141 (55)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (14)      ; 20 (8)            ; 87 (4)           ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_1e8:rs_dgwp|      ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe11|        ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_msb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                     ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_se9:rs_brp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp                               ; work         ;
;                   |dffpipe_se9:rs_bwp|              ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cam0_rst_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam0_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam0_scl       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam1_rst_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam1_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam1_scl       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_bl         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rst        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_pclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam0_sda       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; cam1_sda       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; lcd_rgb[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[4]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; lcd_rgb[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[10]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; lcd_rgb[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[13]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[14]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[15]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; cam1_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam0_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam1_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam0_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam0_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam0_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_data[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam0_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam0_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_data[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam0_data[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam1_data[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam0_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_data[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam0_data[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam1_data[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam0_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam1_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam0_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cam0_sda                                                                                                                                                                       ;                   ;         ;
; cam1_sda                                                                                                                                                                       ;                   ;         ;
; sdram_data[0]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                       ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                       ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder                                                                ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                       ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder                                                                ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                                ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                       ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                       ; 0                 ; 6       ;
; sdram_data[8]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]~feeder                                                                ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                                ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                      ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]~feeder                                                               ; 1                 ; 6       ;
; lcd_rgb[0]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[1]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[2]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[3]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[4]                                                                                                                                                                     ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                       ; 0                 ; 6       ;
; lcd_rgb[5]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[6]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[7]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[8]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[9]                                                                                                                                                                     ;                   ;         ;
; lcd_rgb[10]                                                                                                                                                                    ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                       ; 1                 ; 6       ;
; lcd_rgb[11]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[12]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[13]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[14]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[15]                                                                                                                                                                    ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                       ; 1                 ; 6       ;
; sys_rst_n                                                                                                                                                                      ;                   ;         ;
; sys_clk                                                                                                                                                                        ;                   ;         ;
; cam1_pclk                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                             ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12      ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 0       ;
; cam0_pclk                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                             ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12      ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; 0                 ; 0       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; 0                 ; 0       ;
; cam1_data[0]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                            ; 0                 ; 6       ;
; cam1_href                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                              ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                            ; 0                 ; 6       ;
; cam0_data[0]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                            ; 0                 ; 6       ;
; cam0_href                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                              ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                            ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                            ; 0                 ; 6       ;
; cam1_data[1]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                            ; 0                 ; 6       ;
; cam0_data[1]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                            ; 0                 ; 6       ;
; cam1_data[2]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                            ; 1                 ; 6       ;
; cam0_data[2]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                            ; 0                 ; 6       ;
; cam1_data[3]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                            ; 0                 ; 6       ;
; cam0_data[3]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                            ; 0                 ; 6       ;
; cam1_data[4]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                            ; 1                 ; 6       ;
; cam0_data[4]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                            ; 1                 ; 6       ;
; cam1_data[5]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                            ; 1                 ; 6       ;
; cam0_data[5]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                            ; 0                 ; 6       ;
; cam1_data[6]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                            ; 1                 ; 6       ;
; cam0_data[6]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                            ; 1                 ; 6       ;
; cam1_data[7]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; 1                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                            ; 1                 ; 6       ;
; cam0_data[7]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                            ; 0                 ; 6       ;
; cam1_vsync                                                                                                                                                                     ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; 0                 ; 6       ;
; cam0_vsync                                                                                                                                                                     ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; cam0_pclk                                                                                                                                                   ; PIN_B7             ; 79      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cam1_pclk                                                                                                                                                   ; PIN_D1             ; 79      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|clk_div:u_clk_div|Selector0                                                                                                                       ; LCCOMB_X19_Y12_N28 ; 103     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal4~6                                                                                                                  ; LCCOMB_X23_Y14_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan6~15                                                                                                              ; LCCOMB_X23_Y14_N18 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan7~20                                                                                                              ; LCCOMB_X26_Y15_N24 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1                                                                                                                  ; LCCOMB_X24_Y11_N24 ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                                                                                                            ; FF_X25_Y12_N1      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                             ; LCCOMB_X14_Y23_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]~14                                                                                                         ; LCCOMB_X11_Y10_N0  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]~0                                                                                                    ; LCCOMB_X12_Y10_N26 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                           ; FF_X32_Y12_N7      ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                           ; FF_X13_Y10_N3      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                           ; FF_X12_Y10_N25     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                        ; LCCOMB_X23_Y8_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                           ; FF_X16_Y10_N9      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                             ; LCCOMB_X3_Y21_N20  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|comb~1                                                                                                                             ; LCCOMB_X16_Y14_N22 ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Equal0~2                                                                                                          ; LCCOMB_X33_Y12_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]~0                                                                                                      ; LCCOMB_X12_Y8_N8   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]~20                                                                                                         ; LCCOMB_X9_Y7_N30   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                           ; FF_X33_Y12_N13     ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                           ; FF_X12_Y7_N1       ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                           ; FF_X9_Y7_N1        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                        ; LCCOMB_X11_Y8_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                           ; FF_X12_Y8_N7       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                ; PLL_1              ; 510     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                ; PLL_1              ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                ; PLL_1              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                     ; LCCOMB_X16_Y14_N10 ; 887     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                             ; LCCOMB_X19_Y16_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                               ; LCCOMB_X17_Y19_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                               ; LCCOMB_X21_Y18_N8  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                               ; LCCOMB_X19_Y17_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                                          ; LCCOMB_X19_Y18_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                  ; LCCOMB_X18_Y16_N28 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                 ; LCCOMB_X17_Y16_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                              ; FF_X17_Y16_N11     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector1~5                                                                                         ; LCCOMB_X16_Y15_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always8~0                                                                                           ; LCCOMB_X17_Y14_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always9~0                                                                                           ; LCCOMB_X17_Y14_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0 ; LCCOMB_X24_Y15_N0  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                   ; LCCOMB_X24_Y7_N12  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~1                   ; LCCOMB_X24_Y6_N18  ; 29      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                   ; LCCOMB_X16_Y12_N12 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~1                   ; LCCOMB_X18_Y12_N18 ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~2                                                                                 ; LCCOMB_X17_Y15_N20 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr~0                                                                                    ; LCCOMB_X24_Y13_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr~0                                                                                    ; LCCOMB_X22_Y15_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_flag~1                                                                                     ; LCCOMB_X16_Y15_N24 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~1                   ; LCCOMB_X16_Y22_N28 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~0                   ; LCCOMB_X14_Y23_N16 ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~1                   ; LCCOMB_X14_Y18_N30 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~0                   ; LCCOMB_X3_Y21_N24  ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                     ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                   ; PIN_M1             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; lcd:u_lcd|clk_div:u_clk_div|Selector0                                        ; LCCOMB_X19_Y12_N28 ; 103     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                            ; FF_X32_Y12_N7      ; 89      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                            ; FF_X33_Y12_N13     ; 89      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 510     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 25      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                      ; LCCOMB_X16_Y14_N10 ; 887     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sys_rst_n                                                                    ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                 ; 190     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                 ; 189     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                 ; 186     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                 ; 184     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                 ; 177     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                 ; 173     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                 ; 165     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                 ; 165     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                 ; 110     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                 ; 108     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                 ; 103     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                 ; 102     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                 ; 101     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                 ; 101     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                 ; 97      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                 ; 97      ;
; cam0_pclk~input                                                                                                                                                                          ; 79      ;
; cam1_pclk~input                                                                                                                                                                          ; 79      ;
; ov5640_dri:u1_ov5640_dri|comb~1                                                                                                                                                          ; 66      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|v_sync~0                                                                                                                                               ; 48      ;
; picture_size:u_picture_size|Equal3~0                                                                                                                                                     ; 46      ;
; picture_size:u_picture_size|Equal2~0                                                                                                                                                     ; 45      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_flag                                                                                                                    ; 42      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|v_sync~1                                                                                                                                               ; 39      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                        ; 37      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                        ; 35      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~1                                                ; 33      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~0                                                ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~0                                                ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~1                                                ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~1                                                ; 32      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                          ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~1                                                ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                ; 30      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                ; 30      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                          ; 27      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                          ; 25      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]~0                                                                                                                                   ; 23      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]~0                                                                                                                                 ; 23      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                        ; 23      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                         ; 23      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                        ; 22      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                          ; 22      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                         ; 22      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                         ; 22      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                         ; 22      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                        ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                          ; 21      ;
; picture_size:u_picture_size|Equal1~0                                                                                                                                                     ; 21      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                         ; 21      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                         ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ; 20      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|op_1~20                                                      ; 20      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                         ; 20      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                               ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_flag~1                                                                                                                  ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~2                                                                                                              ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                    ; 19      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                         ; 19      ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                            ; 18      ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                            ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                          ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~20                                                      ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~18                                                      ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                              ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                               ; 17      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~1                                                                                                                                               ; 17      ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                          ; 16      ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                          ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always9~0                                                                                                                        ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~8                                                                                                                      ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                          ; 16      ;
; picture_size:u_picture_size|Equal1~1                                                                                                                                                     ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan7~9                                                                                                                      ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                              ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr~0                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr~0                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always8~0                                                                                                                        ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~17                                                                                                                     ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                            ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add7~32                                                                                                                          ; 14      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always7~0                                                                                                                        ; 14      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                                                          ; 14      ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                     ; 13      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                     ; 13      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; 12      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                                        ; 12      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                                        ; 12      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]~3                                                                                          ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                            ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; 11      ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                        ; 11      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                        ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal4~6                                                                                                                                               ; 11      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                              ; 11      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                              ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan6~15                                                                                                                                           ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan7~20                                                                                                                                           ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                             ; 11      ;
; cam0_href~input                                                                                                                                                                          ; 10      ;
; cam1_href~input                                                                                                                                                                          ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                            ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                   ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                   ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal1~1                                                                                               ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                         ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                         ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                         ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                         ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[4]                                                   ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                   ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[4]                                                   ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                   ; 9       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                         ; 9       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                         ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                   ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                   ; 8       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                        ; 8       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                        ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                             ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; 7       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                       ; 7       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                   ; 7       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]~20                                                                                                                                      ; 7       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]~14                                                                                                                                      ; 7       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                            ; 7       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                            ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                             ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always6~0                                                                                                                        ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~0                                                                                                                       ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~0                                                                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal1~0                                                                                               ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~1                                                                                                 ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                           ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                             ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                           ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                             ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector8~0                                                                                                                                    ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                             ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                               ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                               ; 6       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                            ; 5       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                            ; 5       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                            ; 5       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                            ; 5       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                              ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~1                                                                                                                       ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~1                                                                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor10                        ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[11]                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor10                        ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[11]                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[15]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[15]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[13]                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~0                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~2                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~1                                                                                                   ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                              ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Equal0~2                                                                                                                                       ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                              ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                   ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                           ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                            ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                           ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector8~0                                                                                                                                    ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                   ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                           ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                            ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                           ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|v_back~0                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|op_1~20                                                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; 4       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                            ; 4       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; 4       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                            ; 4       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                              ; 4       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~9                                                                                                                          ; 4       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~16                                                                                                                      ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~17                                                                                                                      ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~3                                                                                                                          ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~2                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~1                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~1                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~1                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~1                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~5                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~3                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~6                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_b[10]~0                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_a[10]                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_b[10]~0                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_a[10]                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~1                              ; 4       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                   ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor5                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor8                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_flag                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]~2                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                        ; 4       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                                                                                                                                   ; 4       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[21]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[21]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[20]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[19]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[19]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[18]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[17]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[17]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[16]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[15]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[13]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[12]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[10]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_flag~0                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~1                                                                                              ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add9~8                                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal0~2                                                                                                 ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~1                                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                             ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                               ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~5                              ; 3       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|always1~1                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~5                              ; 3       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|always1~0                                                                                                                 ; 3       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                              ; 3       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                            ; 3       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                 ; 3       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                            ; 3       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                 ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr9~21                                                                                                                      ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr5~0                                                                                                                       ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                       ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~4                                                                                                                      ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~8                                                                                                                          ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr9~21                                                                                                                      ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr5~0                                                                                                                       ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~11                                                                                                                     ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~2                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~2                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~2                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~4                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~2                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|cntr_cout[8]~0                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|cntr_cout[8]~0                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector1~5                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~0                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan1~1                                                                                            ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector14~0                                                                                                                                   ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector14~0                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan5~22                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan3~20                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[4]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[7]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[10]   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[11]   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[4]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[7]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[10] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[11] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[4]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[7]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[10] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[11] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor2                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[4]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[7]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[10]   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[11]   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~8                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_rd_sdram                                                                                                             ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                                                                                                                                       ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                               ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                                                                                                                                       ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                               ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[18]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[10]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~13                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~3                                                                                                   ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                                                                                                                                               ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                                                                                                                                               ; 3       ;
; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal0~4                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal0~3                                                                                                 ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~5                                                                                                                                   ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~5                                                                                                                                   ; 3       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add0~6                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                            ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                                                                                                                                            ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                                                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                         ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                              ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                              ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                              ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                               ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                               ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                               ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                              ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                              ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                              ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                               ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                               ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~20                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~18                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                             ; 3       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                                             ; 3       ;
; cam0_data[7]~input                                                                                                                                                                       ; 2       ;
; cam1_data[7]~input                                                                                                                                                                       ; 2       ;
; cam0_data[6]~input                                                                                                                                                                       ; 2       ;
; cam1_data[6]~input                                                                                                                                                                       ; 2       ;
; cam0_data[5]~input                                                                                                                                                                       ; 2       ;
; cam1_data[5]~input                                                                                                                                                                       ; 2       ;
; cam0_data[4]~input                                                                                                                                                                       ; 2       ;
; cam1_data[4]~input                                                                                                                                                                       ; 2       ;
; cam0_data[3]~input                                                                                                                                                                       ; 2       ;
; cam1_data[3]~input                                                                                                                                                                       ; 2       ;
; cam0_data[2]~input                                                                                                                                                                       ; 2       ;
; cam1_data[2]~input                                                                                                                                                                       ; 2       ;
; cam0_data[1]~input                                                                                                                                                                       ; 2       ;
; cam1_data[1]~input                                                                                                                                                                       ; 2       ;
; cam0_data[0]~input                                                                                                                                                                       ; 2       ;
; cam1_data[0]~input                                                                                                                                                                       ; 2       ;
; sys_rst_n~input                                                                                                                                                                          ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add9~10                                                                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~18                                                                                                                     ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~15                                                                                                                                  ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~15                                                                                                                                  ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add0~8                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add0~7                                                                                                                                                 ; 2       ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|always1~0                                                                                                                 ; 2       ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|always1~1                                                                                                                 ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                                       ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~88                                                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~73                                                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~3                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~2                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux7~4                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux7~3                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~8                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~5                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~45                                                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~43                                                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~0                                                                                                                          ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~34                                                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr0~5                                                                                                                       ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr1~3                                                                                                                       ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~0                                                                                                                       ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~16                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~80                                                                                                                         ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux4~6                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux4~5                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~68                                                                                                                         ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~4                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~3                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux7~5                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux7~4                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux7~2                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~8                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~5                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~40                                                                                                                         ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~38                                                                                                                         ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~1                                                                                                                          ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~29                                                                                                                         ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr0~5                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr1~3                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~0                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~16                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~0                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~4                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan1~5                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan5~10                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[1]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[3]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[6]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[9]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector1~1                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[1]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[3]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[9]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[1]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[3]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[9]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[1]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[3]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[6]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[9]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~16                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~14                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~11                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~10                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~7                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~5                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~1                                                                                                                       ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Equal0~0                                                                                                                        ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~1                                                                                                                       ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Equal0~0                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~6                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~1                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~0                                                                                                                      ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                        ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                        ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                                                                                                                                               ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                                                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr0_addr[22]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]~0                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux0~0                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~9                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~7                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux5~2                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan1~0                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                     ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                                                                                                                                        ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]~18                                                                                                                                      ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                                                                                                                                     ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                                                                                                                                        ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]~12                                                                                                                                      ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                                                                                                                                      ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                                                      ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal4~2                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add9~7                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add9~6                                                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~0                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]~0                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~0                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~0                                                                                                 ; 2       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan2~15                                                                                                                                           ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~3                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~2                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~0                                                                                                                                                 ; 2       ;
; picture_size:u_picture_size|Equal2~1                                                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add6~16                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add6~14                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add6~12                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add6~2                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                         ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                                                               ; 2       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                                                               ; 2       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                           ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~10                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~8                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~6                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~4                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~2                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~0                                                                                                                                                 ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan3~20                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_idle~feeder                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1~feeder                                                                                                             ; 1       ;
; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en~feeder                                                                                                                                                  ; 1       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync~feeder                                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]~feeder                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]~feeder                                                                                    ; 1       ;
; cam0_vsync~input                                                                                                                                                                         ; 1       ;
; cam1_vsync~input                                                                                                                                                                         ; 1       ;
; sys_clk~input                                                                                                                                                                            ; 1       ;
; lcd_rgb[15]~input                                                                                                                                                                        ; 1       ;
; lcd_rgb[10]~input                                                                                                                                                                        ; 1       ;
; lcd_rgb[4]~input                                                                                                                                                                         ; 1       ;
; sdram_data[15]~input                                                                                                                                                                     ; 1       ;
; sdram_data[14]~input                                                                                                                                                                     ; 1       ;
; sdram_data[13]~input                                                                                                                                                                     ; 1       ;
; sdram_data[12]~input                                                                                                                                                                     ; 1       ;
; sdram_data[11]~input                                                                                                                                                                     ; 1       ;
; sdram_data[10]~input                                                                                                                                                                     ; 1       ;
; sdram_data[9]~input                                                                                                                                                                      ; 1       ;
; sdram_data[8]~input                                                                                                                                                                      ; 1       ;
; sdram_data[7]~input                                                                                                                                                                      ; 1       ;
; sdram_data[6]~input                                                                                                                                                                      ; 1       ;
; sdram_data[5]~input                                                                                                                                                                      ; 1       ;
; sdram_data[4]~input                                                                                                                                                                      ; 1       ;
; sdram_data[3]~input                                                                                                                                                                      ; 1       ;
; sdram_data[2]~input                                                                                                                                                                      ; 1       ;
; sdram_data[1]~input                                                                                                                                                                      ; 1       ;
; sdram_data[0]~input                                                                                                                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]~0                                                                                                                  ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]~0                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag~0                                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag~0                                                                                                                                      ; 1       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_50m~0                                                                                                                                                    ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0                                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0                                                                                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~0                                                                                            ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan7~8                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector21~17                                                                                                                                  ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector21~16                                                                                                                                  ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector21~17                                                                                                                                  ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector21~16                                                                                                                                  ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~14                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~13                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~23                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~22                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~12                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~11                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr2~10                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr2~9                                                                                                                       ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~18                                                                                                                         ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~17                                                                                                                         ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~16                                                                                                                         ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~15                                                                                                                         ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~116                                                                                                                        ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~115                                                                                                                        ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~114                                                                                                                        ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~113                                                                                                                        ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~20                                                                                                                         ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~19                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~14                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~13                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~23                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~22                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~12                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~11                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr2~10                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr2~9                                                                                                                       ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux3~10                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux3~9                                                                                                                          ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~18                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~17                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~16                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~15                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~126                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~125                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~124                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~123                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~18                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~17                                                                                                                         ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~122                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~121                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~14                                                                                                                                   ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~5                                                                                                                                    ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~4                                                                                                                                    ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~14                                                                                                                                   ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~5                                                                                                                                    ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector9~4                                                                                                                                    ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~120                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux6~119                                                                                                                        ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr3~16                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~21                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~20                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~12                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~21                                                                                                                      ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr10~24                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr10~23                                                                                                                     ; 1       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr12~18                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr3~16                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr10~24                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr10~23                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr12~18                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~22                                                                                                                      ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~21                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~20                                                                                                                     ; 1       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr7~12                                                                                                                      ; 1       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add0~9                                                                                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add5~56                                                                                                                          ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y9_N0, M9K_X27_Y7_N0, M9K_X27_Y8_N0, M9K_X27_Y6_N0     ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y13_N0, M9K_X15_Y11_N0, M9K_X15_Y12_N0, M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y21_N0, M9K_X15_Y22_N0, M9K_X15_Y23_N0, M9K_X15_Y20_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y17_N0, M9K_X15_Y16_N0, M9K_X15_Y18_N0, M9K_X15_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,084 / 32,401 ( 10 % ) ;
; C16 interconnects     ; 38 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,516 / 21,816 ( 7 % )  ;
; Direct links          ; 568 / 32,401 ( 2 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 1,456 / 10,320 ( 14 % ) ;
; R24 interconnects     ; 70 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 1,643 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.68) ; Number of LABs  (Total = 178) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 3                             ;
; 3                                           ; 5                             ;
; 4                                           ; 3                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 0                             ;
; 11                                          ; 7                             ;
; 12                                          ; 2                             ;
; 13                                          ; 5                             ;
; 14                                          ; 13                            ;
; 15                                          ; 25                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.78) ; Number of LABs  (Total = 178) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 131                           ;
; 1 Clock                            ; 119                           ;
; 1 Clock enable                     ; 49                            ;
; 1 Sync. clear                      ; 3                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.10) ; Number of LABs  (Total = 178) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 8                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 6                             ;
; 6                                            ; 0                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 8                             ;
; 16                                           ; 23                            ;
; 17                                           ; 22                            ;
; 18                                           ; 10                            ;
; 19                                           ; 6                             ;
; 20                                           ; 2                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 6                             ;
; 24                                           ; 9                             ;
; 25                                           ; 8                             ;
; 26                                           ; 12                            ;
; 27                                           ; 9                             ;
; 28                                           ; 8                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 3                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.71) ; Number of LABs  (Total = 178) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 21                            ;
; 2                                               ; 21                            ;
; 3                                               ; 23                            ;
; 4                                               ; 17                            ;
; 5                                               ; 6                             ;
; 6                                               ; 10                            ;
; 7                                               ; 6                             ;
; 8                                               ; 7                             ;
; 9                                               ; 13                            ;
; 10                                              ; 8                             ;
; 11                                              ; 11                            ;
; 12                                              ; 9                             ;
; 13                                              ; 5                             ;
; 14                                              ; 6                             ;
; 15                                              ; 11                            ;
; 16                                              ; 3                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.48) ; Number of LABs  (Total = 178) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 7                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 11                            ;
; 7                                            ; 5                             ;
; 8                                            ; 9                             ;
; 9                                            ; 6                             ;
; 10                                           ; 10                            ;
; 11                                           ; 12                            ;
; 12                                           ; 12                            ;
; 13                                           ; 12                            ;
; 14                                           ; 11                            ;
; 15                                           ; 10                            ;
; 16                                           ; 7                             ;
; 17                                           ; 5                             ;
; 18                                           ; 4                             ;
; 19                                           ; 8                             ;
; 20                                           ; 7                             ;
; 21                                           ; 3                             ;
; 22                                           ; 5                             ;
; 23                                           ; 5                             ;
; 24                                           ; 2                             ;
; 25                                           ; 6                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 93        ; 0            ; 93        ; 0            ; 0            ; 93        ; 93        ; 0            ; 93        ; 93        ; 0            ; 69           ; 0            ; 0            ; 0            ; 0            ; 69           ; 0            ; 0            ; 0            ; 0            ; 69           ; 0            ; 0            ; 0            ; 0            ; 0            ; 93        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 93           ; 0         ; 93           ; 93           ; 0         ; 0         ; 93           ; 0         ; 0         ; 93           ; 24           ; 93           ; 93           ; 93           ; 93           ; 24           ; 93           ; 93           ; 93           ; 93           ; 24           ; 93           ; 93           ; 93           ; 93           ; 93           ; 0         ; 93           ; 93           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cam0_rst_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_rst_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_bl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rst            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                       ;
+-------------------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                             ; Destination Clock(s)                              ; Delay Added in ns ;
+-------------------------------------------------------------+---------------------------------------------------+-------------------+
; cam0_pclk,u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 33.9              ;
; cam1_pclk,u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 29.5              ;
; u_pll|altpll_component|auto_generated|pll1|clk[0]           ; cam1_pclk                                         ; 9.6               ;
; u_pll|altpll_component|auto_generated|pll1|clk[0]           ; cam0_pclk                                         ; 6.0               ;
; u_pll|altpll_component|auto_generated|pll1|clk[0]           ; cam0_pclk,cam1_pclk                               ; 3.1               ;
; u_pll|altpll_component|auto_generated|pll1|clk[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.0               ;
+-------------------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                         ; Destination Register                                                                                                                                                                 ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.266             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.216             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.213             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 4.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.021             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.021             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 4.021             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 4.004             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.955             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.955             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.955             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.948             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.948             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.948             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.930             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.930             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.930             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.830             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.825             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.822             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.797             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.790             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.763             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.763             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.763             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.761             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.761             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.761             ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.738             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.709             ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.690             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.681             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.681             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.681             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.666             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.666             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.650             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.650             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.594             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.594             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.594             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.528             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.528             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.495             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.495             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.461             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.461             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 3.461             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.235             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.175             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.175             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.143             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 3.143             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 2.530             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 2.300             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; 1.999             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.975             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.975             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.807             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.807             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.774             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.454             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 1.454             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                         ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 1.400             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                         ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 1.391             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                         ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 1.388             ;
; cam0_pclk                                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; 0.466             ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                      ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 0.355             ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                      ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 0.355             ;
; sys_rst_n                                                                                                                                                               ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 0.355             ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                                                               ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                        ; 0.355             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; 0.233             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; 0.215             ;
; cam1_pclk                                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; 0.207             ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                                                                                                                              ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                                                                                                                                           ; 0.030             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; 0.022             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; 0.022             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; 0.022             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; 0.019             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; 0.019             ;
; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; 0.017             ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                                                                                                                              ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                                                                                                                                           ; 0.017             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; 0.013             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "ov5640_rgb565_lcd"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ol1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_jol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(116): *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(116): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe4|dffe5a*}]
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(117): *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(117): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a*}]
Warning (332060): Node: lcd:u_lcd|clk_div:u_clk_div|clk_10m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    cam0_pclk
    Info (332111):   20.000    cam1_pclk
    Info (332111):   20.000      sys_clk
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node lcd:u_lcd|clk_div:u_clk_div|Selector0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lcd_pclk~output
Info (176353): Automatically promoted node ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0
Info (176353): Automatically promoted node ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~2
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_dri:u1_ov5640_dri|comb~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.58 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169180): Following 58 pins must use external clamping diodes.
    Info (169178): Pin cam0_sda uses I/O standard 2.5 V at B12
    Info (169178): Pin cam1_sda uses I/O standard 2.5 V at B4
    Info (169178): Pin sdram_data[0] uses I/O standard 2.5 V at P14
    Info (169178): Pin sdram_data[1] uses I/O standard 2.5 V at M12
    Info (169178): Pin sdram_data[2] uses I/O standard 2.5 V at N14
    Info (169178): Pin sdram_data[3] uses I/O standard 2.5 V at L12
    Info (169178): Pin sdram_data[4] uses I/O standard 2.5 V at L13
    Info (169178): Pin sdram_data[5] uses I/O standard 2.5 V at L14
    Info (169178): Pin sdram_data[6] uses I/O standard 2.5 V at L11
    Info (169178): Pin sdram_data[7] uses I/O standard 2.5 V at K12
    Info (169178): Pin sdram_data[8] uses I/O standard 2.5 V at G16
    Info (169178): Pin sdram_data[9] uses I/O standard 2.5 V at J11
    Info (169178): Pin sdram_data[10] uses I/O standard 2.5 V at J16
    Info (169178): Pin sdram_data[11] uses I/O standard 2.5 V at J15
    Info (169178): Pin sdram_data[12] uses I/O standard 2.5 V at K16
    Info (169178): Pin sdram_data[13] uses I/O standard 2.5 V at K15
    Info (169178): Pin sdram_data[14] uses I/O standard 2.5 V at L16
    Info (169178): Pin sdram_data[15] uses I/O standard 2.5 V at L15
    Info (169178): Pin lcd_rgb[0] uses I/O standard 2.5 V at T6
    Info (169178): Pin lcd_rgb[1] uses I/O standard 2.5 V at R5
    Info (169178): Pin lcd_rgb[2] uses I/O standard 2.5 V at T5
    Info (169178): Pin lcd_rgb[3] uses I/O standard 2.5 V at R4
    Info (169178): Pin lcd_rgb[4] uses I/O standard 2.5 V at T4
    Info (169178): Pin lcd_rgb[5] uses I/O standard 2.5 V at T9
    Info (169178): Pin lcd_rgb[6] uses I/O standard 2.5 V at R8
    Info (169178): Pin lcd_rgb[7] uses I/O standard 2.5 V at T8
    Info (169178): Pin lcd_rgb[8] uses I/O standard 2.5 V at R7
    Info (169178): Pin lcd_rgb[9] uses I/O standard 2.5 V at T7
    Info (169178): Pin lcd_rgb[10] uses I/O standard 2.5 V at R6
    Info (169178): Pin lcd_rgb[11] uses I/O standard 2.5 V at R11
    Info (169178): Pin lcd_rgb[12] uses I/O standard 2.5 V at T11
    Info (169178): Pin lcd_rgb[13] uses I/O standard 2.5 V at R10
    Info (169178): Pin lcd_rgb[14] uses I/O standard 2.5 V at T10
    Info (169178): Pin lcd_rgb[15] uses I/O standard 2.5 V at R9
    Info (169178): Pin sys_rst_n uses I/O standard 2.5 V at M1
    Info (169178): Pin sys_clk uses I/O standard 2.5 V at E1
    Info (169178): Pin cam1_pclk uses I/O standard 2.5 V at D1
    Info (169178): Pin cam0_pclk uses I/O standard 2.5 V at B7
    Info (169178): Pin cam1_data[0] uses I/O standard 2.5 V at B3
    Info (169178): Pin cam1_href uses I/O standard 2.5 V at A4
    Info (169178): Pin cam0_data[0] uses I/O standard 2.5 V at B11
    Info (169178): Pin cam0_href uses I/O standard 2.5 V at A12
    Info (169178): Pin cam1_data[1] uses I/O standard 2.5 V at A2
    Info (169178): Pin cam0_data[1] uses I/O standard 2.5 V at A10
    Info (169178): Pin cam1_data[2] uses I/O standard 2.5 V at B1
    Info (169178): Pin cam0_data[2] uses I/O standard 2.5 V at B10
    Info (169178): Pin cam1_data[3] uses I/O standard 2.5 V at C2
    Info (169178): Pin cam0_data[3] uses I/O standard 2.5 V at A9
    Info (169178): Pin cam1_data[4] uses I/O standard 2.5 V at G1
    Info (169178): Pin cam0_data[4] uses I/O standard 2.5 V at B9
    Info (169178): Pin cam1_data[5] uses I/O standard 2.5 V at F2
    Info (169178): Pin cam0_data[5] uses I/O standard 2.5 V at A8
    Info (169178): Pin cam1_data[6] uses I/O standard 2.5 V at F1
    Info (169178): Pin cam0_data[6] uses I/O standard 2.5 V at B8
    Info (169178): Pin cam1_data[7] uses I/O standard 2.5 V at F3
    Info (169178): Pin cam0_data[7] uses I/O standard 2.5 V at A7
    Info (169178): Pin cam1_vsync uses I/O standard 2.5 V at A5
    Info (169178): Pin cam0_vsync uses I/O standard 2.5 V at A13
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5586 megabytes
    Info: Processing ended: Fri Dec 20 09:29:39 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/ov5640/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.fit.smsg.


