Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Wed Jul  6 01:19:30 2022
| Host             : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file digilent_nexys4ddr_power.rpt
| Design           : digilent_nexys4ddr
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.693        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.585        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 81.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        8 |       --- |             --- |
| Slice Logic              |     0.014 |    40919 |       --- |             --- |
|   CARRY4                 |     0.007 |     2137 |     15850 |           13.48 |
|   LUT as Logic           |     0.006 |    20835 |     63400 |           32.86 |
|   LUT as Distributed RAM |    <0.001 |      144 |     19000 |            0.76 |
|   Register               |    <0.001 |    10685 |    126800 |            8.43 |
|   F7/F8 Muxes            |    <0.001 |     4255 |     63400 |            6.71 |
|   LUT as Shift Register  |    <0.001 |        2 |     19000 |            0.01 |
|   Others                 |     0.000 |       47 |       --- |             --- |
| Signals                  |     0.008 |    25494 |       --- |             --- |
| Block RAM                |     0.035 |     23.5 |       135 |           17.41 |
| MMCM                     |     0.118 |        1 |         6 |           16.67 |
| DSPs                     |     0.000 |        4 |       240 |            1.67 |
| I/O                      |     0.382 |       66 |       210 |           31.43 |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     0.693 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.105 |       0.088 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.120 |       0.102 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.177 |       0.173 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+----------------------------------+-----------------+
| Clock                            | Domain                           | Constraint (ns) |
+----------------------------------+----------------------------------+-----------------+
| clk100                           | clk100                           |            10.0 |
| soc_builder_subfragments_mmcm_fb | soc_builder_subfragments_mmcm_fb |            10.0 |
| soc_crg_clkout0                  | soc_crg_clkout0                  |            13.3 |
| soc_crg_clkout1                  | soc_crg_clkout1                  |             6.7 |
| soc_crg_clkout2                  | soc_crg_clkout2                  |             6.7 |
| soc_crg_clkout3                  | soc_crg_clkout3                  |             5.0 |
+----------------------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| digilent_nexys4ddr         |     0.585 |
|   Cfu                      |     0.024 |
|     m00                    |     0.001 |
|     m01                    |     0.001 |
|     m02                    |     0.001 |
|     m03                    |     0.002 |
|     m04                    |     0.001 |
|     m05                    |     0.001 |
|     m06                    |     0.001 |
|     m07                    |     0.001 |
|     m08                    |     0.001 |
|     m09                    |     0.001 |
|     m10                    |     0.001 |
|     m11                    |     0.001 |
|     m12                    |     0.001 |
|     m13                    |     0.001 |
|     m14                    |     0.001 |
|     m15                    |     0.001 |
|   IOBUF                    |     0.007 |
|   IOBUFDS                  |     0.006 |
|     OBUFTDS                |     0.006 |
|   IOBUFDS_1                |     0.006 |
|     OBUFTDS                |     0.006 |
|   IOBUF_1                  |     0.008 |
|   IOBUF_10                 |     0.008 |
|   IOBUF_11                 |     0.007 |
|   IOBUF_12                 |     0.007 |
|   IOBUF_13                 |     0.007 |
|   IOBUF_14                 |     0.007 |
|   IOBUF_15                 |     0.007 |
|   IOBUF_2                  |     0.007 |
|   IOBUF_3                  |     0.008 |
|   IOBUF_4                  |     0.007 |
|   IOBUF_5                  |     0.007 |
|   IOBUF_6                  |     0.008 |
|   IOBUF_7                  |     0.008 |
|   IOBUF_8                  |     0.007 |
|   IOBUF_9                  |     0.007 |
|   OBUFDS                   |     0.008 |
|   VexRiscv                 |     0.012 |
|     IBusCachedPlugin_cache |     0.002 |
|     dataCache_1            |     0.002 |
+----------------------------+-----------+


