

================================================================
== Vivado HLS Report for 'copy_b3'
================================================================
* Date:           Wed Nov  7 23:47:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: c3_b_i9_read (4)  [1/1] 0.00ns
:0  %c3_b_i9_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %c3_b_i9)

ST_1: c3_b_i9_cast1 (5)  [1/1] 0.00ns
:1  %c3_b_i9_cast1 = zext i30 %c3_b_i9_read to i32

ST_1: in_addr (6)  [1/1] 0.00ns
:2  %in_addr = getelementptr float* %in_r, i32 %c3_b_i9_cast1

ST_1: in_addr_rd_req (8)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 2>: 8.75ns
ST_2: in_addr_rd_req (8)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 3>: 8.75ns
ST_3: in_addr_rd_req (8)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 4>: 8.75ns
ST_4: in_addr_rd_req (8)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 5>: 8.75ns
ST_5: in_addr_rd_req (8)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 6>: 8.75ns
ST_6: in_addr_rd_req (8)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)


 <State 7>: 8.75ns
ST_7: StgValue_19 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [12 x i8]* @p_str7, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: in_addr_rd_req (8)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:71
:4  %in_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 16)

ST_7: StgValue_21 (9)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:70
:5  br label %1


 <State 8>: 8.75ns
ST_8: i (11)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_14, %2 ]

ST_8: i_cast1 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:1  %i_cast1 = zext i5 %i to i32

ST_8: exitcond (13)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:70
:2  %exitcond = icmp eq i5 %i, -16

ST_8: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: i_14 (15)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:70
:4  %i_14 = add i5 %i, 1

ST_8: StgValue_27 (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:5  br i1 %exitcond, label %3, label %2

ST_8: in_addr_read (18)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:71
:0  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)

ST_8: StgValue_29 (23)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:73
:0  ret void


 <State 9>: 2.32ns
ST_9: out_addr (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:71
:1  %out_addr = getelementptr [16 x float]* %out_r, i32 0, i32 %i_cast1

ST_9: StgValue_31 (20)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:71
:2  store float %in_addr_read, float* %out_addr, align 4

ST_9: StgValue_32 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:70
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c3_b_i9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c3_b_i9_read   (read             ) [ 0000000000]
c3_b_i9_cast1  (zext             ) [ 0000000000]
in_addr        (getelementptr    ) [ 0011111111]
StgValue_19    (specinterface    ) [ 0000000000]
in_addr_rd_req (readreq          ) [ 0000000000]
StgValue_21    (br               ) [ 0000000111]
i              (phi              ) [ 0000000010]
i_cast1        (zext             ) [ 0000000001]
exitcond       (icmp             ) [ 0000000011]
empty          (speclooptripcount) [ 0000000000]
i_14           (add              ) [ 0000000111]
StgValue_27    (br               ) [ 0000000000]
in_addr_read   (read             ) [ 0000000001]
StgValue_29    (ret              ) [ 0000000000]
out_addr       (getelementptr    ) [ 0000000000]
StgValue_31    (store            ) [ 0000000000]
StgValue_32    (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c3_b_i9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_b_i9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="c3_b_i9_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="30" slack="0"/>
<pin id="38" dir="0" index="1" bw="30" slack="0"/>
<pin id="39" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_b_i9_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_readreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="in_addr_read_read_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="7"/>
<pin id="52" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_addr_read/8 "/>
</bind>
</comp>

<comp id="54" class="1004" name="out_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="1"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/9 "/>
</bind>
</comp>

<comp id="61" class="1004" name="StgValue_31_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/9 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="1"/>
<pin id="68" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="c3_b_i9_cast1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="30" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c3_b_i9_cast1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="in_addr_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="30" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_cast1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="exitcond_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_14_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="in_addr_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_cast1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_14_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="123" class="1005" name="in_addr_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="36" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="77" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="91"><net_src comp="70" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="70" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="70" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="81" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="113"><net_src comp="88" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="126"><net_src comp="49" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="61" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 }
 - Input state : 
	Port: copy_b3 : in_r | {1 2 3 4 5 6 7 8 }
	Port: copy_b3 : c3_b_i9 | {1 }
  - Chain level:
	State 1
		in_addr : 1
		in_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		i_cast1 : 1
		exitcond : 1
		i_14 : 1
		StgValue_27 : 2
	State 9
		StgValue_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_14_fu_98       |    20   |    10   |
|----------|-------------------------|---------|---------|
|   icmp   |      exitcond_fu_92     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | c3_b_i9_read_read_fu_36 |    0    |    0    |
|          | in_addr_read_read_fu_49 |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_42    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |   c3_b_i9_cast1_fu_77   |    0    |    0    |
|          |      i_cast1_fu_88      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    20   |    12   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_14_reg_118    |    5   |
|   i_cast1_reg_110  |   32   |
|      i_reg_66      |    5   |
|in_addr_read_reg_123|   32   |
|   in_addr_reg_104  |   32   |
+--------------------+--------+
|        Total       |   106  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_42 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   20   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   126  |   21   |
+-----------+--------+--------+--------+
