Analysis & Synthesis report for FPGA_Top_Level
Wed Jul 17 00:39:31 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component
 15. Source assignments for ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component|ddio_in_68g:auto_generated
 16. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component
 17. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated
 18. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p
 19. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p
 20. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram
 21. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 22. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 23. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|dffpipe_3dc:wraclr
 24. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 25. Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 26. Source assignments for ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n0k:auto_generated
 28. Source assignments for ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_25k:auto_generated
 30. Parameter Settings for User Entity Instance: RX_PLL:RX_PLL_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: TX_PLL:TX_PLL_inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component
 33. Parameter Settings for User Entity Instance: RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component
 34. Parameter Settings for User Entity Instance: ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component
 35. Parameter Settings for User Entity Instance: ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component
 36. altpll Parameter Settings by Entity Instance
 37. dcfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst"
 39. Port Connectivity Checks: "ALTDDIO_TX:ALTDDIO_TX_inst"
 40. Port Connectivity Checks: "RX_to_TX_FIFO:RX_to_TX_FIFO_inst"
 41. Port Connectivity Checks: "ALTDDIO_RX:ALTDDIO_RX_inst"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 17 00:39:31 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; FPGA_Top_Level                                 ;
; Top-level Entity Name           ; FPGA_Top_Level                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 174                                            ;
; Total pins                      ; 52                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 7,168                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 2                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGTFD9E5F35C7     ;                    ;
; Top-level entity name                                                           ; FPGA_Top_Level     ; FPGA_Top_Level     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; Instances/TX_PLL.v               ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/TX_PLL.v                        ;         ;
; Instances/RX_to_TX_FIFO.v        ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_to_TX_FIFO.v                 ;         ;
; Instances/RX_PLL.v               ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_PLL.v                        ;         ;
; Instances/ALTDDIO_TX.v           ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_TX.v                    ;         ;
; Instances/ALTDDIO_RX.v           ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_RX.v                    ;         ;
; Instances/ALTDDIO_CLK_OUT.v      ; yes             ; User Wizard-Generated File   ; C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_CLK_OUT.v               ;         ;
; fpga_top_level.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/rx_pll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/rx_pll_altpll.v                        ;         ;
; db/tx_pll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/tx_pll_altpll.v                        ;         ;
; altddio_in.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf      ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ddio.inc    ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cyclone_ddio.inc    ;         ;
; db/ddio_in_68g.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/ddio_in_68g.tdf                        ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_7nr1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf                        ;         ;
; db/a_graycounter_fu6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/a_graycounter_fu6.tdf                  ;         ;
; db/a_graycounter_bcc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/a_graycounter_bcc.tdf                  ;         ;
; db/altsyncram_26d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf                    ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_0ol.tdf                 ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_hd9.tdf                        ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_3dc.tdf                        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_1ol.tdf                 ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_id9.tdf                        ;         ;
; db/cmpr_1v5.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/cmpr_1v5.tdf                           ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc         ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_lcell.inc   ;         ;
; db/ddio_out_n0k.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/ddio_out_n0k.tdf                       ;         ;
; db/ddio_out_25k.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/dhuli/Desktop/DRDO Project/db/ddio_out_25k.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 68                                                                                               ;
;                                             ;                                                                                                  ;
; Combinational ALUT usage for logic          ; 75                                                                                               ;
;     -- 7 input functions                    ; 0                                                                                                ;
;     -- 6 input functions                    ; 28                                                                                               ;
;     -- 5 input functions                    ; 7                                                                                                ;
;     -- 4 input functions                    ; 10                                                                                               ;
;     -- <=3 input functions                  ; 30                                                                                               ;
;                                             ;                                                                                                  ;
; Dedicated logic registers                   ; 114                                                                                              ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 52                                                                                               ;
; I/O registers                               ; 60                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                ;
; Total block memory bits                     ; 7168                                                                                             ;
;                                             ;                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 3                                                                                                ;
;     -- PLLs                                 ; 3                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; TX_PLL:TX_PLL_inst|altpll:altpll_component|TX_PLL_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 115                                                                                              ;
; Total fan-out                               ; 1446                                                                                             ;
; Average fan-out                             ; 4.08                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |FPGA_Top_Level                           ; 75 (23)             ; 114 (25)                  ; 7168              ; 0          ; 52   ; 0            ; |FPGA_Top_Level                                                                                                                                      ; FPGA_Top_Level     ; work         ;
;    |ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst                                                                                                 ; ALTDDIO_CLK_OUT    ; work         ;
;       |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out        ; work         ;
;          |ddio_out_25k:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_25k:auto_generated                                   ; ddio_out_25k       ; work         ;
;    |ALTDDIO_RX:ALTDDIO_RX_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_RX:ALTDDIO_RX_inst                                                                                                           ; ALTDDIO_RX         ; work         ;
;       |altddio_in:ALTDDIO_IN_component|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component                                                                           ; altddio_in         ; work         ;
;          |ddio_in_68g:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component|ddio_in_68g:auto_generated                                                ; ddio_in_68g        ; work         ;
;    |ALTDDIO_TX:ALTDDIO_TX_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_TX:ALTDDIO_TX_inst                                                                                                           ; ALTDDIO_TX         ; work         ;
;       |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component                                                                         ; altddio_out        ; work         ;
;          |ddio_out_n0k:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n0k:auto_generated                                             ; ddio_out_n0k       ; work         ;
;    |RX_PLL:RX_PLL_inst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_PLL:RX_PLL_inst                                                                                                                   ; RX_PLL             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_PLL:RX_PLL_inst|altpll:altpll_component                                                                                           ; altpll             ; work         ;
;          |RX_PLL_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_PLL:RX_PLL_inst|altpll:altpll_component|RX_PLL_altpll:auto_generated                                                              ; RX_PLL_altpll      ; work         ;
;    |RX_to_TX_FIFO:RX_to_TX_FIFO_inst|     ; 52 (0)              ; 89 (0)                    ; 7168              ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst                                                                                                     ; RX_to_TX_FIFO      ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 7168              ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_7nr1:auto_generated|     ; 52 (9)              ; 89 (27)                   ; 7168              ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated                                                  ; dcfifo_7nr1        ; work         ;
;             |a_graycounter_bcc:wrptr_g1p| ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p                      ; a_graycounter_bcc  ; work         ;
;             |a_graycounter_fu6:rdptr_g1p| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; a_graycounter_fu6  ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe12|    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ; dffpipe_hd9        ; work         ;
;             |alt_synch_pipe_1ol:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                |dffpipe_id9:dffpipe17|    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ; dffpipe_id9        ; work         ;
;             |altsyncram_26d1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram                         ; altsyncram_26d1    ; work         ;
;             |cmpr_1v5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; cmpr_1v5           ; work         ;
;             |cmpr_1v5:rdfull_eq_comp|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|cmpr_1v5:rdfull_eq_comp                          ; cmpr_1v5           ; work         ;
;             |cmpr_1v5:wrempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|cmpr_1v5:wrempty_eq_comp                         ; cmpr_1v5           ; work         ;
;             |cmpr_1v5:wrfull_eq_comp|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; cmpr_1v5           ; work         ;
;             |dffpipe_3dc:wraclr|          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;    |TX_PLL:TX_PLL_inst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|TX_PLL:TX_PLL_inst                                                                                                                   ; TX_PLL             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|TX_PLL:TX_PLL_inst|altpll:altpll_component                                                                                           ; altpll             ; work         ;
;          |TX_PLL_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGA_Top_Level|TX_PLL:TX_PLL_inst|altpll:altpll_component|TX_PLL_altpll:auto_generated                                                              ; TX_PLL_altpll      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------------------+
; Altera ; ALTDDIO_OUT  ; 22.1    ; N/A          ; N/A          ; |FPGA_Top_Level|ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst ; Instances/ALTDDIO_CLK_OUT.v ;
; Altera ; ALTDDIO_IN   ; 22.1    ; N/A          ; N/A          ; |FPGA_Top_Level|ALTDDIO_RX:ALTDDIO_RX_inst           ; Instances/ALTDDIO_RX.v      ;
; Altera ; ALTDDIO_OUT  ; 22.1    ; N/A          ; N/A          ; |FPGA_Top_Level|ALTDDIO_TX:ALTDDIO_TX_inst           ; Instances/ALTDDIO_TX.v      ;
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |FPGA_Top_Level|RX_PLL:RX_PLL_inst                   ; Instances/RX_PLL.v          ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |FPGA_Top_Level|RX_to_TX_FIFO:RX_to_TX_FIFO_inst     ; Instances/RX_to_TX_FIFO.v   ;
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |FPGA_Top_Level|TX_PLL:TX_PLL_inst                   ; Instances/TX_PLL.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                       ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 89    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0 ; 8       ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0 ; 10      ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9    ; 6       ;
; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6    ; 7       ;
; Total number of inverted registers = 4                                                                                     ;         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FPGA_Top_Level|debounce_dac_sync_counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------+
; Assignment          ; Value ; From ; To                                           ;
+---------------------+-------+------+----------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                 ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                 ;
+---------------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component|ddio_in_68g:auto_generated ;
+-----------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                              ;
+-----------------------------+-------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------+
; Assignment              ; Value       ; From ; To                                   ;
+-------------------------+-------------+------+--------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                  ;
+-------------------------+-------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n0k:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                               ;
+-----------------------------+---------+------+------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                ;
+-----------------------------+---------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------------+
; Assignment              ; Value       ; From ; To                                             ;
+-------------------------+-------------+------+------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                            ;
+-------------------------+-------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_25k:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_PLL:RX_PLL_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RX_PLL ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 4000                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; RX_PLL_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 10                       ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone V                ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_PLL:TX_PLL_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=TX_PLL ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 4000                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 1000                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; TX_PLL_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 10                       ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone V                ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                             ;
+------------------------+-------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                   ;
; WIDTH                  ; 16          ; Signed Integer                                                   ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                          ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                          ;
; CBXI_PARAMETER         ; ddio_in_68g ; Untyped                                                          ;
+------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                          ;
+-------------------------+-------------+---------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                       ;
; CBXI_PARAMETER          ; dcfifo_7nr1 ; Untyped                                                       ;
+-------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; WIDTH                  ; 16           ; Signed Integer                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                           ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                           ;
; extend_oe_disable      ; OFF          ; Untyped                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                           ;
; CBXI_PARAMETER         ; ddio_out_n0k ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                                     ;
; INTENDED_DEVICE_FAMILY ; Stratix IV   ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                     ;
; CBXI_PARAMETER         ; ddio_out_25k ; Untyped                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 2                                          ;
; Entity Instance               ; RX_PLL:RX_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                         ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 4000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; TX_PLL:TX_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 4000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                          ;
+----------------------------+----------------------------------------------------------+
; Name                       ; Value                                                    ;
+----------------------------+----------------------------------------------------------+
; Number of entity instances ; 1                                                        ;
; Entity Instance            ; RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                               ;
;     -- LPM_WIDTH           ; 32                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                      ;
;     -- USE_EAB             ; ON                                                       ;
+----------------------------+----------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                       ;
; datain_l ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTDDIO_TX:ALTDDIO_TX_inst"                                                                                                                                                               ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain_h    ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datain_h[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; datain_l    ; Input  ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datain_l[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; dataout     ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (18 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; dataout[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sclr        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RX_to_TX_FIFO:RX_to_TX_FIFO_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTDDIO_RX:ALTDDIO_RX_inst"                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ddio_in        ; 14                          ;
; arriav_ddio_out       ; 16                          ;
; arriav_ff             ; 114                         ;
;     CLR               ; 65                          ;
;     ENA CLR           ; 24                          ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 83                          ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     normal            ; 67                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 28                          ;
; boundary_port         ; 52                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Jul 17 00:39:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Top_Level -c FPGA_Top_Level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instances/tx_pll.v
    Info (12023): Found entity 1: TX_PLL File: C:/Users/dhuli/Desktop/DRDO Project/Instances/TX_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instances/rx_to_tx_fifo.v
    Info (12023): Found entity 1: RX_to_TX_FIFO File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_to_TX_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instances/rx_pll.v
    Info (12023): Found entity 1: RX_PLL File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instances/altddio_tx.v
    Info (12023): Found entity 1: ALTDDIO_TX File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_TX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instances/altddio_rx.v
    Info (12023): Found entity 1: ALTDDIO_RX File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_RX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instances/altddio_clk_out.v
    Info (12023): Found entity 1: ALTDDIO_CLK_OUT File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_CLK_OUT.v Line: 40
Warning (12125): Using design file fpga_top_level.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FPGA_Top_Level File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 1
Info (12127): Elaborating entity "FPGA_Top_Level" for the top level hierarchy
Info (12128): Elaborating entity "RX_PLL" for hierarchy "RX_PLL:RX_PLL_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 62
Info (12128): Elaborating entity "altpll" for hierarchy "RX_PLL:RX_PLL_inst|altpll:altpll_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "RX_PLL:RX_PLL_inst|altpll:altpll_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_PLL.v Line: 103
Info (12133): Instantiated megafunction "RX_PLL:RX_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "4000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RX_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/rx_pll_altpll.v
    Info (12023): Found entity 1: RX_PLL_altpll File: C:/Users/dhuli/Desktop/DRDO Project/db/rx_pll_altpll.v Line: 30
Info (12128): Elaborating entity "RX_PLL_altpll" for hierarchy "RX_PLL:RX_PLL_inst|altpll:altpll_component|RX_PLL_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "TX_PLL" for hierarchy "TX_PLL:TX_PLL_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 84
Info (12128): Elaborating entity "altpll" for hierarchy "TX_PLL:TX_PLL_inst|altpll:altpll_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/TX_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "TX_PLL:TX_PLL_inst|altpll:altpll_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/TX_PLL.v Line: 107
Info (12133): Instantiated megafunction "TX_PLL:TX_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/TX_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "1000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "4000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=TX_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/tx_pll_altpll.v
    Info (12023): Found entity 1: TX_PLL_altpll File: C:/Users/dhuli/Desktop/DRDO Project/db/tx_pll_altpll.v Line: 30
Info (12128): Elaborating entity "TX_PLL_altpll" for hierarchy "TX_PLL:TX_PLL_inst|altpll:altpll_component|TX_PLL_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ALTDDIO_RX" for hierarchy "ALTDDIO_RX:ALTDDIO_RX_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 137
Info (12128): Elaborating entity "altddio_in" for hierarchy "ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_RX.v Line: 69
Info (12130): Elaborated megafunction instantiation "ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_RX.v Line: 69
Info (12133): Instantiated megafunction "ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_RX.v Line: 69
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_68g.tdf
    Info (12023): Found entity 1: ddio_in_68g File: C:/Users/dhuli/Desktop/DRDO Project/db/ddio_in_68g.tdf Line: 28
Info (12128): Elaborating entity "ddio_in_68g" for hierarchy "ALTDDIO_RX:ALTDDIO_RX_inst|altddio_in:ALTDDIO_IN_component|ddio_in_68g:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "RX_to_TX_FIFO" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 176
Info (12128): Elaborating entity "dcfifo" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_to_TX_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_to_TX_FIFO.v Line: 97
Info (12133): Instantiated megafunction "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/RX_to_TX_FIFO.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7nr1.tdf
    Info (12023): Found entity 1: dcfifo_7nr1 File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_7nr1" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/dhuli/Desktop/DRDO Project/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/dhuli/Desktop/DRDO Project/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/dhuli/Desktop/DRDO Project/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: C:/Users/dhuli/Desktop/DRDO Project/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/dhuli/Desktop/DRDO Project/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/Users/dhuli/Desktop/DRDO Project/db/dcfifo_7nr1.tdf Line: 66
Info (12128): Elaborating entity "ALTDDIO_TX" for hierarchy "ALTDDIO_TX:ALTDDIO_TX_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 247
Info (12128): Elaborating entity "altddio_out" for hierarchy "ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_TX.v Line: 69
Info (12130): Elaborated megafunction instantiation "ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_TX.v Line: 69
Info (12133): Instantiated megafunction "ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_TX.v Line: 69
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_n0k.tdf
    Info (12023): Found entity 1: ddio_out_n0k File: C:/Users/dhuli/Desktop/DRDO Project/db/ddio_out_n0k.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_n0k" for hierarchy "ALTDDIO_TX:ALTDDIO_TX_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_n0k:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "ALTDDIO_CLK_OUT" for hierarchy "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 268
Info (12128): Elaborating entity "altddio_out" for hierarchy "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_CLK_OUT.v Line: 67
Info (12130): Elaborated megafunction instantiation "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_CLK_OUT.v Line: 67
Info (12133): Instantiated megafunction "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/dhuli/Desktop/DRDO Project/Instances/ALTDDIO_CLK_OUT.v Line: 67
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_25k.tdf
    Info (12023): Found entity 1: ddio_out_25k File: C:/Users/dhuli/Desktop/DRDO Project/db/ddio_out_25k.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_25k" for hierarchy "ALTDDIO_CLK_OUT:ALTDDIO_CLK_OUT_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_25k:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|q_b[14]" File: C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf Line: 490
        Warning (14320): Synthesized away node "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|q_b[15]" File: C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf Line: 522
        Warning (14320): Synthesized away node "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|q_b[30]" File: C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf Line: 1002
        Warning (14320): Synthesized away node "RX_to_TX_FIFO:RX_to_TX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_7nr1:auto_generated|altsyncram_26d1:fifo_ram|q_b[31]" File: C:/Users/dhuli/Desktop/DRDO Project/db/altsyncram_26d1.tdf Line: 1034
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dac_data_p[14]" is stuck at GND File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 25
    Warning (13410): Pin "dac_data_p[15]" is stuck at GND File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 103 node(s), including 30 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "adc_data_p[14]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 10
    Warning (15610): No output dependent on input pin "adc_data_p[15]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 10
    Warning (15610): No output dependent on input pin "dipswitch[0]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 18
    Warning (15610): No output dependent on input pin "dipswitch[1]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 18
    Warning (15610): No output dependent on input pin "dipswitch[2]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 18
    Warning (15610): No output dependent on input pin "dipswitch[3]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 18
    Warning (15610): No output dependent on input pin "pushbutton[2]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 19
    Warning (15610): No output dependent on input pin "pushbutton[3]" File: C:/Users/dhuli/Desktop/DRDO Project/fpga_top_level.v Line: 19
Info (21057): Implemented 258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 145 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Wed Jul 17 00:39:31 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


