//! ISA-visible register banks and scalar config registers.

use half::bf16;

pub(super) struct AcceleratorRegFile {
    // === ISA-indexed register banks ===
    gp_reg: [u32; 16],
    gp_affine_offset: [u32; 16],
    fp_reg: [bf16; 16],
    hbm_addr_reg: [u64; 16],

    // === Global config registers ===
    scale: u32,
    stride: u32,
    bmm_scale: f32,
    v_mask: u32,
}

impl AcceleratorRegFile {
    pub(super) fn new() -> Self {
        Self {
            gp_reg: [0; 16],
            gp_affine_offset: [0; 16],
            fp_reg: [bf16::ZERO; 16],
            hbm_addr_reg: [0; 16],
            scale: 0,
            stride: 1,
            // Fixed emulator default for head_dim=16: 1/sqrt(16).
            // The current opcode dispatch does not expose a writer for this.
            bmm_scale: 0.25,
            v_mask: 0,
        }
    }

    /// Read a general-purpose register by its 4-bit ISA encoding.
    pub(super) fn read_gp(&self, r: u8) -> u32 {
        self.gp_reg[r as usize].wrapping_add(self.gp_affine_offset[r as usize])
    }

    /// Read a floating-point register by its 4-bit rtl-v3 ISA encoding.
    pub(super) fn read_fp(&self, r: u8) -> bf16 {
        self.fp_reg[r as usize]
    }

    /// Read an HBM address register by its 4-bit ISA encoding.
    pub(super) fn read_hbm(&self, r: u8) -> u64 {
        self.hbm_addr_reg[r as usize]
    }

    /// Write a general-purpose register by its 4-bit ISA encoding.
    pub(super) fn write_gp(&mut self, r: u8, v: u32) {
        self.gp_reg[r as usize] = v;
        self.gp_affine_offset[r as usize] = 0;
    }

    /// Advance a loop-bound address without consuming the scalar write port.
    pub(super) fn advance_gp_affine(&mut self, r: u8, stride: i64) {
        assert_ne!(r, 0, "gp0 cannot be bound to the loop AGU");
        self.gp_affine_offset[r as usize] =
            self.gp_affine_offset[r as usize].wrapping_add(stride as u32);
    }

    pub(super) fn gp_affine_offset(&self, r: u8) -> u32 {
        self.gp_affine_offset[r as usize]
    }

    /// Write a floating-point register by its 4-bit rtl-v3 ISA encoding.
    pub(super) fn write_fp(&mut self, r: u8, v: bf16) {
        self.fp_reg[r as usize] = v;
    }

    /// Write an HBM address register by its 4-bit ISA encoding.
    pub(super) fn write_hbm(&mut self, r: u8, v: u64) {
        self.hbm_addr_reg[r as usize] = v;
    }

    pub(super) fn scale(&self) -> u32 {
        self.scale
    }

    pub(super) fn set_scale(&mut self, v: u32) {
        self.scale = v;
    }

    pub(super) fn stride(&self) -> u32 {
        self.stride
    }

    pub(super) fn set_stride(&mut self, v: u32) {
        self.stride = v;
    }

    pub(super) fn bmm_scale(&self) -> f32 {
        self.bmm_scale
    }

    pub(super) fn v_mask(&self) -> u32 {
        self.v_mask
    }

    pub(super) fn set_v_mask(&mut self, v: u32) {
        self.v_mask = v;
    }

    /// `dst_gp = op(read_gp(src1), read_gp(src2))`. Helper for binary GP-to-GP
    /// instructions (S_ADD_INT / S_SUB_INT / S_MUL_INT).
    pub(super) fn binop_gp<F: FnOnce(u32, u32) -> u32>(
        &mut self,
        dst: u8,
        src1: u8,
        src2: u8,
        op: F,
    ) {
        let v = op(self.read_gp(src1), self.read_gp(src2));
        self.write_gp(dst, v);
    }

    /// `dst_fp = op(read_fp(src1), read_fp(src2))`. Helper for binary FP-to-FP
    /// instructions (S_ADD_FP / S_SUB_FP / S_MAX_FP / S_MUL_FP).
    pub(super) fn binop_fp<F: FnOnce(bf16, bf16) -> bf16>(
        &mut self,
        dst: u8,
        src1: u8,
        src2: u8,
        op: F,
    ) {
        let v = op(self.read_fp(src1), self.read_fp(src2));
        self.write_fp(dst, v);
    }
}

#[cfg(test)]
mod tests {
    use half::bf16;

    use super::AcceleratorRegFile;

    #[test]
    fn new_register_file_uses_isa_defaults() {
        let regs = AcceleratorRegFile::new();

        assert_eq!(regs.read_gp(3), 0);
        assert_eq!(regs.read_fp(2), bf16::ZERO);
        assert_eq!(regs.read_hbm(4), 0);
        assert_eq!(regs.scale(), 0);
        assert_eq!(regs.stride(), 1);
        assert_eq!(regs.bmm_scale(), 0.25);
        assert_eq!(regs.v_mask(), 0);
    }

    #[test]
    fn register_file_reads_writes_and_binary_ops_use_isa_indices() {
        let mut regs = AcceleratorRegFile::new();

        regs.write_gp(1, 10);
        regs.write_gp(2, 3);
        regs.binop_gp(3, 1, 2, u32::wrapping_sub);
        regs.write_fp(1, bf16::from_f32(1.5));
        regs.write_fp(2, bf16::from_f32(2.0));
        regs.binop_fp(3, 1, 2, std::ops::Mul::mul);
        regs.write_hbm(7, 0x1234_5678);
        regs.set_scale(64);
        regs.set_stride(4);
        regs.set_v_mask(0b1010);

        assert_eq!(regs.read_gp(3), 7);
        assert_eq!(regs.read_fp(3), bf16::from_f32(3.0));
        regs.write_fp(15, bf16::from_f32(-4.0));
        assert_eq!(regs.read_fp(15), bf16::from_f32(-4.0));
        assert_eq!(regs.read_hbm(7), 0x1234_5678);
        assert_eq!(regs.scale(), 64);
        assert_eq!(regs.stride(), 4);
        assert_eq!(regs.v_mask(), 0b1010);
    }

    #[test]
    fn ordinary_gp_write_clears_agu_offset() {
        let mut regs = AcceleratorRegFile::new();
        regs.write_gp(1, 100);
        regs.advance_gp_affine(1, 64);
        assert_eq!(regs.read_gp(1), 164);
        assert_eq!(regs.gp_affine_offset(1), 64);

        regs.write_gp(1, 7);
        assert_eq!(regs.read_gp(1), 7);
        assert_eq!(regs.gp_affine_offset(1), 0);
    }
}
