{"files":[{"patch":"@@ -10140,1 +10140,1 @@\n-             as_Register($src3$$reg));\n+             as_Register($src3$$reg), rscratch1);\n@@ -10191,1 +10191,1 @@\n-            as_Register($src3$$reg));\n+            as_Register($src3$$reg), rscratch1);\n@@ -10370,1 +10370,1 @@\n-    __ msubw($dst$$Register, rscratch1, $src2$$Register, $src1$$Register);\n+    __ msubw($dst$$Register, rscratch1, $src2$$Register, $src1$$Register, rscratch1);\n@@ -10387,1 +10387,1 @@\n-    __ msub($dst$$Register, rscratch1, $src2$$Register, $src1$$Register);\n+    __ msub($dst$$Register, rscratch1, $src2$$Register, $src1$$Register, rscratch1);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -2291,1 +2291,2 @@\n-void MacroAssembler::msub(Register Rd, Register Rn, Register Rm, Register Ra)\n+void MacroAssembler::msub(Register Rd, Register Rn, Register Rm, Register Ra,\n+                          Register scratch)\n@@ -2293,1 +2294,1 @@\n-  assert(Rn != rscratch2 && Rm != rscratch2 && Ra != rscratch2, \"reg cannot be scratch\");\n+  assert(Rn != scratch && Rm != scratch && Ra != scratch, \"reg cannot be scratch\");\n@@ -2298,2 +2299,2 @@\n-    mul(rscratch2, Rn, Rm);\n-    sub(Rd, Ra, rscratch2);\n+    mul(scratch, Rn, Rm);\n+    sub(Rd, Ra, scratch);\n@@ -2305,1 +2306,2 @@\n-void MacroAssembler::msubw(Register Rd, Register Rn, Register Rm, Register Ra)\n+void MacroAssembler::msubw(Register Rd, Register Rn, Register Rm, Register Ra,\n+                          Register scratch)\n@@ -2307,1 +2309,1 @@\n-  assert(Rn != rscratch2 && Rm != rscratch2 && Ra != rscratch2, \"reg cannot be scratch\");\n+  assert(Rn != scratch && Rm != scratch && Ra != scratch, \"reg cannot be scratch\");\n@@ -2312,2 +2314,2 @@\n-    mulw(rscratch2, Rn, Rm);\n-    subw(Rd, Ra, rscratch2);\n+    mulw(scratch, Rn, Rm);\n+    subw(Rd, Ra, scratch);\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp","additions":10,"deletions":8,"binary":false,"changes":18,"status":"modified"},{"patch":"@@ -445,2 +445,2 @@\n-  void msub(Register Rd, Register Rn, Register Rm, Register Ra);\n-  void msubw(Register Rd, Register Rn, Register Rm, Register Ra);\n+  void msub(Register Rd, Register Rn, Register Rm, Register Ra, Register tmp = rscratch2);\n+  void msubw(Register Rd, Register Rn, Register Rm, Register Ra, Register tmp = rscratch2);\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -702,1 +702,1 @@\n-    msubw(rscratch1, i, tmp5, rscratch1); \/\/ q0 =  e0-24*(jv+1)\n+    msubw(rscratch1, i, tmp5, rscratch1, rscratch2); \/\/ q0 =  e0-24*(jv+1)\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64_trig.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}