[INF:CM0023] Creating log file ../../build/regression/LhsHierPath/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<131> s<130> l<1:1> el<1:0>
n<> u<2> t<Package> p<47> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<47> s<19> l<1:9> el<1:15>
n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:12> el<2:18>
n<> u<6> t<Packed_keyword> p<14> s<13> l<2:19> el<2:25>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:7> el<3:12>
n<> u<8> t<Data_type> p<9> c<7> l<3:7> el<3:12>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:7> el<3:12>
n<p> u<10> t<StringConst> p<11> l<3:13> el<3:14>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:13> el<3:14>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:13> el<3:14>
n<> u<13> t<Struct_union_member> p<14> c<9> l<3:7> el<3:15>
n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:12> el<4:5>
n<ast_dif_t> u<15> t<StringConst> p<16> l<4:6> el<4:15>
n<> u<16> t<Type_declaration> p<17> c<14> l<2:4> el<4:16>
n<> u<17> t<Data_declaration> p<18> c<16> l<2:4> el<4:16>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<4:16>
n<> u<19> t<Package_item> p<47> c<18> s<45> l<2:4> el<4:16>
n<> u<20> t<Struct_keyword> p<21> l<6:12> el<6:18>
n<> u<21> t<Struct_union> p<40> c<20> s<22> l<6:12> el<6:18>
n<> u<22> t<Packed_keyword> p<40> s<39> l<6:19> el<6:25>
n<ast_dif_t> u<23> t<StringConst> p<34> s<33> l<7:7> el<7:16>
n<1> u<24> t<IntConst> p<25> l<7:18> el<7:19>
n<> u<25> t<Primary_literal> p<26> c<24> l<7:18> el<7:19>
n<> u<26> t<Constant_primary> p<27> c<25> l<7:18> el<7:19>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<7:18> el<7:19>
n<0> u<28> t<IntConst> p<29> l<7:20> el<7:21>
n<> u<29> t<Primary_literal> p<30> c<28> l<7:20> el<7:21>
n<> u<30> t<Constant_primary> p<31> c<29> l<7:20> el<7:21>
n<> u<31> t<Constant_expression> p<32> c<30> l<7:20> el<7:21>
n<> u<32> t<Constant_range> p<33> c<27> l<7:18> el<7:21>
n<> u<33> t<Packed_dimension> p<34> c<32> l<7:17> el<7:22>
n<> u<34> t<Data_type> p<35> c<23> l<7:7> el<7:22>
n<> u<35> t<Data_type_or_void> p<39> c<34> s<38> l<7:7> el<7:22>
n<alerts_ack> u<36> t<StringConst> p<37> l<7:23> el<7:33>
n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<7:23> el<7:33>
n<> u<38> t<List_of_variable_decl_assignments> p<39> c<37> l<7:23> el<7:33>
n<> u<39> t<Struct_union_member> p<40> c<35> l<7:7> el<7:34>
n<> u<40> t<Data_type> p<42> c<21> s<41> l<6:12> el<8:5>
n<ast_alert_rsp_t> u<41> t<StringConst> p<42> l<8:6> el<8:21>
n<> u<42> t<Type_declaration> p<43> c<40> l<6:4> el<8:22>
n<> u<43> t<Data_declaration> p<44> c<42> l<6:4> el<8:22>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<6:4> el<8:22>
n<> u<45> t<Package_item> p<47> c<44> s<46> l<6:4> el<8:22>
n<> u<46> t<Endpackage> p<47> l<9:1> el<9:11>
n<> u<47> t<Package_declaration> p<48> c<2> l<1:1> el<9:11>
n<> u<48> t<Description> p<130> c<47> s<129> l<1:1> el<9:11>
n<> u<49> t<Module_keyword> p<58> s<50> l<11:1> el<11:7>
n<top> u<50> t<StringConst> p<58> s<57> l<11:8> el<11:11>
n<> u<51> t<PortDir_Out> p<54> s<53> l<11:12> el<11:18>
n<> u<52> t<Data_type_or_implicit> p<53> l<11:19> el<11:19>
n<> u<53> t<Net_port_type> p<54> c<52> l<11:19> el<11:19>
n<> u<54> t<Net_port_header> p<56> c<51> s<55> l<11:12> el<11:18>
n<o> u<55> t<StringConst> p<56> l<11:19> el<11:20>
n<> u<56> t<Ansi_port_declaration> p<57> c<54> l<11:12> el<11:20>
n<> u<57> t<List_of_port_declarations> p<58> c<56> l<11:11> el<11:21>
n<> u<58> t<Module_ansi_header> p<128> c<49> s<73> l<11:1> el<11:22>
n<my_pkg> u<59> t<StringConst> p<60> l<12:4> el<12:10>
n<> u<60> t<Class_type> p<61> c<59> l<12:4> el<12:10>
n<> u<61> t<Class_scope> p<63> c<60> s<62> l<12:4> el<12:12>
n<ast_alert_rsp_t> u<62> t<StringConst> p<63> l<12:12> el<12:27>
n<> u<63> t<Data_type> p<67> c<61> s<66> l<12:4> el<12:27>
n<ast_alert_o> u<64> t<StringConst> p<65> l<12:28> el<12:39>
n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<12:28> el<12:39>
n<> u<66> t<List_of_variable_decl_assignments> p<67> c<65> l<12:28> el<12:39>
n<> u<67> t<Variable_declaration> p<68> c<63> l<12:4> el<12:40>
n<> u<68> t<Data_declaration> p<69> c<67> l<12:4> el<12:40>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<12:4> el<12:40>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<12:4> el<12:40>
n<> u<71> t<Module_common_item> p<72> c<70> l<12:4> el<12:40>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<12:4> el<12:40>
n<> u<73> t<Non_port_module_item> p<128> c<72> s<104> l<12:4> el<12:40>
n<> u<74> t<AlwaysKeywd_Comb> p<101> s<100> l<13:4> el<13:15>
n<ast_alert_o> u<75> t<StringConst> p<76> l<14:7> el<14:18>
n<> u<76> t<Ps_or_hierarchical_identifier> p<86> c<75> s<85> l<14:7> el<14:18>
n<alerts_ack> u<77> t<StringConst> p<85> s<82> l<14:19> el<14:29>
n<0> u<78> t<IntConst> p<79> l<14:30> el<14:31>
n<> u<79> t<Primary_literal> p<80> c<78> l<14:30> el<14:31>
n<> u<80> t<Primary> p<81> c<79> l<14:30> el<14:31>
n<> u<81> t<Expression> p<82> c<80> l<14:30> el<14:31>
n<> u<82> t<Bit_select> p<85> c<81> s<83> l<14:29> el<14:32>
n<p> u<83> t<StringConst> p<85> s<84> l<14:33> el<14:34>
n<> u<84> t<Bit_select> p<85> l<14:35> el<14:35>
n<> u<85> t<Select> p<86> c<77> l<14:18> el<14:34>
n<> u<86> t<Variable_lvalue> p<92> c<76> s<87> l<14:7> el<14:34>
n<> u<87> t<AssignOp_Assign> p<92> s<91> l<14:35> el<14:36>
n<> u<88> t<Number_1Tickb1> p<89> l<14:37> el<14:41>
n<> u<89> t<Primary_literal> p<90> c<88> l<14:37> el<14:41>
n<> u<90> t<Primary> p<91> c<89> l<14:37> el<14:41>
n<> u<91> t<Expression> p<92> c<90> l<14:37> el<14:41>
n<> u<92> t<Operator_assignment> p<93> c<86> l<14:7> el<14:41>
n<> u<93> t<Blocking_assignment> p<94> c<92> l<14:7> el<14:41>
n<> u<94> t<Statement_item> p<95> c<93> l<14:7> el<14:42>
n<> u<95> t<Statement> p<96> c<94> l<14:7> el<14:42>
n<> u<96> t<Statement_or_null> p<98> c<95> s<97> l<14:7> el<14:42>
n<> u<97> t<End> p<98> l<15:4> el<15:7>
n<> u<98> t<Seq_block> p<99> c<96> l<13:16> el<15:7>
n<> u<99> t<Statement_item> p<100> c<98> l<13:16> el<15:7>
n<> u<100> t<Statement> p<101> c<99> l<13:16> el<15:7>
n<> u<101> t<Always_construct> p<102> c<74> l<13:4> el<15:7>
n<> u<102> t<Module_common_item> p<103> c<101> l<13:4> el<15:7>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<13:4> el<15:7>
n<> u<104> t<Non_port_module_item> p<128> c<103> s<127> l<13:4> el<15:7>
n<o> u<105> t<StringConst> p<106> l<16:11> el<16:12>
n<> u<106> t<Ps_or_hierarchical_identifier> p<109> c<105> s<108> l<16:11> el<16:12>
n<> u<107> t<Constant_bit_select> p<108> l<16:13> el<16:13>
n<> u<108> t<Constant_select> p<109> c<107> l<16:13> el<16:13>
n<> u<109> t<Net_lvalue> p<122> c<106> s<121> l<16:11> el<16:12>
n<ast_alert_o> u<110> t<StringConst> p<119> s<111> l<16:15> el<16:26>
n<alerts_ack> u<111> t<StringConst> p<119> s<115> l<16:27> el<16:37>
n<0> u<112> t<IntConst> p<113> l<16:38> el<16:39>
n<> u<113> t<Primary_literal> p<114> c<112> l<16:38> el<16:39>
n<> u<114> t<Constant_primary> p<115> c<113> l<16:38> el<16:39>
n<> u<115> t<Constant_expression> p<119> c<114> s<116> l<16:38> el<16:39>
n<p> u<116> t<StringConst> p<119> s<118> l<16:41> el<16:42>
n<> u<117> t<Bit_select> p<118> l<16:42> el<16:42>
n<> u<118> t<Select> p<119> c<117> l<16:42> el<16:42>
n<> u<119> t<Complex_func_call> p<120> c<110> l<16:15> el<16:42>
n<> u<120> t<Primary> p<121> c<119> l<16:15> el<16:42>
n<> u<121> t<Expression> p<122> c<120> l<16:15> el<16:42>
n<> u<122> t<Net_assignment> p<123> c<109> l<16:11> el<16:42>
n<> u<123> t<List_of_net_assignments> p<124> c<122> l<16:11> el<16:42>
n<> u<124> t<Continuous_assign> p<125> c<123> l<16:4> el<16:43>
n<> u<125> t<Module_common_item> p<126> c<124> l<16:4> el<16:43>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<16:4> el<16:43>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<16:4> el<16:43>
n<> u<128> t<Module_declaration> p<129> c<58> l<11:1> el<17:10>
n<> u<129> t<Description> p<130> c<128> l<11:1> el<17:10>
n<> u<130> t<Source_text> p<131> c<48> l<1:1> el<17:10>
n<> u<131> t<Top_level_rule> c<1> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_pkg".

[INF:CP0303] dut.sv:11:1: Compile module "work@top".

[NTE:CP0309] dut.sv:11:19: Implicit port type (wire) for "o".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:11:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LhsHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LhsHierPath/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LhsHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg::ast_alert_rsp_t
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alerts_ack), line:7:23, endln:7:33
      |vpiParent:
      \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
      |vpiName:alerts_ack
      |vpiTypespec:
      \_packed_array_typespec: , line:7:7, endln:7:16
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiRange:
        \_range: , line:7:18, endln:7:21
          |vpiParent:
          \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_constant: , line:7:18, endln:7:19
            |vpiParent:
            \_range: , line:7:18, endln:7:21
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:20, endln:7:21
            |vpiParent:
            \_range: , line:7:18, endln:7:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
          |vpiParent:
          \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
          |vpiName:my_pkg::ast_dif_t
          |vpiInstance:
          \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (p), line:3:13, endln:3:14
            |vpiParent:
            \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
            |vpiName:p
            |vpiTypespec:
            \_logic_typespec: , line:3:7, endln:3:12
              |vpiInstance:
              \_package: (my_pkg), file:
            |vpiRefFile:dut.sv
            |vpiRefLineNo:3
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:3
            |vpiRefEndColumnNo:12
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:22
  |vpiTypedef:
  \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
  |vpiDefName:my_pkg
|uhdmtopPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg::ast_alert_rsp_t
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (alerts_ack), line:7:23, endln:7:33
      |vpiParent:
      \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
      |vpiName:alerts_ack
      |vpiTypespec:
      \_packed_array_typespec: , line:7:7, endln:7:16
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:7:18, endln:7:21
          |vpiParent:
          \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
          |vpiLeftRange:
          \_constant: , line:7:18, endln:7:19
            |vpiParent:
            \_range: , line:7:18, endln:7:21
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:20, endln:7:21
            |vpiParent:
            \_range: , line:7:18, endln:7:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
          |vpiParent:
          \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
          |vpiName:my_pkg::ast_dif_t
          |vpiInstance:
          \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (p), line:3:13, endln:3:14
            |vpiParent:
            \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
            |vpiName:p
            |vpiTypespec:
            \_logic_typespec: , line:3:7, endln:3:12
              |vpiInstance:
              \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
            |vpiRefFile:dut.sv
            |vpiRefLineNo:3
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:3
            |vpiRefEndColumnNo:12
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:22
  |vpiTypedef:
  \_struct_typespec: (my_pkg::ast_dif_t), line:2:12, endln:2:18
  |vpiDefName:my_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:11:19, endln:11:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.ast_alert_o), line:12:28, endln:12:39
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiName:ast_alert_o
    |vpiFullName:work@top.ast_alert_o
  |vpiPort:
  \_port: (o), line:11:19, endln:11:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:11:19, endln:11:20
  |vpiProcess:
  \_always: , line:13:4, endln:15:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiStmt:
    \_begin: (work@top), line:13:16, endln:15:7
      |vpiParent:
      \_always: , line:13:4, endln:15:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:14:7, endln:14:41
        |vpiParent:
        \_begin: (work@top), line:13:16, endln:15:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:14:37, endln:14:41
          |vpiParent:
          \_assignment: , line:14:7, endln:14:41
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
          |vpiParent:
          \_begin: (work@top), line:13:16, endln:15:7
          |vpiName:ast_alert_o.alerts_ack[0].p
          |vpiActual:
          \_ref_obj: (ast_alert_o)
            |vpiParent:
            \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
            |vpiName:ast_alert_o
          |vpiActual:
          \_bit_select: (alerts_ack), line:14:19, endln:14:29
            |vpiParent:
            \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
            |vpiName:alerts_ack
            |vpiIndex:
            \_constant: , line:14:30, endln:14:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiActual:
          \_ref_obj: (p)
            |vpiParent:
            \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
            |vpiName:p
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:16:11, endln:16:42
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
      |vpiParent:
      \_cont_assign: , line:16:11, endln:16:42
      |vpiName:ast_alert_o.alerts_ack[0].p
      |vpiActual:
      \_ref_obj: (ast_alert_o), line:16:15, endln:16:26
        |vpiParent:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:ast_alert_o
      |vpiActual:
      \_bit_select: (alerts_ack), line:16:27, endln:16:37
        |vpiParent:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:alerts_ack
        |vpiIndex:
        \_constant: , line:16:38, endln:16:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (p), line:16:41, endln:16:42
        |vpiName:p
    |vpiLhs:
    \_ref_obj: (work@top.o), line:16:11, endln:16:12
      |vpiParent:
      \_cont_assign: , line:16:11, endln:16:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:11:19, endln:11:20
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
        |vpiName:o
        |vpiFullName:work@top.o
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
  |vpiName:work@top
  |vpiVariables:
  \_struct_var: (work@top.ast_alert_o), line:12:28, endln:12:39
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_struct_typespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:6:18
    |vpiName:ast_alert_o
    |vpiFullName:work@top.ast_alert_o
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:11:19, endln:11:20
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:11:19, endln:11:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:11:19, endln:11:20
      |vpiParent:
      \_port: (o), line:11:19, endln:11:20
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:11:19, endln:11:20
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
  |vpiProcess:
  \_always: , line:13:4, endln:15:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiStmt:
    \_begin: (work@top), line:13:16, endln:15:7
      |vpiParent:
      \_always: , line:13:4, endln:15:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:14:7, endln:14:41
        |vpiParent:
        \_begin: (work@top), line:13:16, endln:15:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:14:37, endln:14:41
        |vpiLhs:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
          |vpiParent:
          \_assignment: , line:14:7, endln:14:41
          |vpiName:ast_alert_o.alerts_ack[0].p
          |vpiActual:
          \_ref_obj: (ast_alert_o)
            |vpiParent:
            \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
            |vpiName:ast_alert_o
            |vpiActual:
            \_struct_var: (work@top.ast_alert_o), line:12:28, endln:12:39
          |vpiActual:
          \_bit_select: (alerts_ack), line:14:19, endln:14:29
            |vpiParent:
            \_ref_obj: (work@top.ast_alert_o.alerts_ack[0].p)
              |vpiParent:
              \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
              |vpiName:ast_alert_o.alerts_ack[0].p
              |vpiFullName:work@top.ast_alert_o.alerts_ack[0].p
              |vpiActual:
              \_typespec_member: (alerts_ack), line:7:23, endln:7:33
            |vpiName:alerts_ack
            |vpiIndex:
            \_constant: , line:14:30, endln:14:31
          |vpiActual:
          \_ref_obj: (p)
            |vpiParent:
            \_hier_path: (ast_alert_o.alerts_ack[0].p), line:14:7, endln:14:34
            |vpiName:p
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:16:11, endln:16:42
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
      |vpiParent:
      \_cont_assign: , line:16:11, endln:16:42
      |vpiName:ast_alert_o.alerts_ack[0].p
      |vpiActual:
      \_ref_obj: (ast_alert_o), line:16:15, endln:16:26
        |vpiParent:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:ast_alert_o
        |vpiActual:
        \_struct_var: (work@top.ast_alert_o), line:12:28, endln:12:39
      |vpiActual:
      \_bit_select: (alerts_ack), line:16:27, endln:16:37
        |vpiParent:
        \_ref_obj: (work@top.ast_alert_o.alerts_ack[0].p)
          |vpiParent:
          \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
          |vpiName:ast_alert_o.alerts_ack[0].p
          |vpiFullName:work@top.ast_alert_o.alerts_ack[0].p
          |vpiActual:
          \_typespec_member: (alerts_ack), line:7:23, endln:7:33
        |vpiName:alerts_ack
        |vpiIndex:
        \_constant: , line:16:38, endln:16:39
      |vpiActual:
      \_ref_obj: (p), line:16:41, endln:16:42
        |vpiParent:
        \_hier_path: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:p
    |vpiLhs:
    \_ref_obj: (work@top.o), line:16:11, endln:16:12
      |vpiParent:
      \_cont_assign: , line:16:11, endln:16:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:11:19, endln:11:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/LhsHierPath/dut.sv | ${SURELOG_DIR}/build/regression/LhsHierPath/roundtrip/dut_000.sv | 4 | 17 | 

