/** @file
*
*  Copyright 2017-2020 NXP
*
*  This program and the accompanying materials
*  are licensed and made available under the terms and conditions of the BSD License
*  which accompanies this distribution.  The full text of the license may be found at
*  http://opensource.org/licenses/bsd-license.php
*
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
**/

#ifndef SOC_CLOCK_INTERNAL_LIB_H_
#define SOC_CLOCK_INTERNAL_LIB_H_

#define QSPI_CLOCK_DISABLE     BIT7    // SCFG_QSPI_CFG field descriptions

/**
  512 bits Reset Configuration Word (RCW) layout

**/
typedef struct  {
  UINT8     Reserved0 : 1;
  UINT8     SysPllRat : 5;  // Bits 2-6
  UINT8     SysPllCfg : 2;  // Bits 0-1
  UINT8     Reserved1[2];
  UINT8     CgaPll1Rat : 6; // Bits 26-31
  UINT8     CgaPll1Cfg : 2; // Bits 24-25
  UINT8     CgaPll2Rat : 6; // Bits 34-39
  UINT8     CgaPll2Cfg : 2; // Bits 32-33
  UINT8     Reserved2[25];
  UINT8     Reserved3 : 2;
  UINT8     CgaPll2Spd : 1; // Bit 245
  UINT8     CgaPll1Spd : 1; // Bit 244
  UINT8     MemPllSpd : 1;  // Bit 243
  UINT8     SysPllSpd : 1;  // Bit 242
  UINT8     Reserved4 : 2;
  UINT8     Reserved5[28];
  UINT8     SysClkFreqH; // Bits 472-479
  UINT8     Reserved6 : 6;
  UINT8     SysClkFreqL : 2; // Bits 480-481
  UINT8     Reserved7[2];
  UINT8     HwaCgaM2ClkSel : 3; // Bits 509-511
  UINT8     Reserved8 : 5;
} RCW_FIELDS;

#endif // SOC_CLOCK_INTERNAL_LIB_H_
