My take on designing a modify process using RV32I architecture using system verilog
