![BUT FIT logo](https://wis.fit.vutbr.cz/images/fitnewben.png)

# Digital Systems Design
**Author**: Denis Karev ([xkarev00@stud.fit.vutbr.cz](mailto:xkarev00@stud.fit.vutbr.cz))

**This project should not be used for non-educational purposes**

## Description
Project for Digital Systems Design course at Brno University of Technology. Implementation of an UART receiver in VHDL.

