C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\EDA\vend_moore\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\EDA\vend_moore\synthesis\synlog\report\vend_moore_fpga_mapper.xml  -top_level_module  vend_moore  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\EDA\vend_moore\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\EDA\vend_moore\synthesis\vend_moore.edn   -freq 100.000   C:\EDA\vend_moore\synthesis\synwork\vend_moore_prem.srd  -sap  C:\EDA\vend_moore\synthesis\vend_moore.sap  -otap  C:\EDA\vend_moore\synthesis\vend_moore.tap  -omap  C:\EDA\vend_moore\synthesis\vend_moore.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\EDA\vend_moore\synthesis\vend_moore.sap  -ologparam  C:\EDA\vend_moore\synthesis\syntmp\vend_moore.plg  -osyn  C:\EDA\vend_moore\synthesis\vend_moore.srm  -prjdir  C:\EDA\vend_moore\synthesis\  -prjname  vend_moore_syn  -log  C:\EDA\vend_moore\synthesis\synlog\vend_moore_fpga_mapper.srr 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\vend_moore_fpga_mapper.xml -top_level_module vend_moore -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\vend_moore.edn -freq 100.000 ..\synwork\vend_moore_prem.srd -sap ..\vend_moore.sap -otap ..\vend_moore.tap -omap ..\vend_moore.map -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\vend_moore.sap -ologparam vend_moore.plg -osyn ..\vend_moore.srm -prjdir ..\ -prjname vend_moore_syn -log ..\synlog\vend_moore_fpga_mapper.srr
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1703660475|size:1677|exec:0|csum:
file:..\vend_moore.edn|io:o|time:1703660477|size:21566|exec:0|csum:
file:..\synwork\vend_moore_prem.srd|io:i|time:1703660477|size:2222|exec:0|csum:73702FE590E7826AFBA2D9153B1EB5C9
file:..\vend_moore.sap|io:o|time:1703660477|size:233|exec:0|csum:
file:..\vend_moore.tap|io:o|time:0|size:0|exec:0|csum:
file:..\vend_moore.map|io:o|time:1703660477|size:28|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\vend_moore.sap|io:o|time:1703660477|size:233|exec:0|csum:
file:vend_moore.plg|io:o|time:1703660477|size:346|exec:0|csum:
file:..\vend_moore.srm|io:o|time:1703660477|size:70838|exec:0|csum:
file:..\synlog\vend_moore_fpga_mapper.srr|io:o|time:1703660477|size:14418|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
