
CartPole.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029fc  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002b2c  08002b2c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08002b2c  08002b2c  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08002b2c  08002b2c  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b2c  08002b2c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b2c  08002b2c  00012b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b30  08002b30  00012b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08002b34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000020  08002b54  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08002b54  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ebc  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000cb6  00000000  00000000  00022f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c0  00000000  00000000  00023bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000218  00000000  00000000  00023e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009e02  00000000  00000000  00024098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000037a1  00000000  00000000  0002de9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00033337  00000000  00000000  0003163b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00064972  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ab0  00000000  00000000  000649c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000020 	.word	0x20000020
 800014c:	00000000 	.word	0x00000000
 8000150:	08002b14 	.word	0x08002b14

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000024 	.word	0x20000024
 800016c:	08002b14 	.word	0x08002b14

08000170 <__aeabi_fmul>:
 8000170:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000174:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000178:	bf1e      	ittt	ne
 800017a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800017e:	ea92 0f0c 	teqne	r2, ip
 8000182:	ea93 0f0c 	teqne	r3, ip
 8000186:	d06f      	beq.n	8000268 <__aeabi_fmul+0xf8>
 8000188:	441a      	add	r2, r3
 800018a:	ea80 0c01 	eor.w	ip, r0, r1
 800018e:	0240      	lsls	r0, r0, #9
 8000190:	bf18      	it	ne
 8000192:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000196:	d01e      	beq.n	80001d6 <__aeabi_fmul+0x66>
 8000198:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800019c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a4:	fba0 3101 	umull	r3, r1, r0, r1
 80001a8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001ac:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001b0:	bf3e      	ittt	cc
 80001b2:	0049      	lslcc	r1, r1, #1
 80001b4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001b8:	005b      	lslcc	r3, r3, #1
 80001ba:	ea40 0001 	orr.w	r0, r0, r1
 80001be:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001c2:	2afd      	cmp	r2, #253	; 0xfd
 80001c4:	d81d      	bhi.n	8000202 <__aeabi_fmul+0x92>
 80001c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ce:	bf08      	it	eq
 80001d0:	f020 0001 	biceq.w	r0, r0, #1
 80001d4:	4770      	bx	lr
 80001d6:	f090 0f00 	teq	r0, #0
 80001da:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001de:	bf08      	it	eq
 80001e0:	0249      	lsleq	r1, r1, #9
 80001e2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001e6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ea:	3a7f      	subs	r2, #127	; 0x7f
 80001ec:	bfc2      	ittt	gt
 80001ee:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001f2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001f6:	4770      	bxgt	lr
 80001f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001fc:	f04f 0300 	mov.w	r3, #0
 8000200:	3a01      	subs	r2, #1
 8000202:	dc5d      	bgt.n	80002c0 <__aeabi_fmul+0x150>
 8000204:	f112 0f19 	cmn.w	r2, #25
 8000208:	bfdc      	itt	le
 800020a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800020e:	4770      	bxle	lr
 8000210:	f1c2 0200 	rsb	r2, r2, #0
 8000214:	0041      	lsls	r1, r0, #1
 8000216:	fa21 f102 	lsr.w	r1, r1, r2
 800021a:	f1c2 0220 	rsb	r2, r2, #32
 800021e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000222:	ea5f 0031 	movs.w	r0, r1, rrx
 8000226:	f140 0000 	adc.w	r0, r0, #0
 800022a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800022e:	bf08      	it	eq
 8000230:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000234:	4770      	bx	lr
 8000236:	f092 0f00 	teq	r2, #0
 800023a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800023e:	bf02      	ittt	eq
 8000240:	0040      	lsleq	r0, r0, #1
 8000242:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000246:	3a01      	subeq	r2, #1
 8000248:	d0f9      	beq.n	800023e <__aeabi_fmul+0xce>
 800024a:	ea40 000c 	orr.w	r0, r0, ip
 800024e:	f093 0f00 	teq	r3, #0
 8000252:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000256:	bf02      	ittt	eq
 8000258:	0049      	lsleq	r1, r1, #1
 800025a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800025e:	3b01      	subeq	r3, #1
 8000260:	d0f9      	beq.n	8000256 <__aeabi_fmul+0xe6>
 8000262:	ea41 010c 	orr.w	r1, r1, ip
 8000266:	e78f      	b.n	8000188 <__aeabi_fmul+0x18>
 8000268:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800026c:	ea92 0f0c 	teq	r2, ip
 8000270:	bf18      	it	ne
 8000272:	ea93 0f0c 	teqne	r3, ip
 8000276:	d00a      	beq.n	800028e <__aeabi_fmul+0x11e>
 8000278:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800027c:	bf18      	it	ne
 800027e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000282:	d1d8      	bne.n	8000236 <__aeabi_fmul+0xc6>
 8000284:	ea80 0001 	eor.w	r0, r0, r1
 8000288:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f090 0f00 	teq	r0, #0
 8000292:	bf17      	itett	ne
 8000294:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000298:	4608      	moveq	r0, r1
 800029a:	f091 0f00 	teqne	r1, #0
 800029e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002a2:	d014      	beq.n	80002ce <__aeabi_fmul+0x15e>
 80002a4:	ea92 0f0c 	teq	r2, ip
 80002a8:	d101      	bne.n	80002ae <__aeabi_fmul+0x13e>
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	d10f      	bne.n	80002ce <__aeabi_fmul+0x15e>
 80002ae:	ea93 0f0c 	teq	r3, ip
 80002b2:	d103      	bne.n	80002bc <__aeabi_fmul+0x14c>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	bf18      	it	ne
 80002b8:	4608      	movne	r0, r1
 80002ba:	d108      	bne.n	80002ce <__aeabi_fmul+0x15e>
 80002bc:	ea80 0001 	eor.w	r0, r0, r1
 80002c0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002cc:	4770      	bx	lr
 80002ce:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002d2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002d6:	4770      	bx	lr

080002d8 <__aeabi_drsub>:
 80002d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002dc:	e002      	b.n	80002e4 <__adddf3>
 80002de:	bf00      	nop

080002e0 <__aeabi_dsub>:
 80002e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002e4 <__adddf3>:
 80002e4:	b530      	push	{r4, r5, lr}
 80002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ee:	ea94 0f05 	teq	r4, r5
 80002f2:	bf08      	it	eq
 80002f4:	ea90 0f02 	teqeq	r0, r2
 80002f8:	bf1f      	itttt	ne
 80002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030a:	f000 80e2 	beq.w	80004d2 <__adddf3+0x1ee>
 800030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000316:	bfb8      	it	lt
 8000318:	426d      	neglt	r5, r5
 800031a:	dd0c      	ble.n	8000336 <__adddf3+0x52>
 800031c:	442c      	add	r4, r5
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	ea82 0000 	eor.w	r0, r2, r0
 800032a:	ea83 0101 	eor.w	r1, r3, r1
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	2d36      	cmp	r5, #54	; 0x36
 8000338:	bf88      	it	hi
 800033a:	bd30      	pophi	{r4, r5, pc}
 800033c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000344:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x70>
 800034e:	4240      	negs	r0, r0
 8000350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000354:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000360:	d002      	beq.n	8000368 <__adddf3+0x84>
 8000362:	4252      	negs	r2, r2
 8000364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000368:	ea94 0f05 	teq	r4, r5
 800036c:	f000 80a7 	beq.w	80004be <__adddf3+0x1da>
 8000370:	f1a4 0401 	sub.w	r4, r4, #1
 8000374:	f1d5 0e20 	rsbs	lr, r5, #32
 8000378:	db0d      	blt.n	8000396 <__adddf3+0xb2>
 800037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037e:	fa22 f205 	lsr.w	r2, r2, r5
 8000382:	1880      	adds	r0, r0, r2
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	fa03 f20e 	lsl.w	r2, r3, lr
 800038c:	1880      	adds	r0, r0, r2
 800038e:	fa43 f305 	asr.w	r3, r3, r5
 8000392:	4159      	adcs	r1, r3
 8000394:	e00e      	b.n	80003b4 <__adddf3+0xd0>
 8000396:	f1a5 0520 	sub.w	r5, r5, #32
 800039a:	f10e 0e20 	add.w	lr, lr, #32
 800039e:	2a01      	cmp	r2, #1
 80003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a4:	bf28      	it	cs
 80003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	18c0      	adds	r0, r0, r3
 80003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b8:	d507      	bpl.n	80003ca <__adddf3+0xe6>
 80003ba:	f04f 0e00 	mov.w	lr, #0
 80003be:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ce:	d31b      	bcc.n	8000408 <__adddf3+0x124>
 80003d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003d4:	d30c      	bcc.n	80003f0 <__adddf3+0x10c>
 80003d6:	0849      	lsrs	r1, r1, #1
 80003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e0:	f104 0401 	add.w	r4, r4, #1
 80003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003ec:	f080 809a 	bcs.w	8000524 <__adddf3+0x240>
 80003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003f4:	bf08      	it	eq
 80003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fa:	f150 0000 	adcs.w	r0, r0, #0
 80003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000402:	ea41 0105 	orr.w	r1, r1, r5
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800040c:	4140      	adcs	r0, r0
 800040e:	eb41 0101 	adc.w	r1, r1, r1
 8000412:	3c01      	subs	r4, #1
 8000414:	bf28      	it	cs
 8000416:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800041a:	d2e9      	bcs.n	80003f0 <__adddf3+0x10c>
 800041c:	f091 0f00 	teq	r1, #0
 8000420:	bf04      	itt	eq
 8000422:	4601      	moveq	r1, r0
 8000424:	2000      	moveq	r0, #0
 8000426:	fab1 f381 	clz	r3, r1
 800042a:	bf08      	it	eq
 800042c:	3320      	addeq	r3, #32
 800042e:	f1a3 030b 	sub.w	r3, r3, #11
 8000432:	f1b3 0220 	subs.w	r2, r3, #32
 8000436:	da0c      	bge.n	8000452 <__adddf3+0x16e>
 8000438:	320c      	adds	r2, #12
 800043a:	dd08      	ble.n	800044e <__adddf3+0x16a>
 800043c:	f102 0c14 	add.w	ip, r2, #20
 8000440:	f1c2 020c 	rsb	r2, r2, #12
 8000444:	fa01 f00c 	lsl.w	r0, r1, ip
 8000448:	fa21 f102 	lsr.w	r1, r1, r2
 800044c:	e00c      	b.n	8000468 <__adddf3+0x184>
 800044e:	f102 0214 	add.w	r2, r2, #20
 8000452:	bfd8      	it	le
 8000454:	f1c2 0c20 	rsble	ip, r2, #32
 8000458:	fa01 f102 	lsl.w	r1, r1, r2
 800045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000460:	bfdc      	itt	le
 8000462:	ea41 010c 	orrle.w	r1, r1, ip
 8000466:	4090      	lslle	r0, r2
 8000468:	1ae4      	subs	r4, r4, r3
 800046a:	bfa2      	ittt	ge
 800046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000470:	4329      	orrge	r1, r5
 8000472:	bd30      	popge	{r4, r5, pc}
 8000474:	ea6f 0404 	mvn.w	r4, r4
 8000478:	3c1f      	subs	r4, #31
 800047a:	da1c      	bge.n	80004b6 <__adddf3+0x1d2>
 800047c:	340c      	adds	r4, #12
 800047e:	dc0e      	bgt.n	800049e <__adddf3+0x1ba>
 8000480:	f104 0414 	add.w	r4, r4, #20
 8000484:	f1c4 0220 	rsb	r2, r4, #32
 8000488:	fa20 f004 	lsr.w	r0, r0, r4
 800048c:	fa01 f302 	lsl.w	r3, r1, r2
 8000490:	ea40 0003 	orr.w	r0, r0, r3
 8000494:	fa21 f304 	lsr.w	r3, r1, r4
 8000498:	ea45 0103 	orr.w	r1, r5, r3
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f1c4 040c 	rsb	r4, r4, #12
 80004a2:	f1c4 0220 	rsb	r2, r4, #32
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 f304 	lsl.w	r3, r1, r4
 80004ae:	ea40 0003 	orr.w	r0, r0, r3
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f094 0f00 	teq	r4, #0
 80004c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004c6:	bf06      	itte	eq
 80004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004cc:	3401      	addeq	r4, #1
 80004ce:	3d01      	subne	r5, #1
 80004d0:	e74e      	b.n	8000370 <__adddf3+0x8c>
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf18      	it	ne
 80004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004dc:	d029      	beq.n	8000532 <__adddf3+0x24e>
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	d005      	beq.n	80004f6 <__adddf3+0x212>
 80004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ee:	bf04      	itt	eq
 80004f0:	4619      	moveq	r1, r3
 80004f2:	4610      	moveq	r0, r2
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	ea91 0f03 	teq	r1, r3
 80004fa:	bf1e      	ittt	ne
 80004fc:	2100      	movne	r1, #0
 80004fe:	2000      	movne	r0, #0
 8000500:	bd30      	popne	{r4, r5, pc}
 8000502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000506:	d105      	bne.n	8000514 <__adddf3+0x230>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	4149      	adcs	r1, r1
 800050c:	bf28      	it	cs
 800050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000518:	bf3c      	itt	cc
 800051a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800051e:	bd30      	popcc	{r4, r5, pc}
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000528:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800052c:	f04f 0000 	mov.w	r0, #0
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf1a      	itte	ne
 8000538:	4619      	movne	r1, r3
 800053a:	4610      	movne	r0, r2
 800053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000540:	bf1c      	itt	ne
 8000542:	460b      	movne	r3, r1
 8000544:	4602      	movne	r2, r0
 8000546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054a:	bf06      	itte	eq
 800054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000550:	ea91 0f03 	teqeq	r1, r3
 8000554:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	bf00      	nop

0800055c <__aeabi_ui2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f04f 0500 	mov.w	r5, #0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e750      	b.n	800041c <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_i2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000590:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000594:	bf48      	it	mi
 8000596:	4240      	negmi	r0, r0
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	e73e      	b.n	800041c <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_f2d>:
 80005a0:	0042      	lsls	r2, r0, #1
 80005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ae:	bf1f      	itttt	ne
 80005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005bc:	4770      	bxne	lr
 80005be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005c2:	bf08      	it	eq
 80005c4:	4770      	bxeq	lr
 80005c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ca:	bf04      	itt	eq
 80005cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	e71c      	b.n	800041c <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aed8 	beq.w	80003ca <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6bd      	b.n	80003ca <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <__aeabi_dmul>:
 8000650:	b570      	push	{r4, r5, r6, lr}
 8000652:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000656:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800065a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800065e:	bf1d      	ittte	ne
 8000660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000664:	ea94 0f0c 	teqne	r4, ip
 8000668:	ea95 0f0c 	teqne	r5, ip
 800066c:	f000 f8de 	bleq	800082c <__aeabi_dmul+0x1dc>
 8000670:	442c      	add	r4, r5
 8000672:	ea81 0603 	eor.w	r6, r1, r3
 8000676:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800067e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000682:	bf18      	it	ne
 8000684:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000688:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800068c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000690:	d038      	beq.n	8000704 <__aeabi_dmul+0xb4>
 8000692:	fba0 ce02 	umull	ip, lr, r0, r2
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800069e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006a6:	f04f 0600 	mov.w	r6, #0
 80006aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ae:	f09c 0f00 	teq	ip, #0
 80006b2:	bf18      	it	ne
 80006b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c4:	d204      	bcs.n	80006d0 <__aeabi_dmul+0x80>
 80006c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ca:	416d      	adcs	r5, r5
 80006cc:	eb46 0606 	adc.w	r6, r6, r6
 80006d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e8:	bf88      	it	hi
 80006ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ee:	d81e      	bhi.n	800072e <__aeabi_dmul+0xde>
 80006f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f4:	bf08      	it	eq
 80006f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fa:	f150 0000 	adcs.w	r0, r0, #0
 80006fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000708:	ea46 0101 	orr.w	r1, r6, r1
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	ea81 0103 	eor.w	r1, r1, r3
 8000714:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000718:	bfc2      	ittt	gt
 800071a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800071e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000722:	bd70      	popgt	{r4, r5, r6, pc}
 8000724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000728:	f04f 0e00 	mov.w	lr, #0
 800072c:	3c01      	subs	r4, #1
 800072e:	f300 80ab 	bgt.w	8000888 <__aeabi_dmul+0x238>
 8000732:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000736:	bfde      	ittt	le
 8000738:	2000      	movle	r0, #0
 800073a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd70      	pople	{r4, r5, r6, pc}
 8000740:	f1c4 0400 	rsb	r4, r4, #0
 8000744:	3c20      	subs	r4, #32
 8000746:	da35      	bge.n	80007b4 <__aeabi_dmul+0x164>
 8000748:	340c      	adds	r4, #12
 800074a:	dc1b      	bgt.n	8000784 <__aeabi_dmul+0x134>
 800074c:	f104 0414 	add.w	r4, r4, #20
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f305 	lsl.w	r3, r0, r5
 8000758:	fa20 f004 	lsr.w	r0, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	fa21 f604 	lsr.w	r6, r1, r4
 8000774:	eb42 0106 	adc.w	r1, r2, r6
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 040c 	rsb	r4, r4, #12
 8000788:	f1c4 0520 	rsb	r5, r4, #32
 800078c:	fa00 f304 	lsl.w	r3, r0, r4
 8000790:	fa20 f005 	lsr.w	r0, r0, r5
 8000794:	fa01 f204 	lsl.w	r2, r1, r4
 8000798:	ea40 0002 	orr.w	r0, r0, r2
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a4:	f141 0100 	adc.w	r1, r1, #0
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f1c4 0520 	rsb	r5, r4, #32
 80007b8:	fa00 f205 	lsl.w	r2, r0, r5
 80007bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c0:	fa20 f304 	lsr.w	r3, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea43 0302 	orr.w	r3, r3, r2
 80007cc:	fa21 f004 	lsr.w	r0, r1, r4
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	fa21 f204 	lsr.w	r2, r1, r4
 80007d8:	ea20 0002 	bic.w	r0, r0, r2
 80007dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f094 0f00 	teq	r4, #0
 80007f0:	d10f      	bne.n	8000812 <__aeabi_dmul+0x1c2>
 80007f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007f6:	0040      	lsls	r0, r0, #1
 80007f8:	eb41 0101 	adc.w	r1, r1, r1
 80007fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3c01      	subeq	r4, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1a6>
 8000806:	ea41 0106 	orr.w	r1, r1, r6
 800080a:	f095 0f00 	teq	r5, #0
 800080e:	bf18      	it	ne
 8000810:	4770      	bxne	lr
 8000812:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000816:	0052      	lsls	r2, r2, #1
 8000818:	eb43 0303 	adc.w	r3, r3, r3
 800081c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000820:	bf08      	it	eq
 8000822:	3d01      	subeq	r5, #1
 8000824:	d0f7      	beq.n	8000816 <__aeabi_dmul+0x1c6>
 8000826:	ea43 0306 	orr.w	r3, r3, r6
 800082a:	4770      	bx	lr
 800082c:	ea94 0f0c 	teq	r4, ip
 8000830:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000834:	bf18      	it	ne
 8000836:	ea95 0f0c 	teqne	r5, ip
 800083a:	d00c      	beq.n	8000856 <__aeabi_dmul+0x206>
 800083c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000840:	bf18      	it	ne
 8000842:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000846:	d1d1      	bne.n	80007ec <__aeabi_dmul+0x19c>
 8000848:	ea81 0103 	eor.w	r1, r1, r3
 800084c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085a:	bf06      	itte	eq
 800085c:	4610      	moveq	r0, r2
 800085e:	4619      	moveq	r1, r3
 8000860:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000864:	d019      	beq.n	800089a <__aeabi_dmul+0x24a>
 8000866:	ea94 0f0c 	teq	r4, ip
 800086a:	d102      	bne.n	8000872 <__aeabi_dmul+0x222>
 800086c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000870:	d113      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000872:	ea95 0f0c 	teq	r5, ip
 8000876:	d105      	bne.n	8000884 <__aeabi_dmul+0x234>
 8000878:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800087c:	bf1c      	itt	ne
 800087e:	4610      	movne	r0, r2
 8000880:	4619      	movne	r1, r3
 8000882:	d10a      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000884:	ea81 0103 	eor.w	r1, r1, r3
 8000888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800088c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000890:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800089e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008a2:	bd70      	pop	{r4, r5, r6, pc}

080008a4 <__aeabi_ddiv>:
 80008a4:	b570      	push	{r4, r5, r6, lr}
 80008a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b2:	bf1d      	ittte	ne
 80008b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b8:	ea94 0f0c 	teqne	r4, ip
 80008bc:	ea95 0f0c 	teqne	r5, ip
 80008c0:	f000 f8a7 	bleq	8000a12 <__aeabi_ddiv+0x16e>
 80008c4:	eba4 0405 	sub.w	r4, r4, r5
 80008c8:	ea81 0e03 	eor.w	lr, r1, r3
 80008cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d4:	f000 8088 	beq.w	80009e8 <__aeabi_ddiv+0x144>
 80008d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008fc:	429d      	cmp	r5, r3
 80008fe:	bf08      	it	eq
 8000900:	4296      	cmpeq	r6, r2
 8000902:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000906:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800090a:	d202      	bcs.n	8000912 <__aeabi_ddiv+0x6e>
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	1ab6      	subs	r6, r6, r2
 8000914:	eb65 0503 	sbc.w	r5, r5, r3
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000922:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 000c 	orrcs.w	r0, r0, ip
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000980:	ea55 0e06 	orrs.w	lr, r5, r6
 8000984:	d018      	beq.n	80009b8 <__aeabi_ddiv+0x114>
 8000986:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800098e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000996:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800099e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a2:	d1c0      	bne.n	8000926 <__aeabi_ddiv+0x82>
 80009a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a8:	d10b      	bne.n	80009c2 <__aeabi_ddiv+0x11e>
 80009aa:	ea41 0100 	orr.w	r1, r1, r0
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009b6:	e7b6      	b.n	8000926 <__aeabi_ddiv+0x82>
 80009b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009bc:	bf04      	itt	eq
 80009be:	4301      	orreq	r1, r0
 80009c0:	2000      	moveq	r0, #0
 80009c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009c6:	bf88      	it	hi
 80009c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009cc:	f63f aeaf 	bhi.w	800072e <__aeabi_dmul+0xde>
 80009d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d4:	bf04      	itt	eq
 80009d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009de:	f150 0000 	adcs.w	r0, r0, #0
 80009e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	pop	{r4, r5, r6, pc}
 80009e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f4:	bfc2      	ittt	gt
 80009f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000a00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a04:	f04f 0e00 	mov.w	lr, #0
 8000a08:	3c01      	subs	r4, #1
 8000a0a:	e690      	b.n	800072e <__aeabi_dmul+0xde>
 8000a0c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a10:	e68d      	b.n	800072e <__aeabi_dmul+0xde>
 8000a12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a16:	ea94 0f0c 	teq	r4, ip
 8000a1a:	bf08      	it	eq
 8000a1c:	ea95 0f0c 	teqeq	r5, ip
 8000a20:	f43f af3b 	beq.w	800089a <__aeabi_dmul+0x24a>
 8000a24:	ea94 0f0c 	teq	r4, ip
 8000a28:	d10a      	bne.n	8000a40 <__aeabi_ddiv+0x19c>
 8000a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a2e:	f47f af34 	bne.w	800089a <__aeabi_dmul+0x24a>
 8000a32:	ea95 0f0c 	teq	r5, ip
 8000a36:	f47f af25 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	e72c      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a40:	ea95 0f0c 	teq	r5, ip
 8000a44:	d106      	bne.n	8000a54 <__aeabi_ddiv+0x1b0>
 8000a46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4a:	f43f aefd 	beq.w	8000848 <__aeabi_dmul+0x1f8>
 8000a4e:	4610      	mov	r0, r2
 8000a50:	4619      	mov	r1, r3
 8000a52:	e722      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a5e:	f47f aec5 	bne.w	80007ec <__aeabi_dmul+0x19c>
 8000a62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a66:	f47f af0d 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a6e:	f47f aeeb 	bne.w	8000848 <__aeabi_dmul+0x1f8>
 8000a72:	e712      	b.n	800089a <__aeabi_dmul+0x24a>

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_frsub>:
 8000b14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b18:	e002      	b.n	8000b20 <__addsf3>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fsub>:
 8000b1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b20 <__addsf3>:
 8000b20:	0042      	lsls	r2, r0, #1
 8000b22:	bf1f      	itttt	ne
 8000b24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b28:	ea92 0f03 	teqne	r2, r3
 8000b2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b34:	d06a      	beq.n	8000c0c <__addsf3+0xec>
 8000b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3e:	bfc1      	itttt	gt
 8000b40:	18d2      	addgt	r2, r2, r3
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	4048      	eorgt	r0, r1
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	bfb8      	it	lt
 8000b4a:	425b      	neglt	r3, r3
 8000b4c:	2b19      	cmp	r3, #25
 8000b4e:	bf88      	it	hi
 8000b50:	4770      	bxhi	lr
 8000b52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4249      	negne	r1, r1
 8000b72:	ea92 0f03 	teq	r2, r3
 8000b76:	d03f      	beq.n	8000bf8 <__addsf3+0xd8>
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b80:	eb10 000c 	adds.w	r0, r0, ip
 8000b84:	f1c3 0320 	rsb	r3, r3, #32
 8000b88:	fa01 f103 	lsl.w	r1, r1, r3
 8000b8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b90:	d502      	bpl.n	8000b98 <__addsf3+0x78>
 8000b92:	4249      	negs	r1, r1
 8000b94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b9c:	d313      	bcc.n	8000bc6 <__addsf3+0xa6>
 8000b9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba2:	d306      	bcc.n	8000bb2 <__addsf3+0x92>
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000baa:	f102 0201 	add.w	r2, r2, #1
 8000bae:	2afe      	cmp	r2, #254	; 0xfe
 8000bb0:	d251      	bcs.n	8000c56 <__addsf3+0x136>
 8000bb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bba:	bf08      	it	eq
 8000bbc:	f020 0001 	biceq.w	r0, r0, #1
 8000bc0:	ea40 0003 	orr.w	r0, r0, r3
 8000bc4:	4770      	bx	lr
 8000bc6:	0049      	lsls	r1, r1, #1
 8000bc8:	eb40 0000 	adc.w	r0, r0, r0
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd4:	d2ed      	bcs.n	8000bb2 <__addsf3+0x92>
 8000bd6:	fab0 fc80 	clz	ip, r0
 8000bda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bde:	ebb2 020c 	subs.w	r2, r2, ip
 8000be2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be6:	bfaa      	itet	ge
 8000be8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bec:	4252      	neglt	r2, r2
 8000bee:	4318      	orrge	r0, r3
 8000bf0:	bfbc      	itt	lt
 8000bf2:	40d0      	lsrlt	r0, r2
 8000bf4:	4318      	orrlt	r0, r3
 8000bf6:	4770      	bx	lr
 8000bf8:	f092 0f00 	teq	r2, #0
 8000bfc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c00:	bf06      	itte	eq
 8000c02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c06:	3201      	addeq	r2, #1
 8000c08:	3b01      	subne	r3, #1
 8000c0a:	e7b5      	b.n	8000b78 <__addsf3+0x58>
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	bf18      	it	ne
 8000c16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1a:	d021      	beq.n	8000c60 <__addsf3+0x140>
 8000c1c:	ea92 0f03 	teq	r2, r3
 8000c20:	d004      	beq.n	8000c2c <__addsf3+0x10c>
 8000c22:	f092 0f00 	teq	r2, #0
 8000c26:	bf08      	it	eq
 8000c28:	4608      	moveq	r0, r1
 8000c2a:	4770      	bx	lr
 8000c2c:	ea90 0f01 	teq	r0, r1
 8000c30:	bf1c      	itt	ne
 8000c32:	2000      	movne	r0, #0
 8000c34:	4770      	bxne	lr
 8000c36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3a:	d104      	bne.n	8000c46 <__addsf3+0x126>
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4a:	bf3c      	itt	cc
 8000c4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bxcc	lr
 8000c52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5e:	4770      	bx	lr
 8000c60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c64:	bf16      	itet	ne
 8000c66:	4608      	movne	r0, r1
 8000c68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c6c:	4601      	movne	r1, r0
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	bf06      	itte	eq
 8000c72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c76:	ea90 0f01 	teqeq	r0, r1
 8000c7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_ui2f>:
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e004      	b.n	8000c90 <__aeabi_i2f+0x8>
 8000c86:	bf00      	nop

08000c88 <__aeabi_i2f>:
 8000c88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c8c:	bf48      	it	mi
 8000c8e:	4240      	negmi	r0, r0
 8000c90:	ea5f 0c00 	movs.w	ip, r0
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	f04f 0000 	mov.w	r0, #0
 8000ca2:	e01c      	b.n	8000cde <__aeabi_l2f+0x2a>

08000ca4 <__aeabi_ul2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e00a      	b.n	8000cc8 <__aeabi_l2f+0x14>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_l2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__aeabi_l2f+0x14>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	ea5f 0c01 	movs.w	ip, r1
 8000ccc:	bf02      	ittt	eq
 8000cce:	4684      	moveq	ip, r0
 8000cd0:	4601      	moveq	r1, r0
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cd8:	bf08      	it	eq
 8000cda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce2:	fabc f28c 	clz	r2, ip
 8000ce6:	3a08      	subs	r2, #8
 8000ce8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cec:	db10      	blt.n	8000d10 <__aeabi_l2f+0x5c>
 8000cee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf8:	f1c2 0220 	rsb	r2, r2, #32
 8000cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d00:	fa20 f202 	lsr.w	r2, r0, r2
 8000d04:	eb43 0002 	adc.w	r0, r3, r2
 8000d08:	bf08      	it	eq
 8000d0a:	f020 0001 	biceq.w	r0, r0, #1
 8000d0e:	4770      	bx	lr
 8000d10:	f102 0220 	add.w	r2, r2, #32
 8000d14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d20:	fa21 f202 	lsr.w	r2, r1, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2e:	4770      	bx	lr

08000d30 <__gesf2>:
 8000d30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000d34:	e006      	b.n	8000d44 <__cmpsf2+0x4>
 8000d36:	bf00      	nop

08000d38 <__lesf2>:
 8000d38:	f04f 0c01 	mov.w	ip, #1
 8000d3c:	e002      	b.n	8000d44 <__cmpsf2+0x4>
 8000d3e:	bf00      	nop

08000d40 <__cmpsf2>:
 8000d40:	f04f 0c01 	mov.w	ip, #1
 8000d44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d48:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d54:	bf18      	it	ne
 8000d56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d5a:	d011      	beq.n	8000d80 <__cmpsf2+0x40>
 8000d5c:	b001      	add	sp, #4
 8000d5e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d62:	bf18      	it	ne
 8000d64:	ea90 0f01 	teqne	r0, r1
 8000d68:	bf58      	it	pl
 8000d6a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d6e:	bf88      	it	hi
 8000d70:	17c8      	asrhi	r0, r1, #31
 8000d72:	bf38      	it	cc
 8000d74:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d78:	bf18      	it	ne
 8000d7a:	f040 0001 	orrne.w	r0, r0, #1
 8000d7e:	4770      	bx	lr
 8000d80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d84:	d102      	bne.n	8000d8c <__cmpsf2+0x4c>
 8000d86:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d8a:	d105      	bne.n	8000d98 <__cmpsf2+0x58>
 8000d8c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d90:	d1e4      	bne.n	8000d5c <__cmpsf2+0x1c>
 8000d92:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d96:	d0e1      	beq.n	8000d5c <__cmpsf2+0x1c>
 8000d98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <__aeabi_cfrcmple>:
 8000da0:	4684      	mov	ip, r0
 8000da2:	4608      	mov	r0, r1
 8000da4:	4661      	mov	r1, ip
 8000da6:	e7ff      	b.n	8000da8 <__aeabi_cfcmpeq>

08000da8 <__aeabi_cfcmpeq>:
 8000da8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000daa:	f7ff ffc9 	bl	8000d40 <__cmpsf2>
 8000dae:	2800      	cmp	r0, #0
 8000db0:	bf48      	it	mi
 8000db2:	f110 0f00 	cmnmi.w	r0, #0
 8000db6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000db8 <__aeabi_fcmpeq>:
 8000db8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dbc:	f7ff fff4 	bl	8000da8 <__aeabi_cfcmpeq>
 8000dc0:	bf0c      	ite	eq
 8000dc2:	2001      	moveq	r0, #1
 8000dc4:	2000      	movne	r0, #0
 8000dc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dca:	bf00      	nop

08000dcc <__aeabi_fcmplt>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff ffea 	bl	8000da8 <__aeabi_cfcmpeq>
 8000dd4:	bf34      	ite	cc
 8000dd6:	2001      	movcc	r0, #1
 8000dd8:	2000      	movcs	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmple>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffe0 	bl	8000da8 <__aeabi_cfcmpeq>
 8000de8:	bf94      	ite	ls
 8000dea:	2001      	movls	r0, #1
 8000dec:	2000      	movhi	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmpge>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffd2 	bl	8000da0 <__aeabi_cfrcmple>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpgt>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffc8 	bl	8000da0 <__aeabi_cfrcmple>
 8000e10:	bf34      	ite	cc
 8000e12:	2001      	movcc	r0, #1
 8000e14:	2000      	movcs	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_f2iz>:
 8000e1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e24:	d30f      	bcc.n	8000e46 <__aeabi_f2iz+0x2a>
 8000e26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e2e:	d90d      	bls.n	8000e4c <__aeabi_f2iz+0x30>
 8000e30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e38:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e3c:	fa23 f002 	lsr.w	r0, r3, r2
 8000e40:	bf18      	it	ne
 8000e42:	4240      	negne	r0, r0
 8000e44:	4770      	bx	lr
 8000e46:	f04f 0000 	mov.w	r0, #0
 8000e4a:	4770      	bx	lr
 8000e4c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e50:	d101      	bne.n	8000e56 <__aeabi_f2iz+0x3a>
 8000e52:	0242      	lsls	r2, r0, #9
 8000e54:	d105      	bne.n	8000e62 <__aeabi_f2iz+0x46>
 8000e56:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	bf08      	it	eq
 8000e5c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	4770      	bx	lr

08000e68 <__aeabi_f2uiz>:
 8000e68:	0042      	lsls	r2, r0, #1
 8000e6a:	d20e      	bcs.n	8000e8a <__aeabi_f2uiz+0x22>
 8000e6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e70:	d30b      	bcc.n	8000e8a <__aeabi_f2uiz+0x22>
 8000e72:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e7a:	d409      	bmi.n	8000e90 <__aeabi_f2uiz+0x28>
 8000e7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e84:	fa23 f002 	lsr.w	r0, r3, r2
 8000e88:	4770      	bx	lr
 8000e8a:	f04f 0000 	mov.w	r0, #0
 8000e8e:	4770      	bx	lr
 8000e90:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e94:	d101      	bne.n	8000e9a <__aeabi_f2uiz+0x32>
 8000e96:	0242      	lsls	r2, r0, #9
 8000e98:	d102      	bne.n	8000ea0 <__aeabi_f2uiz+0x38>
 8000e9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e9e:	4770      	bx	lr
 8000ea0:	f04f 0000 	mov.w	r0, #0
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ANGLE_Init>:
#include "angle.h"

void ANGLE_Init(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
	// Initialise IO port.
 	RCC->APB2ENR	|= 1<<2;			// Enable PORTA clock 
 8000eac:	4b4a      	ldr	r3, [pc, #296]	; (8000fd8 <ANGLE_Init+0x130>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a49      	ldr	r2, [pc, #292]	; (8000fd8 <ANGLE_Init+0x130>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6193      	str	r3, [r2, #24]
	GPIOA->CRL		&= 0xFFFF0FFF;		// PA3 anolog input 	 		 
 8000eb8:	4b48      	ldr	r3, [pc, #288]	; (8000fdc <ANGLE_Init+0x134>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a47      	ldr	r2, [pc, #284]	; (8000fdc <ANGLE_Init+0x134>)
 8000ebe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000ec2:	6013      	str	r3, [r2, #0]
	RCC->APB2ENR	|= 1<<9;			// ADC1 Clock enable	  
 8000ec4:	4b44      	ldr	r3, [pc, #272]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a43      	ldr	r2, [pc, #268]	; (8000fd8 <ANGLE_Init+0x130>)
 8000eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ece:	6193      	str	r3, [r2, #24]
	RCC->APB2RSTR	|= 1<<9;			// ADC1 reset
 8000ed0:	4b41      	ldr	r3, [pc, #260]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	4a40      	ldr	r2, [pc, #256]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eda:	60d3      	str	r3, [r2, #12]
	RCC->APB2RSTR	&= ~(1<<9);			// Resetting end	    
 8000edc:	4b3e      	ldr	r3, [pc, #248]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	4a3d      	ldr	r2, [pc, #244]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ee2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000ee6:	60d3      	str	r3, [r2, #12]
	RCC->CFGR		&= ~(3<<14);		// Zero frequency factor clearing
 8000ee8:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <ANGLE_Init+0x130>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	4a3a      	ldr	r2, [pc, #232]	; (8000fd8 <ANGLE_Init+0x130>)
 8000eee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ef2:	6053      	str	r3, [r2, #4]
	
	// SYSCLK/DIV2 = 12 MHz ADC clock set to 12 MHz, ADC maximum clock can not exceed 14M!
	// otherwise, the accuracy of ADC will be reduced.
	RCC->CFGR		|= 2<<14; 
 8000ef4:	4b38      	ldr	r3, [pc, #224]	; (8000fd8 <ANGLE_Init+0x130>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	4a37      	ldr	r2, [pc, #220]	; (8000fd8 <ANGLE_Init+0x130>)
 8000efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000efe:	6053      	str	r3, [r2, #4]

	ADC1->CR1		&=  0xF0FFFF;		// Zero working mode
 8000f00:	4b37      	ldr	r3, [pc, #220]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	4a36      	ldr	r2, [pc, #216]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000f0a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000f0e:	6053      	str	r3, [r2, #4]
	ADC1->CR1		|=  0<<16;			// Independent working mode
 8000f10:	4b33      	ldr	r3, [pc, #204]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f12:	4a33      	ldr	r2, [pc, #204]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	6053      	str	r3, [r2, #4]
	ADC1->CR1		&=~ (1<<8);			// Non scanning mode 
 8000f18:	4b31      	ldr	r3, [pc, #196]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	4a30      	ldr	r2, [pc, #192]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f22:	6053      	str	r3, [r2, #4]
	ADC1->CR2		&=~ (1<<1);			// Single conversion mode
 8000f24:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	4a2d      	ldr	r2, [pc, #180]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f2a:	f023 0302 	bic.w	r3, r3, #2
 8000f2e:	6093      	str	r3, [r2, #8]
	ADC1->CR2		&=~ (7<<17);	   
 8000f30:	4b2b      	ldr	r3, [pc, #172]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	4a2a      	ldr	r2, [pc, #168]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f36:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8000f3a:	6093      	str	r3, [r2, #8]
	ADC1->CR2		|=  7<<17;			// Software control conversion  
 8000f3c:	4b28      	ldr	r3, [pc, #160]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	4a27      	ldr	r2, [pc, #156]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f42:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000f46:	6093      	str	r3, [r2, #8]
	ADC1->CR2		|=  1<<20;			// Using external triggers (SWSTART)!!! Must be triggered by an event.
 8000f48:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	4a24      	ldr	r2, [pc, #144]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000f52:	6093      	str	r3, [r2, #8]
	ADC1->CR2		&=~ (1<<11);		// Right alignment	 
 8000f54:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	4a21      	ldr	r2, [pc, #132]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f5e:	6093      	str	r3, [r2, #8]
	ADC1->SQR1		&=~ (0x0F<<20);
 8000f60:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f64:	4a1e      	ldr	r2, [pc, #120]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f6a:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SQR1		&=  0<<20;			// The 1 transformation is in the rule sequence, that is to transform only the rule sequence 1.	   
 8000f6c:	4b1c      	ldr	r3, [pc, #112]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f70:	4b1b      	ldr	r3, [pc, #108]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	; 0x2c

	// Set the sampling time of channel 3
	ADC1->SMPR2		&= 0xFFFF0FFF;		// Channel sampling time emptied  
 8000f76:	4b1a      	ldr	r3, [pc, #104]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	4a19      	ldr	r2, [pc, #100]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000f80:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2		|= 7<<9;			// Channel 239.5 cycle, increasing sampling time can improve accuracy.
 8000f82:	4b17      	ldr	r3, [pc, #92]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	4a16      	ldr	r2, [pc, #88]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f88:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 8000f8c:	6113      	str	r3, [r2, #16]

	ADC1->CR2		|= 1<<0;			// Turn on AD converter
 8000f8e:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	4a13      	ldr	r2, [pc, #76]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6093      	str	r3, [r2, #8]
	ADC1->CR2		|= 1<<3;        	// Enable reset calibration  
 8000f9a:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <ANGLE_Init+0x138>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <ANGLE_Init+0x138>)
 8000fa0:	f043 0308 	orr.w	r3, r3, #8
 8000fa4:	6093      	str	r3, [r2, #8]
	while(ADC1->CR2 & 1<<3);  			// Waiting for calibration to end 		
 8000fa6:	bf00      	nop
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <ANGLE_Init+0x138>)
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	f003 0308 	and.w	r3, r3, #8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f9      	bne.n	8000fa8 <ANGLE_Init+0x100>
	
  	// This bit is set up by software and cleared by hardware.
	// The bit will be cleared after the calibration register is initialized.	 
	ADC1->CR2 |= 1<<2;					// Open AD calibration   
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <ANGLE_Init+0x138>)
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	4a09      	ldr	r2, [pc, #36]	; (8000fe0 <ANGLE_Init+0x138>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6093      	str	r3, [r2, #8]
	while (ADC1->CR2 & 1<<2);			// Waiting for calibration to end
 8000fc0:	bf00      	nop
 8000fc2:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <ANGLE_Init+0x138>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	f003 0304 	and.w	r3, r3, #4
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1f9      	bne.n	8000fc2 <ANGLE_Init+0x11a>
}
 8000fce:	bf00      	nop
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	40012400 	.word	0x40012400

08000fe4 <ANGLE_Read>:

unsigned short ANGLE_Read(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
	// Set conversion sequence		 
	ADC1->SQR3		&= 0xFFFFFFE0;		// Regular sequence 1 channel 3
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <ANGLE_Read+0x44>)
 8000fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fec:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <ANGLE_Read+0x44>)
 8000fee:	f023 031f 	bic.w	r3, r3, #31
 8000ff2:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3		|= 3;		  			    
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <ANGLE_Read+0x44>)
 8000ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff8:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <ANGLE_Read+0x44>)
 8000ffa:	f043 0303 	orr.w	r3, r3, #3
 8000ffe:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->CR2		|= 1<<22;			// Start rule conversion channel 
 8001000:	4b09      	ldr	r3, [pc, #36]	; (8001028 <ANGLE_Read+0x44>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	4a08      	ldr	r2, [pc, #32]	; (8001028 <ANGLE_Read+0x44>)
 8001006:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800100a:	6093      	str	r3, [r2, #8]
	while (!(ADC1->SR & 1<<1));			// Wait for conversion end   
 800100c:	bf00      	nop
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <ANGLE_Read+0x44>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f9      	beq.n	800100e <ANGLE_Read+0x2a>
	return ADC1->DR;					// Return the ADC value	
 800101a:	4b03      	ldr	r3, [pc, #12]	; (8001028 <ANGLE_Read+0x44>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	b29b      	uxth	r3, r3
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr
 8001028:	40012400 	.word	0x40012400

0800102c <__enable_irq>:


#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
 8001030:	b662      	cpsie	i
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	bc80      	pop	{r7}
 8001038:	4770      	bx	lr

0800103a <__disable_irq>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
 800103e:	b672      	cpsid	i
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <CONTROL_Init>:
void 			cmd_SetPositionConfig(const unsigned char * config);
void 			cmd_GetPositionConfig(void);
void 			cmd_SetMotor(int motorCmd);

void CONTROL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	controlEnabled		= false;
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <CONTROL_Init+0x58>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
    isCalibrated        = false;
 8001052:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <CONTROL_Init+0x5c>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
    ledPeriod           = 500/CONTROL_LOOP_PERIOD_MS;
 8001058:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <CONTROL_Init+0x60>)
 800105a:	2264      	movs	r2, #100	; 0x64
 800105c:	801a      	strh	r2, [r3, #0]
	angleErrPrev		= 0;
 800105e:	4b13      	ldr	r3, [pc, #76]	; (80010ac <CONTROL_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	801a      	strh	r2, [r3, #0]
	positionErrPrev		= 0;
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <CONTROL_Init+0x68>)
 8001066:	2200      	movs	r2, #0
 8001068:	801a      	strh	r2, [r3, #0]
	positionPeriodCnt 	= position_ctrlPeriod - 1;
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <CONTROL_Init+0x6c>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	3b01      	subs	r3, #1
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <CONTROL_Init+0x70>)
 8001074:	801a      	strh	r2, [r3, #0]
    positionCentre      = (short)ENCODER_Read(); // assume starting position is near center
 8001076:	f000 feaf 	bl	8001dd8 <ENCODER_Read>
 800107a:	4603      	mov	r3, r0
 800107c:	461a      	mov	r2, r3
 800107e:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <CONTROL_Init+0x74>)
 8001080:	601a      	str	r2, [r3, #0]
    positionLimitLeft   = positionCentre - 2400;
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <CONTROL_Init+0x74>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f5a3 6316 	sub.w	r3, r3, #2400	; 0x960
 800108a:	4a0d      	ldr	r2, [pc, #52]	; (80010c0 <CONTROL_Init+0x78>)
 800108c:	6013      	str	r3, [r2, #0]
    positionLimitRight  = positionCentre + 2400; // guess defaults based on 7000-8000 counts at limits
 800108e:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <CONTROL_Init+0x74>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <CONTROL_Init+0x7c>)
 8001098:	6013      	str	r3, [r2, #0]
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000264 	.word	0x20000264
 80010a4:	20000265 	.word	0x20000265
 80010a8:	20000262 	.word	0x20000262
 80010ac:	200001d0 	.word	0x200001d0
 80010b0:	200001d8 	.word	0x200001d8
 80010b4:	20000010 	.word	0x20000010
 80010b8:	20000260 	.word	0x20000260
 80010bc:	20000268 	.word	0x20000268
 80010c0:	200001dc 	.word	0x200001dc
 80010c4:	200001d4 	.word	0x200001d4

080010c8 <CONTROL_ToggleState>:

void CONTROL_ToggleState(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	cmd_ControlMode(!controlEnabled);
 80010cc:	4b09      	ldr	r3, [pc, #36]	; (80010f4 <CONTROL_ToggleState+0x2c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	bf14      	ite	ne
 80010d6:	2301      	movne	r3, #1
 80010d8:	2300      	moveq	r3, #0
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	f083 0301 	eor.w	r3, r3, #1
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fc33 	bl	8001954 <cmd_ControlMode>
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000264 	.word	0x20000264

080010f8 <CONTROL_Loop>:

// Called from Timer interrupt every CONTROL_LOOP_PERIOD_MS ms
void CONTROL_Loop(void)
{
 80010f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010fc:	b088      	sub	sp, #32
 80010fe:	af00      	add	r7, sp, #0
	float 					angleErrDiff;
	float 					positionErrDiff;
	int   					command;
    
	// Get latest angle and position
	angleAccum = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < angle_averageLen; i++)
 8001104:	2300      	movs	r3, #0
 8001106:	837b      	strh	r3, [r7, #26]
 8001108:	e00a      	b.n	8001120 <CONTROL_Loop+0x28>
	{
		angleAccum += angleSamples[i];
 800110a:	8b7b      	ldrh	r3, [r7, #26]
 800110c:	4aac      	ldr	r2, [pc, #688]	; (80013c0 <CONTROL_Loop+0x2c8>)
 800110e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001112:	461a      	mov	r2, r3
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	4413      	add	r3, r2
 8001118:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < angle_averageLen; i++)
 800111a:	8b7b      	ldrh	r3, [r7, #26]
 800111c:	3301      	adds	r3, #1
 800111e:	837b      	strh	r3, [r7, #26]
 8001120:	4ba8      	ldr	r3, [pc, #672]	; (80013c4 <CONTROL_Loop+0x2cc>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	8b7a      	ldrh	r2, [r7, #26]
 8001126:	429a      	cmp	r2, r3
 8001128:	d3ef      	bcc.n	800110a <CONTROL_Loop+0x12>
	}
	angle 		= (short)(angleAccum / angle_averageLen);
 800112a:	4ba6      	ldr	r3, [pc, #664]	; (80013c4 <CONTROL_Loop+0x2cc>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	fbb3 f3f2 	udiv	r3, r3, r2
 8001136:	817b      	strh	r3, [r7, #10]
	positionRaw = (short)ENCODER_Read();
 8001138:	f000 fe4e 	bl	8001dd8 <ENCODER_Read>
 800113c:	4603      	mov	r3, r0
 800113e:	813b      	strh	r3, [r7, #8]
    position    = positionRaw - positionCentre;
 8001140:	893a      	ldrh	r2, [r7, #8]
 8001142:	4ba1      	ldr	r3, [pc, #644]	; (80013c8 <CONTROL_Loop+0x2d0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	b29b      	uxth	r3, r3
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	80fb      	strh	r3, [r7, #6]

	// Microcontroller Control Routine
	if (controlEnabled)
 800114e:	4b9f      	ldr	r3, [pc, #636]	; (80013cc <CONTROL_Loop+0x2d4>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	f000 8187 	beq.w	8001468 <CONTROL_Loop+0x370>
	{      
		// Angle PD control
        angleErr = angle - angle_setPoint;
 800115a:	897a      	ldrh	r2, [r7, #10]
 800115c:	4b9c      	ldr	r3, [pc, #624]	; (80013d0 <CONTROL_Loop+0x2d8>)
 800115e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001162:	b29b      	uxth	r3, r3
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	80bb      	strh	r3, [r7, #4]
		if (angle_smoothing < 1.0)
 800116a:	4b9a      	ldr	r3, [pc, #616]	; (80013d4 <CONTROL_Loop+0x2dc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fe2a 	bl	8000dcc <__aeabi_fcmplt>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d03c      	beq.n	80011f8 <CONTROL_Loop+0x100>
		{
			angleErrDiff = (angle_smoothing*angleErr) + ((1.0 - angle_smoothing)*angleErrPrev);
 800117e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fd80 	bl	8000c88 <__aeabi_i2f>
 8001188:	4602      	mov	r2, r0
 800118a:	4b92      	ldr	r3, [pc, #584]	; (80013d4 <CONTROL_Loop+0x2dc>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	4610      	mov	r0, r2
 8001192:	f7fe ffed 	bl	8000170 <__aeabi_fmul>
 8001196:	4603      	mov	r3, r0
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fa01 	bl	80005a0 <__aeabi_f2d>
 800119e:	4604      	mov	r4, r0
 80011a0:	460d      	mov	r5, r1
 80011a2:	4b8c      	ldr	r3, [pc, #560]	; (80013d4 <CONTROL_Loop+0x2dc>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9fa 	bl	80005a0 <__aeabi_f2d>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	f04f 0000 	mov.w	r0, #0
 80011b4:	4988      	ldr	r1, [pc, #544]	; (80013d8 <CONTROL_Loop+0x2e0>)
 80011b6:	f7ff f893 	bl	80002e0 <__aeabi_dsub>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4690      	mov	r8, r2
 80011c0:	4699      	mov	r9, r3
 80011c2:	4b86      	ldr	r3, [pc, #536]	; (80013dc <CONTROL_Loop+0x2e4>)
 80011c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f9d7 	bl	800057c <__aeabi_i2d>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4640      	mov	r0, r8
 80011d4:	4649      	mov	r1, r9
 80011d6:	f7ff fa3b 	bl	8000650 <__aeabi_dmul>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	4620      	mov	r0, r4
 80011e0:	4629      	mov	r1, r5
 80011e2:	f7ff f87f 	bl	80002e4 <__adddf3>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fc41 	bl	8000a74 <__aeabi_d2f>
 80011f2:	4603      	mov	r3, r0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e00a      	b.n	800120e <CONTROL_Loop+0x116>
		}
		else
		{
			angleErrDiff = angleErr - angleErrPrev;
 80011f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011fc:	4a77      	ldr	r2, [pc, #476]	; (80013dc <CONTROL_Loop+0x2e4>)
 80011fe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001202:	1a9b      	subs	r3, r3, r2
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fd3f 	bl	8000c88 <__aeabi_i2f>
 800120a:	4603      	mov	r3, r0
 800120c:	617b      	str	r3, [r7, #20]
		}
		angleErrPrev = angleErr;
 800120e:	4a73      	ldr	r2, [pc, #460]	; (80013dc <CONTROL_Loop+0x2e4>)
 8001210:	88bb      	ldrh	r3, [r7, #4]
 8001212:	8013      	strh	r3, [r2, #0]
		angleCmd	 = -(angle_KP*angleErr + angle_KD*angleErrDiff);
 8001214:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fd35 	bl	8000c88 <__aeabi_i2f>
 800121e:	4602      	mov	r2, r0
 8001220:	4b6f      	ldr	r3, [pc, #444]	; (80013e0 <CONTROL_Loop+0x2e8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	4610      	mov	r0, r2
 8001228:	f7fe ffa2 	bl	8000170 <__aeabi_fmul>
 800122c:	4603      	mov	r3, r0
 800122e:	461c      	mov	r4, r3
 8001230:	4b6c      	ldr	r3, [pc, #432]	; (80013e4 <CONTROL_Loop+0x2ec>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6979      	ldr	r1, [r7, #20]
 8001236:	4618      	mov	r0, r3
 8001238:	f7fe ff9a 	bl	8000170 <__aeabi_fmul>
 800123c:	4603      	mov	r3, r0
 800123e:	4619      	mov	r1, r3
 8001240:	4620      	mov	r0, r4
 8001242:	f7ff fc6d 	bl	8000b20 <__addsf3>
 8001246:	4603      	mov	r3, r0
 8001248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fde5 	bl	8000e1c <__aeabi_f2iz>
 8001252:	4603      	mov	r3, r0
 8001254:	4a64      	ldr	r2, [pc, #400]	; (80013e8 <CONTROL_Loop+0x2f0>)
 8001256:	6013      	str	r3, [r2, #0]

		// Position PD control
		positionPeriodCnt++;
 8001258:	4b64      	ldr	r3, [pc, #400]	; (80013ec <CONTROL_Loop+0x2f4>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	b29a      	uxth	r2, r3
 8001260:	4b62      	ldr	r3, [pc, #392]	; (80013ec <CONTROL_Loop+0x2f4>)
 8001262:	801a      	strh	r2, [r3, #0]
		if (positionPeriodCnt >= position_ctrlPeriod)
 8001264:	4b61      	ldr	r3, [pc, #388]	; (80013ec <CONTROL_Loop+0x2f4>)
 8001266:	881a      	ldrh	r2, [r3, #0]
 8001268:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <CONTROL_Loop+0x2f8>)
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d37f      	bcc.n	8001370 <CONTROL_Loop+0x278>
		{
			positionPeriodCnt = 0;
 8001270:	4b5e      	ldr	r3, [pc, #376]	; (80013ec <CONTROL_Loop+0x2f4>)
 8001272:	2200      	movs	r2, #0
 8001274:	801a      	strh	r2, [r3, #0]
			positionErr = position - position_setPoint;
 8001276:	88fa      	ldrh	r2, [r7, #6]
 8001278:	4b5e      	ldr	r3, [pc, #376]	; (80013f4 <CONTROL_Loop+0x2fc>)
 800127a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127e:	b29b      	uxth	r3, r3
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	b29b      	uxth	r3, r3
 8001284:	807b      	strh	r3, [r7, #2]
			if (position_smoothing < 1.0)
 8001286:	4b5c      	ldr	r3, [pc, #368]	; (80013f8 <CONTROL_Loop+0x300>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fd9c 	bl	8000dcc <__aeabi_fcmplt>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d03c      	beq.n	8001314 <CONTROL_Loop+0x21c>
			{
				positionErrDiff = (position_smoothing*positionErr) + ((1.0 - position_smoothing)*positionErrPrev);
 800129a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fcf2 	bl	8000c88 <__aeabi_i2f>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b54      	ldr	r3, [pc, #336]	; (80013f8 <CONTROL_Loop+0x300>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	4610      	mov	r0, r2
 80012ae:	f7fe ff5f 	bl	8000170 <__aeabi_fmul>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f973 	bl	80005a0 <__aeabi_f2d>
 80012ba:	4604      	mov	r4, r0
 80012bc:	460d      	mov	r5, r1
 80012be:	4b4e      	ldr	r3, [pc, #312]	; (80013f8 <CONTROL_Loop+0x300>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f96c 	bl	80005a0 <__aeabi_f2d>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	f04f 0000 	mov.w	r0, #0
 80012d0:	4941      	ldr	r1, [pc, #260]	; (80013d8 <CONTROL_Loop+0x2e0>)
 80012d2:	f7ff f805 	bl	80002e0 <__aeabi_dsub>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4690      	mov	r8, r2
 80012dc:	4699      	mov	r9, r3
 80012de:	4b47      	ldr	r3, [pc, #284]	; (80013fc <CONTROL_Loop+0x304>)
 80012e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f949 	bl	800057c <__aeabi_i2d>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4640      	mov	r0, r8
 80012f0:	4649      	mov	r1, r9
 80012f2:	f7ff f9ad 	bl	8000650 <__aeabi_dmul>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	4620      	mov	r0, r4
 80012fc:	4629      	mov	r1, r5
 80012fe:	f7fe fff1 	bl	80002e4 <__adddf3>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fbb3 	bl	8000a74 <__aeabi_d2f>
 800130e:	4603      	mov	r3, r0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	e00a      	b.n	800132a <CONTROL_Loop+0x232>
			}
			else
			{
				positionErrDiff = positionErr - positionErrPrev;
 8001314:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001318:	4a38      	ldr	r2, [pc, #224]	; (80013fc <CONTROL_Loop+0x304>)
 800131a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800131e:	1a9b      	subs	r3, r3, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fcb1 	bl	8000c88 <__aeabi_i2f>
 8001326:	4603      	mov	r3, r0
 8001328:	613b      	str	r3, [r7, #16]
			}
			positionErrPrev	= positionErr;
 800132a:	4a34      	ldr	r2, [pc, #208]	; (80013fc <CONTROL_Loop+0x304>)
 800132c:	887b      	ldrh	r3, [r7, #2]
 800132e:	8013      	strh	r3, [r2, #0]
			positionCmd		= position_KP*positionErr + position_KD*positionErrDiff;
 8001330:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fca7 	bl	8000c88 <__aeabi_i2f>
 800133a:	4602      	mov	r2, r0
 800133c:	4b30      	ldr	r3, [pc, #192]	; (8001400 <CONTROL_Loop+0x308>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	4610      	mov	r0, r2
 8001344:	f7fe ff14 	bl	8000170 <__aeabi_fmul>
 8001348:	4603      	mov	r3, r0
 800134a:	461c      	mov	r4, r3
 800134c:	4b2d      	ldr	r3, [pc, #180]	; (8001404 <CONTROL_Loop+0x30c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6939      	ldr	r1, [r7, #16]
 8001352:	4618      	mov	r0, r3
 8001354:	f7fe ff0c 	bl	8000170 <__aeabi_fmul>
 8001358:	4603      	mov	r3, r0
 800135a:	4619      	mov	r1, r3
 800135c:	4620      	mov	r0, r4
 800135e:	f7ff fbdf 	bl	8000b20 <__addsf3>
 8001362:	4603      	mov	r3, r0
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fd59 	bl	8000e1c <__aeabi_f2iz>
 800136a:	4603      	mov	r3, r0
 800136c:	4a26      	ldr	r2, [pc, #152]	; (8001408 <CONTROL_Loop+0x310>)
 800136e:	6013      	str	r3, [r2, #0]
		}

		// Limit the motor speed
		// This will reduce the numerical range of command from an int to a short
		command = angleCmd + positionCmd; // was minus before postionCmd, but error seemed wrong sign
 8001370:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <CONTROL_Loop+0x2f0>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b24      	ldr	r3, [pc, #144]	; (8001408 <CONTROL_Loop+0x310>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4413      	add	r3, r2
 800137a:	60fb      	str	r3, [r7, #12]
		if      (command >  CONTROL_MOTOR_MAX_SPEED) command =  CONTROL_MOTOR_MAX_SPEED;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f641 22b7 	movw	r2, #6839	; 0x1ab7
 8001382:	4293      	cmp	r3, r2
 8001384:	dd03      	ble.n	800138e <CONTROL_Loop+0x296>
 8001386:	f641 23b7 	movw	r3, #6839	; 0x1ab7
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	e005      	b.n	800139a <CONTROL_Loop+0x2a2>
		else if (command < -CONTROL_MOTOR_MAX_SPEED) command = -CONTROL_MOTOR_MAX_SPEED;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4a1e      	ldr	r2, [pc, #120]	; (800140c <CONTROL_Loop+0x314>)
 8001392:	4293      	cmp	r3, r2
 8001394:	da01      	bge.n	800139a <CONTROL_Loop+0x2a2>
 8001396:	4b1d      	ldr	r3, [pc, #116]	; (800140c <CONTROL_Loop+0x314>)
 8001398:	60fb      	str	r3, [r7, #12]
		
        // Disable motor if falls hard on either limit
        if ((command < 0) && (positionRaw < (positionLimitLeft + 20)))
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	da3b      	bge.n	8001418 <CONTROL_Loop+0x320>
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <CONTROL_Loop+0x318>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f103 0213 	add.w	r2, r3, #19
 80013a8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	db33      	blt.n	8001418 <CONTROL_Loop+0x320>
        {
            command = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
            stopCnt++;
 80013b4:	4b17      	ldr	r3, [pc, #92]	; (8001414 <CONTROL_Loop+0x31c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	3301      	adds	r3, #1
 80013ba:	4a16      	ldr	r2, [pc, #88]	; (8001414 <CONTROL_Loop+0x31c>)
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e041      	b.n	8001444 <CONTROL_Loop+0x34c>
 80013c0:	200001e0 	.word	0x200001e0
 80013c4:	20000002 	.word	0x20000002
 80013c8:	20000268 	.word	0x20000268
 80013cc:	20000264 	.word	0x20000264
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000004 	.word	0x20000004
 80013d8:	3ff00000 	.word	0x3ff00000
 80013dc:	200001d0 	.word	0x200001d0
 80013e0:	20000008 	.word	0x20000008
 80013e4:	2000000c 	.word	0x2000000c
 80013e8:	20000088 	.word	0x20000088
 80013ec:	20000260 	.word	0x20000260
 80013f0:	20000010 	.word	0x20000010
 80013f4:	2000003e 	.word	0x2000003e
 80013f8:	20000014 	.word	0x20000014
 80013fc:	200001d8 	.word	0x200001d8
 8001400:	20000018 	.word	0x20000018
 8001404:	2000001c 	.word	0x2000001c
 8001408:	2000008c 	.word	0x2000008c
 800140c:	ffffe549 	.word	0xffffe549
 8001410:	200001dc 	.word	0x200001dc
 8001414:	20000090 	.word	0x20000090
        }
        else if ((command > 0) && (positionRaw > (positionLimitRight - 20)))
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2b00      	cmp	r3, #0
 800141c:	dd0f      	ble.n	800143e <CONTROL_Loop+0x346>
 800141e:	4b45      	ldr	r3, [pc, #276]	; (8001534 <CONTROL_Loop+0x43c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f1a3 0213 	sub.w	r2, r3, #19
 8001426:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800142a:	429a      	cmp	r2, r3
 800142c:	dc07      	bgt.n	800143e <CONTROL_Loop+0x346>
        {
            command = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
            stopCnt++;
 8001432:	4b41      	ldr	r3, [pc, #260]	; (8001538 <CONTROL_Loop+0x440>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	3301      	adds	r3, #1
 8001438:	4a3f      	ldr	r2, [pc, #252]	; (8001538 <CONTROL_Loop+0x440>)
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	e002      	b.n	8001444 <CONTROL_Loop+0x34c>
        }
        else
        {
            stopCnt = 0;
 800143e:	4b3e      	ldr	r3, [pc, #248]	; (8001538 <CONTROL_Loop+0x440>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
        }
        
        // Quit control if pendulum has continously been at the end for 500 ms
        if (stopCnt == 500/CONTROL_LOOP_PERIOD_MS)
 8001444:	4b3c      	ldr	r3, [pc, #240]	; (8001538 <CONTROL_Loop+0x440>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b64      	cmp	r3, #100	; 0x64
 800144a:	d109      	bne.n	8001460 <CONTROL_Loop+0x368>
        {
            cmd_ControlMode(false);
 800144c:	2000      	movs	r0, #0
 800144e:	f000 fa81 	bl	8001954 <cmd_ControlMode>
            MOTOR_SetSpeed(0);
 8001452:	2000      	movs	r0, #0
 8001454:	f000 ff20 	bl	8002298 <MOTOR_SetSpeed>
            stopCnt = 0;
 8001458:	4b37      	ldr	r3, [pc, #220]	; (8001538 <CONTROL_Loop+0x440>)
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	e008      	b.n	8001472 <CONTROL_Loop+0x37a>
        }
        else
        {
            MOTOR_SetSpeed(command);
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 ff19 	bl	8002298 <MOTOR_SetSpeed>
 8001466:	e004      	b.n	8001472 <CONTROL_Loop+0x37a>
        }
	}
	else
	{
		command = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	60fb      	str	r3, [r7, #12]
        stopCnt = 0;
 800146c:	4b32      	ldr	r3, [pc, #200]	; (8001538 <CONTROL_Loop+0x440>)
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
	}

	// Send latest state to the PC
    if (streamEnable)
 8001472:	4b32      	ldr	r3, [pc, #200]	; (800153c <CONTROL_Loop+0x444>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d033      	beq.n	80014e2 <CONTROL_Loop+0x3ea>
    {
        //float latency = timeSent - timeReceived;
        buffer[ 0] = SERIAL_SOF;
 800147a:	4b31      	ldr	r3, [pc, #196]	; (8001540 <CONTROL_Loop+0x448>)
 800147c:	22aa      	movs	r2, #170	; 0xaa
 800147e:	701a      	strb	r2, [r3, #0]
        buffer[ 1] = CMD_STATE;
 8001480:	4b2f      	ldr	r3, [pc, #188]	; (8001540 <CONTROL_Loop+0x448>)
 8001482:	22cc      	movs	r2, #204	; 0xcc
 8001484:	705a      	strb	r2, [r3, #1]
        buffer[ 2] = 19;
 8001486:	4b2e      	ldr	r3, [pc, #184]	; (8001540 <CONTROL_Loop+0x448>)
 8001488:	2213      	movs	r2, #19
 800148a:	709a      	strb	r2, [r3, #2]
        buffer[ 3] = packetCnt++;
 800148c:	4b2d      	ldr	r3, [pc, #180]	; (8001544 <CONTROL_Loop+0x44c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	b2d1      	uxtb	r1, r2
 8001494:	4a2b      	ldr	r2, [pc, #172]	; (8001544 <CONTROL_Loop+0x44c>)
 8001496:	7011      	strb	r1, [r2, #0]
 8001498:	4a29      	ldr	r2, [pc, #164]	; (8001540 <CONTROL_Loop+0x448>)
 800149a:	70d3      	strb	r3, [r2, #3]
        *((short *)&buffer[4]) = angle;
 800149c:	4a2a      	ldr	r2, [pc, #168]	; (8001548 <CONTROL_Loop+0x450>)
 800149e:	897b      	ldrh	r3, [r7, #10]
 80014a0:	8013      	strh	r3, [r2, #0]
        *((short *)&buffer[6]) = position;
 80014a2:	4a2a      	ldr	r2, [pc, #168]	; (800154c <CONTROL_Loop+0x454>)
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	8013      	strh	r3, [r2, #0]
        *((short *)&buffer[8]) = (short)command;
 80014a8:	4b29      	ldr	r3, [pc, #164]	; (8001550 <CONTROL_Loop+0x458>)
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	b212      	sxth	r2, r2
 80014ae:	801a      	strh	r2, [r3, #0]
        *((float *)&buffer[10]) = timeSent;
 80014b0:	4a28      	ldr	r2, [pc, #160]	; (8001554 <CONTROL_Loop+0x45c>)
 80014b2:	4b29      	ldr	r3, [pc, #164]	; (8001558 <CONTROL_Loop+0x460>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6013      	str	r3, [r2, #0]
        *((float *)&buffer[14]) = timeReceived;
 80014b8:	4a28      	ldr	r2, [pc, #160]	; (800155c <CONTROL_Loop+0x464>)
 80014ba:	4b29      	ldr	r3, [pc, #164]	; (8001560 <CONTROL_Loop+0x468>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6013      	str	r3, [r2, #0]
        buffer[18] = crc(buffer, 18);
 80014c0:	2112      	movs	r1, #18
 80014c2:	481f      	ldr	r0, [pc, #124]	; (8001540 <CONTROL_Loop+0x448>)
 80014c4:	f000 fbb0 	bl	8001c28 <crc>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <CONTROL_Loop+0x448>)
 80014ce:	749a      	strb	r2, [r3, #18]
        USART_SendBuffer(buffer, 19);
 80014d0:	2113      	movs	r1, #19
 80014d2:	481b      	ldr	r0, [pc, #108]	; (8001540 <CONTROL_Loop+0x448>)
 80014d4:	f001 faaa 	bl	8002a2c <USART_SendBuffer>
        timeSent = TIMER1_getSystemTime();
 80014d8:	f001 f912 	bl	8002700 <TIMER1_getSystemTime>
 80014dc:	4603      	mov	r3, r0
 80014de:	4a1e      	ldr	r2, [pc, #120]	; (8001558 <CONTROL_Loop+0x460>)
 80014e0:	6013      	str	r3, [r2, #0]
    }

	// Flash LED every second (500 ms on, 500 ms off)
	ledPeriodCnt++;
 80014e2:	4b20      	ldr	r3, [pc, #128]	; (8001564 <CONTROL_Loop+0x46c>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	3301      	adds	r3, #1
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <CONTROL_Loop+0x46c>)
 80014ec:	801a      	strh	r2, [r3, #0]
	if (ledPeriodCnt >= ledPeriod)
 80014ee:	4b1d      	ldr	r3, [pc, #116]	; (8001564 <CONTROL_Loop+0x46c>)
 80014f0:	881a      	ldrh	r2, [r3, #0]
 80014f2:	4b1d      	ldr	r3, [pc, #116]	; (8001568 <CONTROL_Loop+0x470>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d316      	bcc.n	8001528 <CONTROL_Loop+0x430>
	{
		ledPeriodCnt	= 0;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <CONTROL_Loop+0x46c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	801a      	strh	r2, [r3, #0]
		ledState 		= !ledState;
 8001500:	4b1a      	ldr	r3, [pc, #104]	; (800156c <CONTROL_Loop+0x474>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	bf14      	ite	ne
 8001508:	2301      	movne	r3, #1
 800150a:	2300      	moveq	r3, #0
 800150c:	b2db      	uxtb	r3, r3
 800150e:	f083 0301 	eor.w	r3, r3, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b14      	ldr	r3, [pc, #80]	; (800156c <CONTROL_Loop+0x474>)
 800151c:	701a      	strb	r2, [r3, #0]
		Led_Enable(ledState);
 800151e:	4b13      	ldr	r3, [pc, #76]	; (800156c <CONTROL_Loop+0x474>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f000 fdd0 	bl	80020c8 <Led_Enable>
	}
}
 8001528:	bf00      	nop
 800152a:	3720      	adds	r7, #32
 800152c:	46bd      	mov	sp, r7
 800152e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001532:	bf00      	nop
 8001534:	200001d4 	.word	0x200001d4
 8001538:	20000090 	.word	0x20000090
 800153c:	2000003c 	.word	0x2000003c
 8001540:	20000094 	.word	0x20000094
 8001544:	200000b2 	.word	0x200000b2
 8001548:	20000098 	.word	0x20000098
 800154c:	2000009a 	.word	0x2000009a
 8001550:	2000009c 	.word	0x2000009c
 8001554:	2000009e 	.word	0x2000009e
 8001558:	20000040 	.word	0x20000040
 800155c:	200000a2 	.word	0x200000a2
 8001560:	20000044 	.word	0x20000044
 8001564:	200000b4 	.word	0x200000b4
 8001568:	20000262 	.word	0x20000262
 800156c:	200000b6 	.word	0x200000b6

08001570 <CONTROL_BackgroundTask>:

void CONTROL_BackgroundTask(void)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
	short					motorCmd;

	///////////////////////////////////////////////////
	// Collect samples of angular displacement
	///////////////////////////////////////////////////
	angleSamples[angleSampIndex++] = ANGLE_Read();
 8001576:	4b85      	ldr	r3, [pc, #532]	; (800178c <CONTROL_BackgroundTask+0x21c>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	1c5a      	adds	r2, r3, #1
 800157c:	b291      	uxth	r1, r2
 800157e:	4a83      	ldr	r2, [pc, #524]	; (800178c <CONTROL_BackgroundTask+0x21c>)
 8001580:	8011      	strh	r1, [r2, #0]
 8001582:	461c      	mov	r4, r3
 8001584:	f7ff fd2e 	bl	8000fe4 <ANGLE_Read>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	4b80      	ldr	r3, [pc, #512]	; (8001790 <CONTROL_BackgroundTask+0x220>)
 800158e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	if (angleSampIndex >= angle_averageLen)
 8001592:	4b7e      	ldr	r3, [pc, #504]	; (800178c <CONTROL_BackgroundTask+0x21c>)
 8001594:	881a      	ldrh	r2, [r3, #0]
 8001596:	4b7f      	ldr	r3, [pc, #508]	; (8001794 <CONTROL_BackgroundTask+0x224>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d302      	bcc.n	80015a4 <CONTROL_BackgroundTask+0x34>
	{
		angleSampIndex = 0;
 800159e:	4b7b      	ldr	r3, [pc, #492]	; (800178c <CONTROL_BackgroundTask+0x21c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	801a      	strh	r2, [r3, #0]
	}

	///////////////////////////////////////////////////
	// Process Commands from PC
	///////////////////////////////////////////////////
	if (USART_ReceiveAsync(&rxBuffer[rxCnt]))
 80015a4:	4b7c      	ldr	r3, [pc, #496]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a7c      	ldr	r2, [pc, #496]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 80015aa:	4413      	add	r3, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f001 f9bf 	bl	8002930 <USART_ReceiveAsync>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <CONTROL_BackgroundTask+0x52>
	{
		rxCnt++;
 80015b8:	4b77      	ldr	r3, [pc, #476]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3301      	adds	r3, #1
 80015be:	4a76      	ldr	r2, [pc, #472]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 80015c0:	6013      	str	r3, [r2, #0]
	}

	// Buffer should have at least 4 bytes
	if (rxCnt >= 4)
 80015c2:	4b75      	ldr	r3, [pc, #468]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	f240 80dc 	bls.w	8001784 <CONTROL_BackgroundTask+0x214>
	{
		idx = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]

		// Message must start with SOF character
    	if (rxBuffer[0] == SERIAL_SOF)
 80015d0:	4b72      	ldr	r3, [pc, #456]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2baa      	cmp	r3, #170	; 0xaa
 80015d6:	f040 80a4 	bne.w	8001722 <CONTROL_BackgroundTask+0x1b2>
		{
			// Packet length must be less than the max
			pktLen = rxBuffer[2];
 80015da:	4b70      	ldr	r3, [pc, #448]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 80015dc:	789b      	ldrb	r3, [r3, #2]
 80015de:	607b      	str	r3, [r7, #4]
			if ((pktLen <= SERIAL_MAX_PKT_LENGTH) && (pktLen >= 4))
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2b20      	cmp	r3, #32
 80015e4:	f200 809a 	bhi.w	800171c <CONTROL_BackgroundTask+0x1ac>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b03      	cmp	r3, #3
 80015ec:	f240 8096 	bls.w	800171c <CONTROL_BackgroundTask+0x1ac>
			{
				// Receive entire message packet (including CRC)
				if (rxCnt >= pktLen)
 80015f0:	4b69      	ldr	r3, [pc, #420]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	f200 8095 	bhi.w	8001726 <CONTROL_BackgroundTask+0x1b6>
				{
					// Validate message integrity
					if (crcIsValid(rxBuffer, pktLen-1, rxBuffer[pktLen-1]))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	1e59      	subs	r1, r3, #1
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	4a65      	ldr	r2, [pc, #404]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 8001606:	5cd3      	ldrb	r3, [r2, r3]
 8001608:	461a      	mov	r2, r3
 800160a:	4864      	ldr	r0, [pc, #400]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 800160c:	f000 fb42 	bl	8001c94 <crcIsValid>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d07f      	beq.n	8001716 <CONTROL_BackgroundTask+0x1a6>
					{
						// Process message
						switch (rxBuffer[1])
 8001616:	4b61      	ldr	r3, [pc, #388]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 8001618:	785b      	ldrb	r3, [r3, #1]
 800161a:	3bc0      	subs	r3, #192	; 0xc0
 800161c:	2b08      	cmp	r3, #8
 800161e:	d868      	bhi.n	80016f2 <CONTROL_BackgroundTask+0x182>
 8001620:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <CONTROL_BackgroundTask+0xb8>)
 8001622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001626:	bf00      	nop
 8001628:	0800164d 	.word	0x0800164d
 800162c:	08001657 	.word	0x08001657
 8001630:	08001673 	.word	0x08001673
 8001634:	08001683 	.word	0x08001683
 8001638:	080016f3 	.word	0x080016f3
 800163c:	0800169f 	.word	0x0800169f
 8001640:	080016ab 	.word	0x080016ab
 8001644:	080016b9 	.word	0x080016b9
 8001648:	080016c5 	.word	0x080016c5
						{
							case CMD_PING:
							{
								cmd_Ping(rxBuffer, pktLen);
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	4853      	ldr	r0, [pc, #332]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 8001650:	f000 f8aa 	bl	80017a8 <cmd_Ping>
								break;
 8001654:	e05c      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
							}
                            
                            case CMD_STREAM_ON:
                            {
                                if (pktLen == 5)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b05      	cmp	r3, #5
 800165a:	d14c      	bne.n	80016f6 <CONTROL_BackgroundTask+0x186>
								{
									cmd_StreamOutput(rxBuffer[3] != 0);
 800165c:	4b4f      	ldr	r3, [pc, #316]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 800165e:	78db      	ldrb	r3, [r3, #3]
 8001660:	2b00      	cmp	r3, #0
 8001662:	bf14      	ite	ne
 8001664:	2301      	movne	r3, #1
 8001666:	2300      	moveq	r3, #0
 8001668:	b2db      	uxtb	r3, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f8ae 	bl	80017cc <cmd_StreamOutput>
								}
                                break;
 8001670:	e041      	b.n	80016f6 <CONTROL_BackgroundTask+0x186>
                            }
							
							case CMD_CALIBRATE:
							{
								if (pktLen == 4)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b04      	cmp	r3, #4
 8001676:	d140      	bne.n	80016fa <CONTROL_BackgroundTask+0x18a>
								{
									cmd_Calibrate(rxBuffer, pktLen);
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	4848      	ldr	r0, [pc, #288]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 800167c:	f000 f8b8 	bl	80017f0 <cmd_Calibrate>
								}
								break;
 8001680:	e03b      	b.n	80016fa <CONTROL_BackgroundTask+0x18a>
							}

							case CMD_CONTROL_MODE:
							{
								if (pktLen == 5)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b05      	cmp	r3, #5
 8001686:	d13a      	bne.n	80016fe <CONTROL_BackgroundTask+0x18e>
								{
									cmd_ControlMode(rxBuffer[3] != 0);
 8001688:	4b44      	ldr	r3, [pc, #272]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 800168a:	78db      	ldrb	r3, [r3, #3]
 800168c:	2b00      	cmp	r3, #0
 800168e:	bf14      	ite	ne
 8001690:	2301      	movne	r3, #1
 8001692:	2300      	moveq	r3, #0
 8001694:	b2db      	uxtb	r3, r3
 8001696:	4618      	mov	r0, r3
 8001698:	f000 f95c 	bl	8001954 <cmd_ControlMode>
								}
								break;
 800169c:	e02f      	b.n	80016fe <CONTROL_BackgroundTask+0x18e>
								break;
							}

							case CMD_GET_ANGLE_CONFIG:
							{
								if (pktLen == 4)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d12e      	bne.n	8001702 <CONTROL_BackgroundTask+0x192>
								{
									cmd_GetAngleConfig();
 80016a4:	f000 f9ae 	bl	8001a04 <cmd_GetAngleConfig>
								}
								break;
 80016a8:	e02b      	b.n	8001702 <CONTROL_BackgroundTask+0x192>
							}

							case CMD_SET_POSITION_CONFIG:
							{
								if (pktLen == 20)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b14      	cmp	r3, #20
 80016ae:	d12a      	bne.n	8001706 <CONTROL_BackgroundTask+0x196>
								{
									cmd_SetPositionConfig(&rxBuffer[3]);
 80016b0:	483b      	ldr	r0, [pc, #236]	; (80017a0 <CONTROL_BackgroundTask+0x230>)
 80016b2:	f000 f9ef 	bl	8001a94 <cmd_SetPositionConfig>
								}
								break;
 80016b6:	e026      	b.n	8001706 <CONTROL_BackgroundTask+0x196>
							}

							case CMD_GET_POSITION_CONFIG:
							{
								if (pktLen == 4)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d125      	bne.n	800170a <CONTROL_BackgroundTask+0x19a>
								{
									cmd_GetPositionConfig();
 80016be:	f000 fa2d 	bl	8001b1c <cmd_GetPositionConfig>
								}
								break;
 80016c2:	e022      	b.n	800170a <CONTROL_BackgroundTask+0x19a>
							}

							case CMD_SET_MOTOR:
							{
								if (pktLen == 6)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b06      	cmp	r3, #6
 80016c8:	d121      	bne.n	800170e <CONTROL_BackgroundTask+0x19e>
								{
									timeReceived = TIMER1_getSystemTime();
 80016ca:	f001 f819 	bl	8002700 <TIMER1_getSystemTime>
 80016ce:	4603      	mov	r3, r0
 80016d0:	4a34      	ldr	r2, [pc, #208]	; (80017a4 <CONTROL_BackgroundTask+0x234>)
 80016d2:	6013      	str	r3, [r2, #0]
									motorCmd = (((short)rxBuffer[4])<<8) | ((short)rxBuffer[3]);
 80016d4:	4b31      	ldr	r3, [pc, #196]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 80016d6:	791b      	ldrb	r3, [r3, #4]
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	4b2f      	ldr	r3, [pc, #188]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 80016de:	78db      	ldrb	r3, [r3, #3]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	807b      	strh	r3, [r7, #2]
									cmd_SetMotor(motorCmd);
 80016e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 fa66 	bl	8001bbc <cmd_SetMotor>
								}
								break;
 80016f0:	e00d      	b.n	800170e <CONTROL_BackgroundTask+0x19e>
							}

							default:
							{
								break;
 80016f2:	bf00      	nop
 80016f4:	e00c      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
                                break;
 80016f6:	bf00      	nop
 80016f8:	e00a      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 80016fa:	bf00      	nop
 80016fc:	e008      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 80016fe:	bf00      	nop
 8001700:	e006      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 8001702:	bf00      	nop
 8001704:	e004      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 8001706:	bf00      	nop
 8001708:	e002      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 800170a:	bf00      	nop
 800170c:	e000      	b.n	8001710 <CONTROL_BackgroundTask+0x1a0>
								break;
 800170e:	bf00      	nop
							}
						}

						idx = pktLen;   // Trim message
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	60bb      	str	r3, [r7, #8]
				if (rxCnt >= pktLen)
 8001714:	e007      	b.n	8001726 <CONTROL_BackgroundTask+0x1b6>
					}
					else
					{
						idx = 1;  // Trim SOF and start looking for the next packet
 8001716:	2301      	movs	r3, #1
 8001718:	60bb      	str	r3, [r7, #8]
				if (rxCnt >= pktLen)
 800171a:	e004      	b.n	8001726 <CONTROL_BackgroundTask+0x1b6>
					}
				}
			}
			else
			{
				idx = 1;  // Trim SOF and start looking for the next packet
 800171c:	2301      	movs	r3, #1
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	e001      	b.n	8001726 <CONTROL_BackgroundTask+0x1b6>
			}
		}
		else
		{
			idx = 1;  // Trim SOF and start looking for the next packet
 8001722:	2301      	movs	r3, #1
 8001724:	60bb      	str	r3, [r7, #8]
		}

		// Shift buffer until first character is SOF
		if (idx != 0)
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02b      	beq.n	8001784 <CONTROL_BackgroundTask+0x214>
		{
			for (; idx < rxCnt; idx++)
 800172c:	e008      	b.n	8001740 <CONTROL_BackgroundTask+0x1d0>
			{
				if (rxBuffer[idx] == SERIAL_SOF)
 800172e:	4a1b      	ldr	r2, [pc, #108]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4413      	add	r3, r2
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2baa      	cmp	r3, #170	; 0xaa
 8001738:	d008      	beq.n	800174c <CONTROL_BackgroundTask+0x1dc>
			for (; idx < rxCnt; idx++)
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	3301      	adds	r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	429a      	cmp	r2, r3
 8001748:	d3f1      	bcc.n	800172e <CONTROL_BackgroundTask+0x1be>
 800174a:	e000      	b.n	800174e <CONTROL_BackgroundTask+0x1de>
				{
					break;
 800174c:	bf00      	nop
				}
			}

			rxCnt -= idx;
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	4a10      	ldr	r2, [pc, #64]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 8001758:	6013      	str	r3, [r2, #0]
			for (i = 0; i < rxCnt; i++)
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	e00c      	b.n	800177a <CONTROL_BackgroundTask+0x20a>
			{
				rxBuffer[i] = rxBuffer[idx+i];
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4413      	add	r3, r2
 8001766:	4a0d      	ldr	r2, [pc, #52]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 8001768:	5cd1      	ldrb	r1, [r2, r3]
 800176a:	4a0c      	ldr	r2, [pc, #48]	; (800179c <CONTROL_BackgroundTask+0x22c>)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	4413      	add	r3, r2
 8001770:	460a      	mov	r2, r1
 8001772:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < rxCnt; i++)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3301      	adds	r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	4b07      	ldr	r3, [pc, #28]	; (8001798 <CONTROL_BackgroundTask+0x228>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	429a      	cmp	r2, r3
 8001782:	d3ed      	bcc.n	8001760 <CONTROL_BackgroundTask+0x1f0>
			}
		}	
	}
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bd90      	pop	{r4, r7, pc}
 800178c:	200000b8 	.word	0x200000b8
 8001790:	200001e0 	.word	0x200001e0
 8001794:	20000002 	.word	0x20000002
 8001798:	200000bc 	.word	0x200000bc
 800179c:	20000048 	.word	0x20000048
 80017a0:	2000004b 	.word	0x2000004b
 80017a4:	20000044 	.word	0x20000044

080017a8 <cmd_Ping>:

void cmd_Ping(const unsigned char * buff, unsigned int len)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
	__disable_irq();
 80017b2:	f7ff fc42 	bl	800103a <__disable_irq>
	USART_SendBuffer(buff, len);
 80017b6:	6839      	ldr	r1, [r7, #0]
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f001 f937 	bl	8002a2c <USART_SendBuffer>
	__enable_irq();
 80017be:	f7ff fc35 	bl	800102c <__enable_irq>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <cmd_StreamOutput>:

void cmd_StreamOutput(bool en)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
	__disable_irq();
 80017d6:	f7ff fc30 	bl	800103a <__disable_irq>
	streamEnable = en;
 80017da:	4a04      	ldr	r2, [pc, #16]	; (80017ec <cmd_StreamOutput+0x20>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	7013      	strb	r3, [r2, #0]
	__enable_irq();
 80017e0:	f7ff fc24 	bl	800102c <__enable_irq>
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	2000003c 	.word	0x2000003c

080017f0 <cmd_Calibrate>:

void cmd_Calibrate(const unsigned char * buff, unsigned int len)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
#define SPEED 3000
	int pos;
	int diff;

 // __disable_irq();
	MOTOR_Stop();
 80017fa:	f000 fd37 	bl	800226c <MOTOR_Stop>
	Led_Enable(true);
 80017fe:	2001      	movs	r0, #1
 8001800:	f000 fc62 	bl	80020c8 <Led_Enable>

	// Get left limit
	SYS_DelayMS(10);
 8001804:	200a      	movs	r0, #10
 8001806:	f000 fefd 	bl	8002604 <SYS_DelayMS>
	positionLimitLeft = ENCODER_Read();
 800180a:	f000 fae5 	bl	8001dd8 <ENCODER_Read>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	4b4a      	ldr	r3, [pc, #296]	; (800193c <cmd_Calibrate+0x14c>)
 8001814:	601a      	str	r2, [r3, #0]
	MOTOR_SetSpeed(-SPEED);
 8001816:	484a      	ldr	r0, [pc, #296]	; (8001940 <cmd_Calibrate+0x150>)
 8001818:	f000 fd3e 	bl	8002298 <MOTOR_SetSpeed>
	
	while (true)
	{
		SYS_DelayMS(100);
 800181c:	2064      	movs	r0, #100	; 0x64
 800181e:	f000 fef1 	bl	8002604 <SYS_DelayMS>
		pos  = ENCODER_Read();
 8001822:	f000 fad9 	bl	8001dd8 <ENCODER_Read>
 8001826:	4603      	mov	r3, r0
 8001828:	60fb      	str	r3, [r7, #12]
		diff = pos - positionLimitLeft;
 800182a:	4b44      	ldr	r3, [pc, #272]	; (800193c <cmd_Calibrate+0x14c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	617b      	str	r3, [r7, #20]
		positionLimitLeft = pos;
 8001834:	4a41      	ldr	r2, [pc, #260]	; (800193c <cmd_Calibrate+0x14c>)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6013      	str	r3, [r2, #0]

		if ((diff < 10) && (diff > -10)) // if we don't move enough, must have hit limit
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b09      	cmp	r3, #9
 800183e:	dced      	bgt.n	800181c <cmd_Calibrate+0x2c>
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	f113 0f09 	cmn.w	r3, #9
 8001846:	da00      	bge.n	800184a <cmd_Calibrate+0x5a>
		SYS_DelayMS(100);
 8001848:	e7e8      	b.n	800181c <cmd_Calibrate+0x2c>
		{
			break;
 800184a:	bf00      	nop
		}
	}

	MOTOR_Stop();
 800184c:	f000 fd0e 	bl	800226c <MOTOR_Stop>
	Led_Enable(false);
 8001850:	2000      	movs	r0, #0
 8001852:	f000 fc39 	bl	80020c8 <Led_Enable>

	// Get right limit
	SYS_DelayMS(1000);
 8001856:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800185a:	f000 fed3 	bl	8002604 <SYS_DelayMS>
	positionLimitRight = ENCODER_Read();
 800185e:	f000 fabb 	bl	8001dd8 <ENCODER_Read>
 8001862:	4603      	mov	r3, r0
 8001864:	461a      	mov	r2, r3
 8001866:	4b37      	ldr	r3, [pc, #220]	; (8001944 <cmd_Calibrate+0x154>)
 8001868:	601a      	str	r2, [r3, #0]
	MOTOR_SetSpeed(SPEED);
 800186a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800186e:	f000 fd13 	bl	8002298 <MOTOR_SetSpeed>
	
	while (true)
	{
		SYS_DelayMS(100);
 8001872:	2064      	movs	r0, #100	; 0x64
 8001874:	f000 fec6 	bl	8002604 <SYS_DelayMS>
		pos  = ENCODER_Read();
 8001878:	f000 faae 	bl	8001dd8 <ENCODER_Read>
 800187c:	4603      	mov	r3, r0
 800187e:	60fb      	str	r3, [r7, #12]
		diff = pos - positionLimitRight;
 8001880:	4b30      	ldr	r3, [pc, #192]	; (8001944 <cmd_Calibrate+0x154>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	617b      	str	r3, [r7, #20]
		positionLimitRight = pos;
 800188a:	4a2e      	ldr	r2, [pc, #184]	; (8001944 <cmd_Calibrate+0x154>)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6013      	str	r3, [r2, #0]
		
		if ((diff < 10) && (diff > -10))
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	2b09      	cmp	r3, #9
 8001894:	dced      	bgt.n	8001872 <cmd_Calibrate+0x82>
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	f113 0f09 	cmn.w	r3, #9
 800189c:	da00      	bge.n	80018a0 <cmd_Calibrate+0xb0>
		SYS_DelayMS(100);
 800189e:	e7e8      	b.n	8001872 <cmd_Calibrate+0x82>
		{
			break;
 80018a0:	bf00      	nop
		}
	}

	MOTOR_Stop();
 80018a2:	f000 fce3 	bl	800226c <MOTOR_Stop>

	// Move pendulum to the centre (roughly)
	Led_Enable(true);
 80018a6:	2001      	movs	r0, #1
 80018a8:	f000 fc0e 	bl	80020c8 <Led_Enable>
	SYS_DelayMS(1000);
 80018ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018b0:	f000 fea8 	bl	8002604 <SYS_DelayMS>
	positionCentre = (positionLimitRight + positionLimitLeft) /2; // average limits
 80018b4:	4b23      	ldr	r3, [pc, #140]	; (8001944 <cmd_Calibrate+0x154>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <cmd_Calibrate+0x14c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	0fda      	lsrs	r2, r3, #31
 80018c0:	4413      	add	r3, r2
 80018c2:	105b      	asrs	r3, r3, #1
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b20      	ldr	r3, [pc, #128]	; (8001948 <cmd_Calibrate+0x158>)
 80018c8:	601a      	str	r2, [r3, #0]
	pos = ENCODER_Read();
 80018ca:	f000 fa85 	bl	8001dd8 <ENCODER_Read>
 80018ce:	4603      	mov	r3, r0
 80018d0:	60fb      	str	r3, [r7, #12]
	diff = pos - positionCentre;
 80018d2:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <cmd_Calibrate+0x158>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	617b      	str	r3, [r7, #20]
	MOTOR_SetSpeed(-SPEED/2); // slower to get back to middle
 80018dc:	481b      	ldr	r0, [pc, #108]	; (800194c <cmd_Calibrate+0x15c>)
 80018de:	f000 fcdb 	bl	8002298 <MOTOR_SetSpeed>
	int count=500;
 80018e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018e6:	613b      	str	r3, [r7, #16]
	while (diff >100 && --count>0)
 80018e8:	e00b      	b.n	8001902 <cmd_Calibrate+0x112>
	{
		SYS_DelayMS(25);
 80018ea:	2019      	movs	r0, #25
 80018ec:	f000 fe8a 	bl	8002604 <SYS_DelayMS>
		pos = ENCODER_Read();
 80018f0:	f000 fa72 	bl	8001dd8 <ENCODER_Read>
 80018f4:	4603      	mov	r3, r0
 80018f6:	60fb      	str	r3, [r7, #12]
		diff = pos - positionCentre;
 80018f8:	4b13      	ldr	r3, [pc, #76]	; (8001948 <cmd_Calibrate+0x158>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	617b      	str	r3, [r7, #20]
	while (diff >100 && --count>0)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	2b64      	cmp	r3, #100	; 0x64
 8001906:	dd05      	ble.n	8001914 <cmd_Calibrate+0x124>
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	3b01      	subs	r3, #1
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	2b00      	cmp	r3, #0
 8001912:	dcea      	bgt.n	80018ea <cmd_Calibrate+0xfa>
	}

	MOTOR_Stop();
 8001914:	f000 fcaa 	bl	800226c <MOTOR_Stop>
    
	SYS_DelayMS(100);
 8001918:	2064      	movs	r0, #100	; 0x64
 800191a:	f000 fe73 	bl	8002604 <SYS_DelayMS>
	USART_SendBuffer(buff, len);
 800191e:	6839      	ldr	r1, [r7, #0]
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f001 f883 	bl	8002a2c <USART_SendBuffer>
	isCalibrated = true;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <cmd_Calibrate+0x160>)
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
	Led_Enable(false);
 800192c:	2000      	movs	r0, #0
 800192e:	f000 fbcb 	bl	80020c8 <Led_Enable>
//	__enable_irq();
}
 8001932:	bf00      	nop
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200001dc 	.word	0x200001dc
 8001940:	fffff448 	.word	0xfffff448
 8001944:	200001d4 	.word	0x200001d4
 8001948:	20000268 	.word	0x20000268
 800194c:	fffffa24 	.word	0xfffffa24
 8001950:	20000265 	.word	0x20000265

08001954 <cmd_ControlMode>:

void cmd_ControlMode(bool en)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
    if (en && !isCalibrated)
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00a      	beq.n	800197a <cmd_ControlMode+0x26>
 8001964:	4b20      	ldr	r3, [pc, #128]	; (80019e8 <cmd_ControlMode+0x94>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	f083 0301 	eor.w	r3, r3, #1
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <cmd_ControlMode+0x26>
    {
        cmd_Calibrate(0, 0);
 8001972:	2100      	movs	r1, #0
 8001974:	2000      	movs	r0, #0
 8001976:	f7ff ff3b 	bl	80017f0 <cmd_Calibrate>
    }
    
	__disable_irq();
 800197a:	f7ff fb5e 	bl	800103a <__disable_irq>
	if (en && !controlEnabled)
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d017      	beq.n	80019b4 <cmd_ControlMode+0x60>
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <cmd_ControlMode+0x98>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	f083 0301 	eor.w	r3, r3, #1
 800198e:	b2db      	uxtb	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d00f      	beq.n	80019b4 <cmd_ControlMode+0x60>
	{
		angleErrPrev		= 0;
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <cmd_ControlMode+0x9c>)
 8001996:	2200      	movs	r2, #0
 8001998:	801a      	strh	r2, [r3, #0]
		positionErrPrev		= 0;
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <cmd_ControlMode+0xa0>)
 800199c:	2200      	movs	r2, #0
 800199e:	801a      	strh	r2, [r3, #0]
		positionPeriodCnt 	= position_ctrlPeriod - 1;
 80019a0:	4b15      	ldr	r3, [pc, #84]	; (80019f8 <cmd_ControlMode+0xa4>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	4b14      	ldr	r3, [pc, #80]	; (80019fc <cmd_ControlMode+0xa8>)
 80019aa:	801a      	strh	r2, [r3, #0]
        ledPeriod           = 100/CONTROL_LOOP_PERIOD_MS;
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <cmd_ControlMode+0xac>)
 80019ae:	2214      	movs	r2, #20
 80019b0:	801a      	strh	r2, [r3, #0]
 80019b2:	e00f      	b.n	80019d4 <cmd_ControlMode+0x80>
	}
	else if (!en && controlEnabled)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f083 0301 	eor.w	r3, r3, #1
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d009      	beq.n	80019d4 <cmd_ControlMode+0x80>
 80019c0:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <cmd_ControlMode+0x98>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d004      	beq.n	80019d4 <cmd_ControlMode+0x80>
	{
		MOTOR_Stop();
 80019ca:	f000 fc4f 	bl	800226c <MOTOR_Stop>
        ledPeriod           = 500/CONTROL_LOOP_PERIOD_MS;
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <cmd_ControlMode+0xac>)
 80019d0:	2264      	movs	r2, #100	; 0x64
 80019d2:	801a      	strh	r2, [r3, #0]
	}

	controlEnabled = en;
 80019d4:	4a05      	ldr	r2, [pc, #20]	; (80019ec <cmd_ControlMode+0x98>)
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	7013      	strb	r3, [r2, #0]
	__enable_irq();
 80019da:	f7ff fb27 	bl	800102c <__enable_irq>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000265 	.word	0x20000265
 80019ec:	20000264 	.word	0x20000264
 80019f0:	200001d0 	.word	0x200001d0
 80019f4:	200001d8 	.word	0x200001d8
 80019f8:	20000010 	.word	0x20000010
 80019fc:	20000260 	.word	0x20000260
 8001a00:	20000262 	.word	0x20000262

08001a04 <cmd_GetAngleConfig>:
	angleErrPrev		= 0;
	__enable_irq();
}

void cmd_GetAngleConfig(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	txBuffer[ 0] = SERIAL_SOF;
 8001a08:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a0a:	22aa      	movs	r2, #170	; 0xaa
 8001a0c:	701a      	strb	r2, [r3, #0]
	txBuffer[ 1] = CMD_GET_ANGLE_CONFIG;
 8001a0e:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a10:	22c5      	movs	r2, #197	; 0xc5
 8001a12:	705a      	strb	r2, [r3, #1]
	txBuffer[ 2] = 20;
 8001a14:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a16:	2214      	movs	r2, #20
 8001a18:	709a      	strb	r2, [r3, #2]
    *((short          *)&txBuffer[ 3]) = angle_setPoint;
 8001a1a:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <cmd_GetAngleConfig+0x68>)
 8001a1c:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <cmd_GetAngleConfig+0x6c>)
 8001a1e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a22:	801a      	strh	r2, [r3, #0]
	*((unsigned short *)&txBuffer[ 5]) = angle_averageLen;
 8001a24:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <cmd_GetAngleConfig+0x70>)
 8001a26:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <cmd_GetAngleConfig+0x74>)
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	801a      	strh	r2, [r3, #0]
    *((float          *)&txBuffer[ 7]) = angle_smoothing;
 8001a2c:	4a13      	ldr	r2, [pc, #76]	; (8001a7c <cmd_GetAngleConfig+0x78>)
 8001a2e:	4b14      	ldr	r3, [pc, #80]	; (8001a80 <cmd_GetAngleConfig+0x7c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6013      	str	r3, [r2, #0]
    *((float          *)&txBuffer[11]) = angle_KP;
 8001a34:	4a13      	ldr	r2, [pc, #76]	; (8001a84 <cmd_GetAngleConfig+0x80>)
 8001a36:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <cmd_GetAngleConfig+0x84>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6013      	str	r3, [r2, #0]
    *((float          *)&txBuffer[15]) = angle_KD;
 8001a3c:	4a13      	ldr	r2, [pc, #76]	; (8001a8c <cmd_GetAngleConfig+0x88>)
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <cmd_GetAngleConfig+0x8c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6013      	str	r3, [r2, #0]
	txBuffer[19] = crc(txBuffer, 19);
 8001a44:	2113      	movs	r1, #19
 8001a46:	4808      	ldr	r0, [pc, #32]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a48:	f000 f8ee 	bl	8001c28 <crc>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a52:	74da      	strb	r2, [r3, #19]

	__disable_irq();
 8001a54:	f7ff faf1 	bl	800103a <__disable_irq>
	USART_SendBuffer(txBuffer, 20);
 8001a58:	2114      	movs	r1, #20
 8001a5a:	4803      	ldr	r0, [pc, #12]	; (8001a68 <cmd_GetAngleConfig+0x64>)
 8001a5c:	f000 ffe6 	bl	8002a2c <USART_SendBuffer>
	__enable_irq();
 8001a60:	f7ff fae4 	bl	800102c <__enable_irq>
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000068 	.word	0x20000068
 8001a6c:	2000006b 	.word	0x2000006b
 8001a70:	20000000 	.word	0x20000000
 8001a74:	2000006d 	.word	0x2000006d
 8001a78:	20000002 	.word	0x20000002
 8001a7c:	2000006f 	.word	0x2000006f
 8001a80:	20000004 	.word	0x20000004
 8001a84:	20000073 	.word	0x20000073
 8001a88:	20000008 	.word	0x20000008
 8001a8c:	20000077 	.word	0x20000077
 8001a90:	2000000c 	.word	0x2000000c

08001a94 <cmd_SetPositionConfig>:

void cmd_SetPositionConfig(const unsigned char * config)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	__disable_irq();
 8001a9c:	f7ff facd 	bl	800103a <__disable_irq>
    position_setPoint   = *((short          *)&config[ 0]);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <cmd_SetPositionConfig+0x68>)
 8001aa8:	801a      	strh	r2, [r3, #0]
    position_ctrlPeriod = *((unsigned short *)&config[ 2]);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	885a      	ldrh	r2, [r3, #2]
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <cmd_SetPositionConfig+0x6c>)
 8001ab0:	801a      	strh	r2, [r3, #0]
    position_smoothing  = *((float          *)&config[ 4]);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	4a13      	ldr	r2, [pc, #76]	; (8001b04 <cmd_SetPositionConfig+0x70>)
 8001ab8:	6013      	str	r3, [r2, #0]
    position_KP         = *((float          *)&config[ 8]);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <cmd_SetPositionConfig+0x74>)
 8001ac0:	6013      	str	r3, [r2, #0]
    position_KD         = *((float          *)&config[12]);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	4a11      	ldr	r2, [pc, #68]	; (8001b0c <cmd_SetPositionConfig+0x78>)
 8001ac8:	6013      	str	r3, [r2, #0]
	positionErrPrev		= 0;
 8001aca:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <cmd_SetPositionConfig+0x7c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	801a      	strh	r2, [r3, #0]
	position_ctrlPeriod	= position_ctrlPeriod / CONTROL_LOOP_PERIOD_MS;
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <cmd_SetPositionConfig+0x6c>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	4a0f      	ldr	r2, [pc, #60]	; (8001b14 <cmd_SetPositionConfig+0x80>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	089b      	lsrs	r3, r3, #2
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <cmd_SetPositionConfig+0x6c>)
 8001ae0:	801a      	strh	r2, [r3, #0]
	positionPeriodCnt	= position_ctrlPeriod - 1;
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <cmd_SetPositionConfig+0x6c>)
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <cmd_SetPositionConfig+0x84>)
 8001aec:	801a      	strh	r2, [r3, #0]
	__enable_irq();
 8001aee:	f7ff fa9d 	bl	800102c <__enable_irq>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	2000003e 	.word	0x2000003e
 8001b00:	20000010 	.word	0x20000010
 8001b04:	20000014 	.word	0x20000014
 8001b08:	20000018 	.word	0x20000018
 8001b0c:	2000001c 	.word	0x2000001c
 8001b10:	200001d8 	.word	0x200001d8
 8001b14:	cccccccd 	.word	0xcccccccd
 8001b18:	20000260 	.word	0x20000260

08001b1c <cmd_GetPositionConfig>:

void cmd_GetPositionConfig(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
	unsigned short temp;

	temp = position_ctrlPeriod * CONTROL_LOOP_PERIOD_MS;
 8001b22:	4b1b      	ldr	r3, [pc, #108]	; (8001b90 <cmd_GetPositionConfig+0x74>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	0092      	lsls	r2, r2, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	80fb      	strh	r3, [r7, #6]

	txBuffer[ 0] = SERIAL_SOF;
 8001b2e:	4b19      	ldr	r3, [pc, #100]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b30:	22aa      	movs	r2, #170	; 0xaa
 8001b32:	701a      	strb	r2, [r3, #0]
	txBuffer[ 1] = CMD_GET_POSITION_CONFIG;
 8001b34:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b36:	22c7      	movs	r2, #199	; 0xc7
 8001b38:	705a      	strb	r2, [r3, #1]
	txBuffer[ 2] = 20;
 8001b3a:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b3c:	2214      	movs	r2, #20
 8001b3e:	709a      	strb	r2, [r3, #2]
    *((short          *)&txBuffer[ 3]) = position_setPoint;
 8001b40:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <cmd_GetPositionConfig+0x7c>)
 8001b42:	4a16      	ldr	r2, [pc, #88]	; (8001b9c <cmd_GetPositionConfig+0x80>)
 8001b44:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b48:	801a      	strh	r2, [r3, #0]
	*((unsigned short *)&txBuffer[ 5]) = temp;
 8001b4a:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <cmd_GetPositionConfig+0x84>)
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
 8001b4e:	8013      	strh	r3, [r2, #0]
    *((float          *)&txBuffer[ 7]) = position_smoothing;
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <cmd_GetPositionConfig+0x88>)
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <cmd_GetPositionConfig+0x8c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6013      	str	r3, [r2, #0]
    *((float          *)&txBuffer[11]) = position_KP;
 8001b58:	4a14      	ldr	r2, [pc, #80]	; (8001bac <cmd_GetPositionConfig+0x90>)
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <cmd_GetPositionConfig+0x94>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	6013      	str	r3, [r2, #0]
    *((float          *)&txBuffer[15]) = position_KD;
 8001b60:	4a14      	ldr	r2, [pc, #80]	; (8001bb4 <cmd_GetPositionConfig+0x98>)
 8001b62:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <cmd_GetPositionConfig+0x9c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6013      	str	r3, [r2, #0]
	txBuffer[19] = crc(txBuffer, 19);
 8001b68:	2113      	movs	r1, #19
 8001b6a:	480a      	ldr	r0, [pc, #40]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b6c:	f000 f85c 	bl	8001c28 <crc>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b76:	74da      	strb	r2, [r3, #19]

	__disable_irq();
 8001b78:	f7ff fa5f 	bl	800103a <__disable_irq>
	USART_SendBuffer(txBuffer, 20);
 8001b7c:	2114      	movs	r1, #20
 8001b7e:	4805      	ldr	r0, [pc, #20]	; (8001b94 <cmd_GetPositionConfig+0x78>)
 8001b80:	f000 ff54 	bl	8002a2c <USART_SendBuffer>
	__enable_irq();
 8001b84:	f7ff fa52 	bl	800102c <__enable_irq>
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000010 	.word	0x20000010
 8001b94:	20000068 	.word	0x20000068
 8001b98:	2000006b 	.word	0x2000006b
 8001b9c:	2000003e 	.word	0x2000003e
 8001ba0:	2000006d 	.word	0x2000006d
 8001ba4:	2000006f 	.word	0x2000006f
 8001ba8:	20000014 	.word	0x20000014
 8001bac:	20000073 	.word	0x20000073
 8001bb0:	20000018 	.word	0x20000018
 8001bb4:	20000077 	.word	0x20000077
 8001bb8:	2000001c 	.word	0x2000001c

08001bbc <cmd_SetMotor>:

void cmd_SetMotor(int speed)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
		int position;

//	MOTOR_SetSpeed(speed);
	// Only command the motor if the on-board control routine is disabled
	if (!controlEnabled){
 8001bc4:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <cmd_SetMotor+0x60>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	f083 0301 	eor.w	r3, r3, #1
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d01f      	beq.n	8001c14 <cmd_SetMotor+0x58>
				position = ENCODER_Read();
 8001bd4:	f000 f900 	bl	8001dd8 <ENCODER_Read>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	60fb      	str	r3, [r7, #12]

				// Disable motor if falls hard on either limit
				if ((speed < 0) && (position < (positionLimitLeft + 10)))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	da08      	bge.n	8001bf4 <cmd_SetMotor+0x38>
 8001be2:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <cmd_SetMotor+0x64>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	3309      	adds	r3, #9
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	dc02      	bgt.n	8001bf4 <cmd_SetMotor+0x38>
				{
						MOTOR_Stop();
 8001bee:	f000 fb3d 	bl	800226c <MOTOR_Stop>
 8001bf2:	e00f      	b.n	8001c14 <cmd_SetMotor+0x58>
				}
				else if ((speed > 0) && (position > (positionLimitRight - 10)))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	dd08      	ble.n	8001c0c <cmd_SetMotor+0x50>
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <cmd_SetMotor+0x68>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	3b09      	subs	r3, #9
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	db02      	blt.n	8001c0c <cmd_SetMotor+0x50>
				{
						MOTOR_Stop();
 8001c06:	f000 fb31 	bl	800226c <MOTOR_Stop>
 8001c0a:	e003      	b.n	8001c14 <cmd_SetMotor+0x58>
				}
		else{
				MOTOR_SetSpeed(speed);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 fb43 	bl	8002298 <MOTOR_SetSpeed>
		}
	}
}
 8001c12:	e7ff      	b.n	8001c14 <cmd_SetMotor+0x58>
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000264 	.word	0x20000264
 8001c20:	200001dc 	.word	0x200001dc
 8001c24:	200001d4 	.word	0x200001d4

08001c28 <crc>:

unsigned char crc(const unsigned char * buff, unsigned int len)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b087      	sub	sp, #28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
    unsigned char crc8 = 0x00;
 8001c32:	2300      	movs	r3, #0
 8001c34:	75fb      	strb	r3, [r7, #23]
	unsigned char val;
	unsigned char sum;
	unsigned int  i;

    while (len--)
 8001c36:	e022      	b.n	8001c7e <crc+0x56>
    {
        val = *buff++;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	607a      	str	r2, [r7, #4]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	75bb      	strb	r3, [r7, #22]
        for (i = 0; i < 8; i++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	e017      	b.n	8001c78 <crc+0x50>
        {
            sum = (crc8 ^ val) & 0x01;
 8001c48:	7dfa      	ldrb	r2, [r7, #23]
 8001c4a:	7dbb      	ldrb	r3, [r7, #22]
 8001c4c:	4053      	eors	r3, r2
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	73fb      	strb	r3, [r7, #15]
            crc8 >>= 1;
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
 8001c58:	085b      	lsrs	r3, r3, #1
 8001c5a:	75fb      	strb	r3, [r7, #23]
            if (sum > 0)
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <crc+0x44>
            {
                crc8 ^= 0x8C;
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
 8001c64:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	75fb      	strb	r3, [r7, #23]
            }
            val >>= 1;
 8001c6c:	7dbb      	ldrb	r3, [r7, #22]
 8001c6e:	085b      	lsrs	r3, r3, #1
 8001c70:	75bb      	strb	r3, [r7, #22]
        for (i = 0; i < 8; i++)
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	3301      	adds	r3, #1
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	2b07      	cmp	r3, #7
 8001c7c:	d9e4      	bls.n	8001c48 <crc+0x20>
    while (len--)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	1e5a      	subs	r2, r3, #1
 8001c82:	603a      	str	r2, [r7, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1d7      	bne.n	8001c38 <crc+0x10>
        }
    }
    return crc8;
 8001c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <crcIsValid>:

bool crcIsValid(const unsigned char * buff, unsigned int len, unsigned char crcVal)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	71fb      	strb	r3, [r7, #7]
    return crcVal == crc(buff, len);
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f7ff ffbf 	bl	8001c28 <crc>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	bf0c      	ite	eq
 8001cb4:	2301      	moveq	r3, #1
 8001cb6:	2300      	movne	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <ENCODER_Init>:
#include "encoder.h"

// Uses Timer 4 configured in encoder mode
void ENCODER_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
	RCC->APB1ENR	|= 1<<2;				// TIM4 clock enable
 8001cc8:	4b40      	ldr	r3, [pc, #256]	; (8001dcc <ENCODER_Init+0x108>)
 8001cca:	69db      	ldr	r3, [r3, #28]
 8001ccc:	4a3f      	ldr	r2, [pc, #252]	; (8001dcc <ENCODER_Init+0x108>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR	|= 1<<3;				// Enable PORTB clock
 8001cd4:	4b3d      	ldr	r3, [pc, #244]	; (8001dcc <ENCODER_Init+0x108>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a3c      	ldr	r2, [pc, #240]	; (8001dcc <ENCODER_Init+0x108>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
	GPIOB->CRL		&= 0x00FFFFFF;			// PB6 PB7
 8001ce0:	4b3b      	ldr	r3, [pc, #236]	; (8001dd0 <ENCODER_Init+0x10c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a3a      	ldr	r2, [pc, #232]	; (8001dd0 <ENCODER_Init+0x10c>)
 8001ce6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cea:	6013      	str	r3, [r2, #0]
	GPIOB->CRL		|= 0x44000000;			// Floating space input
 8001cec:	4b38      	ldr	r3, [pc, #224]	; (8001dd0 <ENCODER_Init+0x10c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a37      	ldr	r2, [pc, #220]	; (8001dd0 <ENCODER_Init+0x10c>)
 8001cf2:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8001cf6:	6013      	str	r3, [r2, #0]
	
	// Enable the TIM4 update interrupt, to clear overflows. Tobi: section was commented out earlier
	TIM4->DIER		|= 1<<0;				// Enable update interrupt			
 8001cf8:	4b36      	ldr	r3, [pc, #216]	; (8001dd4 <ENCODER_Init+0x110>)
 8001cfa:	899b      	ldrh	r3, [r3, #12]
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	4a35      	ldr	r2, [pc, #212]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	8193      	strh	r3, [r2, #12]
	TIM4->DIER		|= 1<<6;				// Enable triggered interrupt
 8001d08:	4b32      	ldr	r3, [pc, #200]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d0a:	899b      	ldrh	r3, [r3, #12]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	4a31      	ldr	r2, [pc, #196]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	8193      	strh	r3, [r2, #12]
	SYS_NVIC_Init(1, 3, TIM4_IRQn, 1);
 8001d18:	2301      	movs	r3, #1
 8001d1a:	221e      	movs	r2, #30
 8001d1c:	2103      	movs	r1, #3
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f000 fba6 	bl	8002470 <SYS_NVIC_Init>

	// Configure timer for encoder mode
	TIM4->PSC		 = 0x0;
 8001d24:	4b2b      	ldr	r3, [pc, #172]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM4->ARR		 = 65535;				// Setting counter automatic reload value
 8001d2a:	4b2a      	ldr	r3, [pc, #168]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d30:	859a      	strh	r2, [r3, #44]	; 0x2c
	TIM4->CR1		&=~(3<<8);				// Select clock divider: no frequency division
 8001d32:	4b28      	ldr	r3, [pc, #160]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4a26      	ldr	r2, [pc, #152]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	8013      	strh	r3, [r2, #0]
	TIM4->CR1		&=~(3<<5);				// Select counting mode: 00: edge alignment mode.  Counter counts up/down according to DIR flag
 8001d42:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	4a22      	ldr	r2, [pc, #136]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d4a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	8013      	strh	r3, [r2, #0]
	
	TIM4->CCMR1		|= 1<<0; 				// 14.4.7: CC1S='01' IC1FP1 Mapping to TI1
 8001d52:	4b20      	ldr	r3, [pc, #128]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d54:	8b1b      	ldrh	r3, [r3, #24]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	4a1e      	ldr	r2, [pc, #120]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	8313      	strh	r3, [r2, #24]
	TIM4->CCMR1 	|= 1<<8; 				// 14.4.7: CC2S='01' IC2FP2 Mapping to TI2
 8001d62:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d64:	8b1b      	ldrh	r3, [r3, #24]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4a1a      	ldr	r2, [pc, #104]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	8313      	strh	r3, [r2, #24]
	TIM4->CCER 		&= ~(1<<1);	 			// 14.4.9: CC1P='0'	 IC1FP1 Not opposite IC1FP1=TI1
 8001d72:	4b18      	ldr	r3, [pc, #96]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d74:	8c1b      	ldrh	r3, [r3, #32]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	4a16      	ldr	r2, [pc, #88]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d7a:	f023 0302 	bic.w	r3, r3, #2
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	8413      	strh	r3, [r2, #32]
	TIM4->CCER		&= ~(1<<5);	 			// 14.4.9: CC2P='0'	 IC2FP2 Not opposite IC2FP2=TI2
 8001d82:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d84:	8c1b      	ldrh	r3, [r3, #32]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	4a12      	ldr	r2, [pc, #72]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d8a:	f023 0320 	bic.w	r3, r3, #32
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	8413      	strh	r3, [r2, #32]
	TIM4->CCMR1		|= 0xf<<4; 				// 14.4.7: IC1F='0000' Input capture 1 filter
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d94:	8b1b      	ldrh	r3, [r3, #24]
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <ENCODER_Init+0x110>)
 8001d9a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	8313      	strh	r3, [r2, #24]
	TIM4->SMCR		|= 3<<0;	 			// 15.4.3: SMS='011' All inputs are valid on the rising and falling edges. Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <ENCODER_Init+0x110>)
 8001da4:	891b      	ldrh	r3, [r3, #8]
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <ENCODER_Init+0x110>)
 8001daa:	f043 0303 	orr.w	r3, r3, #3
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	8113      	strh	r3, [r2, #8]
	TIM4->CNT		 = ENCODER_ZERO;
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <ENCODER_Init+0x110>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	849a      	strh	r2, [r3, #36]	; 0x24
	TIM4->CR1		|= 0x01;				// CEN=1 Enabling timer
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <ENCODER_Init+0x110>)
 8001dba:	881b      	ldrh	r3, [r3, #0]
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	4a05      	ldr	r2, [pc, #20]	; (8001dd4 <ENCODER_Init+0x110>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	8013      	strh	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40000800 	.word	0x40000800

08001dd8 <ENCODER_Read>:

short ENCODER_Read(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
#ifdef POLOLU_MOTOR
	return -(TIM4->CNT); 
 8001ddc:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <ENCODER_Read+0x18>)
 8001dde:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	425b      	negs	r3, r3
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	b21b      	sxth	r3, r3
#else
	return -(TIM4->CNT); // tobi: negate to make most positive cart position to right side when facing the cart side of balancer
#endif
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	40000800 	.word	0x40000800

08001df4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{ 		    		  			    
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
	if(TIM4->SR&0X0001)	// Overflow interruption
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <TIM4_IRQHandler+0x20>)
 8001dfa:	8a1b      	ldrh	r3, [r3, #16]
	{				   				     	    	
	}				   
	TIM4->SR&=~(1<<0);	// Clear interrupt flag bit	    
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <TIM4_IRQHandler+0x20>)
 8001dfe:	8a1b      	ldrh	r3, [r3, #16]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	4a04      	ldr	r2, [pc, #16]	; (8001e14 <TIM4_IRQHandler+0x20>)
 8001e04:	f023 0301 	bic.w	r3, r3, #1
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	8213      	strh	r3, [r2, #16]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40000800 	.word	0x40000800

08001e18 <KEY_Init>:
KEY_Callback cbKey7;
KEY_Callback cbKey11;
KEY_Callback cbKey12;

void KEY_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
	cbKey2  = 0;
 8001e1c:	4b30      	ldr	r3, [pc, #192]	; (8001ee0 <KEY_Init+0xc8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
	cbKey5  = 0;
 8001e22:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <KEY_Init+0xcc>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
	cbKey7  = 0;
 8001e28:	4b2f      	ldr	r3, [pc, #188]	; (8001ee8 <KEY_Init+0xd0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
	cbKey11 = 0;
 8001e2e:	4b2f      	ldr	r3, [pc, #188]	; (8001eec <KEY_Init+0xd4>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
	cbKey12 = 0;
 8001e34:	4b2e      	ldr	r3, [pc, #184]	; (8001ef0 <KEY_Init+0xd8>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]

	RCC->APB2ENR	|= 1<<2;    // Enable PORTA clock
 8001e3a:	4b2e      	ldr	r3, [pc, #184]	; (8001ef4 <KEY_Init+0xdc>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	4a2d      	ldr	r2, [pc, #180]	; (8001ef4 <KEY_Init+0xdc>)
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	6193      	str	r3, [r2, #24]

	GPIOA->CRH		&= 0xFFF00FFF; 
 8001e46:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <KEY_Init+0xe0>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <KEY_Init+0xe0>)
 8001e4c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8001e50:	6053      	str	r3, [r2, #4]
	GPIOA->CRH		|= 0x00088000;
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <KEY_Init+0xe0>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	4a28      	ldr	r2, [pc, #160]	; (8001ef8 <KEY_Init+0xe0>)
 8001e58:	f443 2308 	orr.w	r3, r3, #557056	; 0x88000
 8001e5c:	6053      	str	r3, [r2, #4]
	GPIOA->CRL		&= 0x0F0FF0FF; 
 8001e5e:	4b26      	ldr	r3, [pc, #152]	; (8001ef8 <KEY_Init+0xe0>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4925      	ldr	r1, [pc, #148]	; (8001ef8 <KEY_Init+0xe0>)
 8001e64:	4b25      	ldr	r3, [pc, #148]	; (8001efc <KEY_Init+0xe4>)
 8001e66:	4013      	ands	r3, r2
 8001e68:	600b      	str	r3, [r1, #0]
	GPIOA->CRL		|= 0x80800800;
 8001e6a:	4b23      	ldr	r3, [pc, #140]	; (8001ef8 <KEY_Init+0xe0>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4922      	ldr	r1, [pc, #136]	; (8001ef8 <KEY_Init+0xe0>)
 8001e70:	4b23      	ldr	r3, [pc, #140]	; (8001f00 <KEY_Init+0xe8>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]
	GPIOA->ODR		|= 0x000018A4;
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <KEY_Init+0xe0>)
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <KEY_Init+0xe0>)
 8001e7c:	f443 53c5 	orr.w	r3, r3, #6304	; 0x18a0
 8001e80:	f043 0304 	orr.w	r3, r3, #4
 8001e84:	60d3      	str	r3, [r2, #12]
	
	SYS_EXTI_Config(SYS_GPIO_A,  2, SYS_TRIG_FALLING);
 8001e86:	2201      	movs	r2, #1
 8001e88:	2102      	movs	r1, #2
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f000 fb54 	bl	8002538 <SYS_EXTI_Config>
	SYS_EXTI_Config(SYS_GPIO_A,  5, SYS_TRIG_FALLING);
 8001e90:	2201      	movs	r2, #1
 8001e92:	2105      	movs	r1, #5
 8001e94:	2000      	movs	r0, #0
 8001e96:	f000 fb4f 	bl	8002538 <SYS_EXTI_Config>
	SYS_EXTI_Config(SYS_GPIO_A,  7, SYS_TRIG_FALLING);
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	2107      	movs	r1, #7
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f000 fb4a 	bl	8002538 <SYS_EXTI_Config>
	SYS_EXTI_Config(SYS_GPIO_A, 11, SYS_TRIG_FALLING);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	210b      	movs	r1, #11
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f000 fb45 	bl	8002538 <SYS_EXTI_Config>
	SYS_EXTI_Config(SYS_GPIO_A, 12, SYS_TRIG_FALLING); 
 8001eae:	2201      	movs	r2, #1
 8001eb0:	210c      	movs	r1, #12
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f000 fb40 	bl	8002538 <SYS_EXTI_Config>

	SYS_NVIC_Init(2, 2, EXTI2_IRQn,     2);
 8001eb8:	2302      	movs	r3, #2
 8001eba:	2208      	movs	r2, #8
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	2002      	movs	r0, #2
 8001ec0:	f000 fad6 	bl	8002470 <SYS_NVIC_Init>
	SYS_NVIC_Init(2, 2, EXTI9_5_IRQn,   2);
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	2217      	movs	r2, #23
 8001ec8:	2102      	movs	r1, #2
 8001eca:	2002      	movs	r0, #2
 8001ecc:	f000 fad0 	bl	8002470 <SYS_NVIC_Init>
	SYS_NVIC_Init(2, 2, EXTI15_10_IRQn, 2);
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	2228      	movs	r2, #40	; 0x28
 8001ed4:	2102      	movs	r1, #2
 8001ed6:	2002      	movs	r0, #2
 8001ed8:	f000 faca 	bl	8002470 <SYS_NVIC_Init>
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000270 	.word	0x20000270
 8001ee4:	2000026c 	.word	0x2000026c
 8001ee8:	20000278 	.word	0x20000278
 8001eec:	20000274 	.word	0x20000274
 8001ef0:	2000027c 	.word	0x2000027c
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010800 	.word	0x40010800
 8001efc:	0f0ff0ff 	.word	0x0f0ff0ff
 8001f00:	80800800 	.word	0x80800800

08001f04 <KEY_SetCallback>:

void KEY_SetCallback(unsigned int key, KEY_Callback cb)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3b02      	subs	r3, #2
 8001f12:	2b0a      	cmp	r3, #10
 8001f14:	d82c      	bhi.n	8001f70 <KEY_SetCallback+0x6c>
 8001f16:	a201      	add	r2, pc, #4	; (adr r2, 8001f1c <KEY_SetCallback+0x18>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f49 	.word	0x08001f49
 8001f20:	08001f71 	.word	0x08001f71
 8001f24:	08001f71 	.word	0x08001f71
 8001f28:	08001f51 	.word	0x08001f51
 8001f2c:	08001f71 	.word	0x08001f71
 8001f30:	08001f59 	.word	0x08001f59
 8001f34:	08001f71 	.word	0x08001f71
 8001f38:	08001f71 	.word	0x08001f71
 8001f3c:	08001f71 	.word	0x08001f71
 8001f40:	08001f61 	.word	0x08001f61
 8001f44:	08001f69 	.word	0x08001f69
	switch (key)
	{
		case KEY_2:		cbKey2  = cb; break;
 8001f48:	4a0c      	ldr	r2, [pc, #48]	; (8001f7c <KEY_SetCallback+0x78>)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	e00f      	b.n	8001f70 <KEY_SetCallback+0x6c>
		case KEY_5:		cbKey5  = cb; break;
 8001f50:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <KEY_SetCallback+0x7c>)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e00b      	b.n	8001f70 <KEY_SetCallback+0x6c>
		case KEY_7:		cbKey7  = cb; break;
 8001f58:	4a0a      	ldr	r2, [pc, #40]	; (8001f84 <KEY_SetCallback+0x80>)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	e007      	b.n	8001f70 <KEY_SetCallback+0x6c>
		case KEY_11:	cbKey11 = cb; break;
 8001f60:	4a09      	ldr	r2, [pc, #36]	; (8001f88 <KEY_SetCallback+0x84>)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	e003      	b.n	8001f70 <KEY_SetCallback+0x6c>
		case KEY_12:	cbKey12 = cb; break;
 8001f68:	4a08      	ldr	r2, [pc, #32]	; (8001f8c <KEY_SetCallback+0x88>)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	bf00      	nop
	}
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20000270 	.word	0x20000270
 8001f80:	2000026c 	.word	0x2000026c
 8001f84:	20000278 	.word	0x20000278
 8001f88:	20000274 	.word	0x20000274
 8001f8c:	2000027c 	.word	0x2000027c

08001f90 <EXTI2_IRQHandler>:

// External interrupt 2 service function
void EXTI2_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	SYS_DelayMS(5);		// Debounce
 8001f94:	2005      	movs	r0, #5
 8001f96:	f000 fb35 	bl	8002604 <SYS_DelayMS>

	if (PA_IN(KEY_2) == 0)
 8001f9a:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <EXTI2_IRQHandler+0x2c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d109      	bne.n	8001fb6 <EXTI2_IRQHandler+0x26>
	{
		if (cbKey2)
 8001fa2:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <EXTI2_IRQHandler+0x30>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d002      	beq.n	8001fb0 <EXTI2_IRQHandler+0x20>
		{
			cbKey2();
 8001faa:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <EXTI2_IRQHandler+0x30>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4798      	blx	r3
		}
		EXTI->PR = 1<<2;
 8001fb0:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <EXTI2_IRQHandler+0x34>)
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	615a      	str	r2, [r3, #20]
	}
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	42210108 	.word	0x42210108
 8001fc0:	20000270 	.word	0x20000270
 8001fc4:	40010400 	.word	0x40010400

08001fc8 <EXTI9_5_IRQHandler>:

// External interrupt 9~5 service function
void EXTI9_5_IRQHandler(void)
{			
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	SYS_DelayMS(5);		// Debounce
 8001fcc:	2005      	movs	r0, #5
 8001fce:	f000 fb19 	bl	8002604 <SYS_DelayMS>

	if (PA_IN(KEY_5) == 0)
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <EXTI9_5_IRQHandler+0x48>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d109      	bne.n	8001fee <EXTI9_5_IRQHandler+0x26>
	{
		if (cbKey5)
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <EXTI9_5_IRQHandler+0x4c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d002      	beq.n	8001fe8 <EXTI9_5_IRQHandler+0x20>
		{
			cbKey5();
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <EXTI9_5_IRQHandler+0x4c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4798      	blx	r3
		}
		EXTI->PR = 1<<5;
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <EXTI9_5_IRQHandler+0x50>)
 8001fea:	2220      	movs	r2, #32
 8001fec:	615a      	str	r2, [r3, #20]
	}

	if (PA_IN(KEY_7) == 0)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <EXTI9_5_IRQHandler+0x54>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d109      	bne.n	800200a <EXTI9_5_IRQHandler+0x42>
	{
		if (cbKey7)
 8001ff6:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <EXTI9_5_IRQHandler+0x58>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d002      	beq.n	8002004 <EXTI9_5_IRQHandler+0x3c>
		{
			cbKey7();
 8001ffe:	4b08      	ldr	r3, [pc, #32]	; (8002020 <EXTI9_5_IRQHandler+0x58>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4798      	blx	r3
		}
		EXTI->PR = 1<<7;
 8002004:	4b04      	ldr	r3, [pc, #16]	; (8002018 <EXTI9_5_IRQHandler+0x50>)
 8002006:	2280      	movs	r2, #128	; 0x80
 8002008:	615a      	str	r2, [r3, #20]
	}
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	42210114 	.word	0x42210114
 8002014:	2000026c 	.word	0x2000026c
 8002018:	40010400 	.word	0x40010400
 800201c:	4221011c 	.word	0x4221011c
 8002020:	20000278 	.word	0x20000278

08002024 <EXTI15_10_IRQHandler>:

// External interrupt 15-10 service function
void EXTI15_10_IRQHandler(void)
{			
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	SYS_DelayMS(5);		// Debounce
 8002028:	2005      	movs	r0, #5
 800202a:	f000 faeb 	bl	8002604 <SYS_DelayMS>

	if (PA_IN(KEY_11) == 0)
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <EXTI15_10_IRQHandler+0x4c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10a      	bne.n	800204c <EXTI15_10_IRQHandler+0x28>
	{
		if (cbKey11)
 8002036:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <EXTI15_10_IRQHandler+0x50>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d002      	beq.n	8002044 <EXTI15_10_IRQHandler+0x20>
		{
			cbKey11();
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <EXTI15_10_IRQHandler+0x50>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4798      	blx	r3
		}
		EXTI->PR = 1<<11;
 8002044:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <EXTI15_10_IRQHandler+0x54>)
 8002046:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800204a:	615a      	str	r2, [r3, #20]
	}

	if (PA_IN(KEY_12) == 0)
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <EXTI15_10_IRQHandler+0x58>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10a      	bne.n	800206a <EXTI15_10_IRQHandler+0x46>
	{
		if (cbKey12)
 8002054:	4b0a      	ldr	r3, [pc, #40]	; (8002080 <EXTI15_10_IRQHandler+0x5c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d002      	beq.n	8002062 <EXTI15_10_IRQHandler+0x3e>
		{
			cbKey12();
 800205c:	4b08      	ldr	r3, [pc, #32]	; (8002080 <EXTI15_10_IRQHandler+0x5c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4798      	blx	r3
		}
		EXTI->PR = 1<<12;
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <EXTI15_10_IRQHandler+0x54>)
 8002064:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002068:	615a      	str	r2, [r3, #20]
	}
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	4221012c 	.word	0x4221012c
 8002074:	20000274 	.word	0x20000274
 8002078:	40010400 	.word	0x40010400
 800207c:	42210130 	.word	0x42210130
 8002080:	2000027c 	.word	0x2000027c

08002084 <LED_Init>:
#include "led.h"

// LED is connected to PA4

void LED_Init(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
	RCC->APB2ENR	|= 1<<2;
 8002088:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <LED_Init+0x3c>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <LED_Init+0x3c>)
 800208e:	f043 0304 	orr.w	r3, r3, #4
 8002092:	6193      	str	r3, [r2, #24]
	GPIOA->CRL		&= 0XFFF0FFFF;
 8002094:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <LED_Init+0x40>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0a      	ldr	r2, [pc, #40]	; (80020c4 <LED_Init+0x40>)
 800209a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800209e:	6013      	str	r3, [r2, #0]
	GPIOA->CRL		|= 0X00030000;  // PA4 push-pull output
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <LED_Init+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <LED_Init+0x40>)
 80020a6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80020aa:	6013      	str	r3, [r2, #0]
	GPIOA->ODR		|= 1<<4;        // PA4 High output
 80020ac:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <LED_Init+0x40>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	4a04      	ldr	r2, [pc, #16]	; (80020c4 <LED_Init+0x40>)
 80020b2:	f043 0310 	orr.w	r3, r3, #16
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40010800 	.word	0x40010800

080020c8 <Led_Enable>:

void Led_Enable(bool en)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
	PA_OUT(4) = !en;
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f083 0301 	eor.w	r3, r3, #1
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4b03      	ldr	r3, [pc, #12]	; (80020e8 <Led_Enable+0x20>)
 80020dc:	601a      	str	r2, [r3, #0]
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	42210190 	.word	0x42210190

080020ec <main>:
#define UART_BAUD 230400 	// 115200, 128000, 153600, 230400, 460800, 921600, 1500000, 2000000

void enable_control(void);

int main(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	SYS_Init();
 80020f0:	f000 f90e 	bl	8002310 <SYS_Init>
	SYS_JTAG_Set(SYS_JTAG_SWD_DISABLE);
 80020f4:	2002      	movs	r0, #2
 80020f6:	f000 f999 	bl	800242c <SYS_JTAG_Set>
	SYS_JTAG_Set(SYS_SWD_ENABLE);
 80020fa:	2001      	movs	r0, #1
 80020fc:	f000 f996 	bl	800242c <SYS_JTAG_Set>
	USART_Init(UART_BAUD, true);
 8002100:	2101      	movs	r1, #1
 8002102:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8002106:	f000 fb6f 	bl	80027e8 <USART_Init>
	LED_Init();
 800210a:	f7ff ffbb 	bl	8002084 <LED_Init>
	KEY_Init();
 800210e:	f7ff fe83 	bl	8001e18 <KEY_Init>
	KEY_SetCallback(KEY_5, CONTROL_ToggleState);
 8002112:	490a      	ldr	r1, [pc, #40]	; (800213c <main+0x50>)
 8002114:	2005      	movs	r0, #5
 8002116:	f7ff fef5 	bl	8001f04 <KEY_SetCallback>
	ANGLE_Init();
 800211a:	f7fe fec5 	bl	8000ea8 <ANGLE_Init>
	ENCODER_Init();
 800211e:	f7ff fdd1 	bl	8001cc4 <ENCODER_Init>
	MOTOR_Init();
 8002122:	f000 f80f 	bl	8002144 <MOTOR_Init>
	CONTROL_Init();
 8002126:	f7fe ff8f 	bl	8001048 <CONTROL_Init>

	TIMER1_Init(CONTROL_LOOP_PERIOD_MS);
 800212a:	2005      	movs	r0, #5
 800212c:	f000 fa96 	bl	800265c <TIMER1_Init>
	TIMER1_SetCallback(CONTROL_Loop);
 8002130:	4803      	ldr	r0, [pc, #12]	; (8002140 <main+0x54>)
 8002132:	f000 fad7 	bl	80026e4 <TIMER1_SetCallback>

	while (1)
	{
		CONTROL_BackgroundTask();
 8002136:	f7ff fa1b 	bl	8001570 <CONTROL_BackgroundTask>
 800213a:	e7fc      	b.n	8002136 <main+0x4a>
 800213c:	080010c9 	.word	0x080010c9
 8002140:	080010f9 	.word	0x080010f9

08002144 <MOTOR_Init>:
#include "motor.h"

// PWM base frequency is 10 kHz
void MOTOR_Init(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
	RCC->APB2ENR	|= 1<<3;		// PORTB Clock enable  
 8002148:	4b41      	ldr	r3, [pc, #260]	; (8002250 <MOTOR_Init+0x10c>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a40      	ldr	r2, [pc, #256]	; (8002250 <MOTOR_Init+0x10c>)
 800214e:	f043 0308 	orr.w	r3, r3, #8
 8002152:	6193      	str	r3, [r2, #24]
	GPIOB->CRH		&= 0x0000FFFF;	// PORTB12 13 14 15 push-pull
 8002154:	4b3f      	ldr	r3, [pc, #252]	; (8002254 <MOTOR_Init+0x110>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4a3e      	ldr	r2, [pc, #248]	; (8002254 <MOTOR_Init+0x110>)
 800215a:	b29b      	uxth	r3, r3
 800215c:	6053      	str	r3, [r2, #4]
	GPIOB->CRH		|= 0x22220000;	// PORTB12 13 14 15 push-pull
 800215e:	4b3d      	ldr	r3, [pc, #244]	; (8002254 <MOTOR_Init+0x110>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	4a3c      	ldr	r2, [pc, #240]	; (8002254 <MOTOR_Init+0x110>)
 8002164:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8002168:	f443 1308 	orr.w	r3, r3, #2228224	; 0x220000
 800216c:	6053      	str	r3, [r2, #4]

	RCC->APB1ENR	|= 1<<1;		// TIM3 clock enable    
 800216e:	4b38      	ldr	r3, [pc, #224]	; (8002250 <MOTOR_Init+0x10c>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	4a37      	ldr	r2, [pc, #220]	; (8002250 <MOTOR_Init+0x10c>)
 8002174:	f043 0302 	orr.w	r3, r3, #2
 8002178:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR	|= 1<<3;		// PORTB clock enable   
 800217a:	4b35      	ldr	r3, [pc, #212]	; (8002250 <MOTOR_Init+0x10c>)
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	4a34      	ldr	r2, [pc, #208]	; (8002250 <MOTOR_Init+0x10c>)
 8002180:	f043 0308 	orr.w	r3, r3, #8
 8002184:	6193      	str	r3, [r2, #24]
	GPIOB->CRL		&= 0XFFFFFF00;	// PORTB0 1 multiplexing output
 8002186:	4b33      	ldr	r3, [pc, #204]	; (8002254 <MOTOR_Init+0x110>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a32      	ldr	r2, [pc, #200]	; (8002254 <MOTOR_Init+0x110>)
 800218c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002190:	6013      	str	r3, [r2, #0]
	GPIOB->CRL		|=0X000000BB;   // PORTB0 1 Multiplexed output
 8002192:	4b30      	ldr	r3, [pc, #192]	; (8002254 <MOTOR_Init+0x110>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a2f      	ldr	r2, [pc, #188]	; (8002254 <MOTOR_Init+0x110>)
 8002198:	f043 03bb 	orr.w	r3, r3, #187	; 0xbb
 800219c:	6013      	str	r3, [r2, #0]
	TIM3->ARR		 = 7199;		// Setting counter automatic reload value
 800219e:	4b2e      	ldr	r3, [pc, #184]	; (8002258 <MOTOR_Init+0x114>)
 80021a0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80021a4:	859a      	strh	r2, [r3, #44]	; 0x2c
	TIM3->PSC		 = 0;			// Prescaler non frequency division
 80021a6:	4b2c      	ldr	r3, [pc, #176]	; (8002258 <MOTOR_Init+0x114>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->CCMR2		|= 6<<12;		// CH4 PWM1 mode	
 80021ac:	4b2a      	ldr	r3, [pc, #168]	; (8002258 <MOTOR_Init+0x114>)
 80021ae:	8b9b      	ldrh	r3, [r3, #28]
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	4a29      	ldr	r2, [pc, #164]	; (8002258 <MOTOR_Init+0x114>)
 80021b4:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	8393      	strh	r3, [r2, #28]
	TIM3->CCMR2		|= 6<<4;		// CH3 PWM1 mode	
 80021bc:	4b26      	ldr	r3, [pc, #152]	; (8002258 <MOTOR_Init+0x114>)
 80021be:	8b9b      	ldrh	r3, [r3, #28]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	4a25      	ldr	r2, [pc, #148]	; (8002258 <MOTOR_Init+0x114>)
 80021c4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	8393      	strh	r3, [r2, #28]
	TIM3->CCMR2		|= 1<<11;		// CH4 Pre load enable energy	 
 80021cc:	4b22      	ldr	r3, [pc, #136]	; (8002258 <MOTOR_Init+0x114>)
 80021ce:	8b9b      	ldrh	r3, [r3, #28]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	4a21      	ldr	r2, [pc, #132]	; (8002258 <MOTOR_Init+0x114>)
 80021d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021d8:	b29b      	uxth	r3, r3
 80021da:	8393      	strh	r3, [r2, #28]
	TIM3->CCMR2		|= 1<<3; 		// CH3 Pre load enable energy
 80021dc:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <MOTOR_Init+0x114>)
 80021de:	8b9b      	ldrh	r3, [r3, #28]
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <MOTOR_Init+0x114>)
 80021e4:	f043 0308 	orr.w	r3, r3, #8
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	8393      	strh	r3, [r2, #28]
	TIM3->CCER		|= 1<<12;		// CH4 Output enable   
 80021ec:	4b1a      	ldr	r3, [pc, #104]	; (8002258 <MOTOR_Init+0x114>)
 80021ee:	8c1b      	ldrh	r3, [r3, #32]
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	4a19      	ldr	r2, [pc, #100]	; (8002258 <MOTOR_Init+0x114>)
 80021f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	8413      	strh	r3, [r2, #32]
	TIM3->CCER		|= 1<<8;		// CH3 Output enable	
 80021fc:	4b16      	ldr	r3, [pc, #88]	; (8002258 <MOTOR_Init+0x114>)
 80021fe:	8c1b      	ldrh	r3, [r3, #32]
 8002200:	b29b      	uxth	r3, r3
 8002202:	4a15      	ldr	r2, [pc, #84]	; (8002258 <MOTOR_Init+0x114>)
 8002204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002208:	b29b      	uxth	r3, r3
 800220a:	8413      	strh	r3, [r2, #32]
	TIM3->CR1		 = 0x80;		// ARPE Make energy 
 800220c:	4b12      	ldr	r3, [pc, #72]	; (8002258 <MOTOR_Init+0x114>)
 800220e:	2280      	movs	r2, #128	; 0x80
 8002210:	801a      	strh	r2, [r3, #0]
	TIM3->CR1		|= 0x01;		// Enabling timer 3 
 8002212:	4b11      	ldr	r3, [pc, #68]	; (8002258 <MOTOR_Init+0x114>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	b29b      	uxth	r3, r3
 8002218:	4a0f      	ldr	r2, [pc, #60]	; (8002258 <MOTOR_Init+0x114>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	8013      	strh	r3, [r2, #0]

	PB_OUT(13) 		= 0;			// AIN1
 8002222:	4b0e      	ldr	r3, [pc, #56]	; (800225c <MOTOR_Init+0x118>)
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
	PB_OUT(12) 		= 0;			// AIN2
 8002228:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <MOTOR_Init+0x11c>)
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
	PB_OUT(14) 		= 0;			// BIN1
 800222e:	4b0d      	ldr	r3, [pc, #52]	; (8002264 <MOTOR_Init+0x120>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
	PB_OUT(15) 		= 0;			// BIN2
 8002234:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <MOTOR_Init+0x124>)
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
	TIM3->CCR3 		= 0;
 800223a:	4b07      	ldr	r3, [pc, #28]	; (8002258 <MOTOR_Init+0x114>)
 800223c:	2200      	movs	r2, #0
 800223e:	879a      	strh	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 		= 0;
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <MOTOR_Init+0x114>)
 8002242:	2200      	movs	r2, #0
 8002244:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	40021000 	.word	0x40021000
 8002254:	40010c00 	.word	0x40010c00
 8002258:	40000400 	.word	0x40000400
 800225c:	422181b4 	.word	0x422181b4
 8002260:	422181b0 	.word	0x422181b0
 8002264:	422181b8 	.word	0x422181b8
 8002268:	422181bc 	.word	0x422181bc

0800226c <MOTOR_Stop>:

void MOTOR_Stop(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
    TIM3->CCR4 = 0;
 8002270:	4b06      	ldr	r3, [pc, #24]	; (800228c <MOTOR_Stop+0x20>)
 8002272:	2200      	movs	r2, #0
 8002274:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	PB_OUT(13) = 0;					// AIN1
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <MOTOR_Stop+0x24>)
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
	PB_OUT(12) = 0;					// AIN2
 800227e:	4b05      	ldr	r3, [pc, #20]	; (8002294 <MOTOR_Stop+0x28>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	40000400 	.word	0x40000400
 8002290:	422181b4 	.word	0x422181b4
 8002294:	422181b0 	.word	0x422181b0

08002298 <MOTOR_SetSpeed>:

void MOTOR_SetSpeed(int speed)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
#ifdef POLOLU_MOTOR
	speed=-speed; // tobi
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	425b      	negs	r3, r3
 80022a4:	607b      	str	r3, [r7, #4]
#endif

	if (speed == 0)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d106      	bne.n	80022ba <MOTOR_SetSpeed+0x22>
    {
        PB_OUT(13) = 0;					// AIN1
 80022ac:	4b15      	ldr	r3, [pc, #84]	; (8002304 <MOTOR_SetSpeed+0x6c>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
        PB_OUT(12) = 0;					// AIN2
 80022b2:	4b15      	ldr	r3, [pc, #84]	; (8002308 <MOTOR_SetSpeed+0x70>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	e012      	b.n	80022e0 <MOTOR_SetSpeed+0x48>
    }
	// Set direction (values less than 0 indicate left)
	else if (speed < 0)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	da09      	bge.n	80022d4 <MOTOR_SetSpeed+0x3c>
	{
		PB_OUT(13) = 0;				// AIN1
 80022c0:	4b10      	ldr	r3, [pc, #64]	; (8002304 <MOTOR_SetSpeed+0x6c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
		PB_OUT(12) = 1;				// AIN2
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <MOTOR_SetSpeed+0x70>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
		speed = -speed;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	425b      	negs	r3, r3
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	e005      	b.n	80022e0 <MOTOR_SetSpeed+0x48>
	}
	else
	{
		PB_OUT(13) = 1;				// AIN1
 80022d4:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <MOTOR_SetSpeed+0x6c>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
		PB_OUT(12) = 0;				// AIN2
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <MOTOR_SetSpeed+0x70>)
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
	}
	
  speed = (speed > MOTOR_FULL_SCALE) ? MOTOR_FULL_SCALE : speed;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80022e6:	4293      	cmp	r3, r2
 80022e8:	bfa8      	it	ge
 80022ea:	4613      	movge	r3, r2
 80022ec:	607b      	str	r3, [r7, #4]
	TIM3->CCR4 = (uint16_t)speed;
 80022ee:	4b07      	ldr	r3, [pc, #28]	; (800230c <MOTOR_SetSpeed+0x74>)
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	b292      	uxth	r2, r2
 80022f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	422181b4 	.word	0x422181b4
 8002308:	422181b0 	.word	0x422181b0
 800230c:	40000400 	.word	0x40000400

08002310 <SYS_Init>:
#include "sys.h" 

// Initialise system		 
void SYS_Init(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
	unsigned int temp = 0;
 8002316:	2300      	movs	r3, #0
 8002318:	607b      	str	r3, [r7, #4]

	// Reset all clock registers.	  
 	RCC->APB1RSTR	 = 0x00000000;		 
 800231a:	4b3f      	ldr	r3, [pc, #252]	; (8002418 <SYS_Init+0x108>)
 800231c:	2200      	movs	r2, #0
 800231e:	611a      	str	r2, [r3, #16]
	RCC->APB2RSTR	 = 0x00000000; 
 8002320:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <SYS_Init+0x108>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  	RCC->AHBENR		 = 0x00000014;	  
 8002326:	4b3c      	ldr	r3, [pc, #240]	; (8002418 <SYS_Init+0x108>)
 8002328:	2214      	movs	r2, #20
 800232a:	615a      	str	r2, [r3, #20]
  	RCC->APB2ENR 	 = 0x00000000;		   
 800232c:	4b3a      	ldr	r3, [pc, #232]	; (8002418 <SYS_Init+0x108>)
 800232e:	2200      	movs	r2, #0
 8002330:	619a      	str	r2, [r3, #24]
  	RCC->APB1ENR	 = 0x00000000;   
 8002332:	4b39      	ldr	r3, [pc, #228]	; (8002418 <SYS_Init+0x108>)
 8002334:	2200      	movs	r2, #0
 8002336:	61da      	str	r2, [r3, #28]
	RCC->CR 		|= 0x00000001;  // Enable internal high-speed clock HSION	 															 
 8002338:	4b37      	ldr	r3, [pc, #220]	; (8002418 <SYS_Init+0x108>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a36      	ldr	r2, [pc, #216]	; (8002418 <SYS_Init+0x108>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6013      	str	r3, [r2, #0]
	RCC->CFGR 		&= 0xF8FF0000;  // Reset SW[1:0],HPRE[3:0],PPRE1[2:0],PPRE2[2:0],ADCPRE[1:0],MCO[2:0]					 
 8002344:	4b34      	ldr	r3, [pc, #208]	; (8002418 <SYS_Init+0x108>)
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	4933      	ldr	r1, [pc, #204]	; (8002418 <SYS_Init+0x108>)
 800234a:	4b34      	ldr	r3, [pc, #208]	; (800241c <SYS_Init+0x10c>)
 800234c:	4013      	ands	r3, r2
 800234e:	604b      	str	r3, [r1, #4]
	RCC->CR			&= 0xFEF6FFFF;  // Reset HSEON,CSSON,PLLON
 8002350:	4b31      	ldr	r3, [pc, #196]	; (8002418 <SYS_Init+0x108>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a30      	ldr	r2, [pc, #192]	; (8002418 <SYS_Init+0x108>)
 8002356:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800235a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800235e:	6013      	str	r3, [r2, #0]
	RCC->CR			&= 0xFFFBFFFF;  // Reset HSEBYP	   	  
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <SYS_Init+0x108>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2c      	ldr	r2, [pc, #176]	; (8002418 <SYS_Init+0x108>)
 8002366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800236a:	6013      	str	r3, [r2, #0]
	RCC->CFGR		&= 0xFF80FFFF;	// Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE 
 800236c:	4b2a      	ldr	r3, [pc, #168]	; (8002418 <SYS_Init+0x108>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4a29      	ldr	r2, [pc, #164]	; (8002418 <SYS_Init+0x108>)
 8002372:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002376:	6053      	str	r3, [r2, #4]
	RCC->CIR 		 = 0x00000000;	// Close all interrupts	
 8002378:	4b27      	ldr	r3, [pc, #156]	; (8002418 <SYS_Init+0x108>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]

	// Configure vector table (RAM or Code area)			  
	#ifdef  VECT_TAB_RAM
	SCB->VTOR = 0x20000000|(0x0 & 0x1FFFFF80UL);
	#else
	SCB->VTOR = 0x08000000|(0x0 & 0x1FFFFF80UL);
 800237e:	4b28      	ldr	r3, [pc, #160]	; (8002420 <SYS_Init+0x110>)
 8002380:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002384:	609a      	str	r2, [r3, #8]
	#endif

	// System clock -- PLL on with 72 MHz system clock
 	RCC->CR			|= 0x00010000;	// HSEON
 8002386:	4b24      	ldr	r3, [pc, #144]	; (8002418 <SYS_Init+0x108>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a23      	ldr	r2, [pc, #140]	; (8002418 <SYS_Init+0x108>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002390:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR>>17));
 8002392:	bf00      	nop
 8002394:	4b20      	ldr	r3, [pc, #128]	; (8002418 <SYS_Init+0x108>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	0c5b      	lsrs	r3, r3, #17
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0fa      	beq.n	8002394 <SYS_Init+0x84>

	RCC->CFGR		 = 0x00000400;	// APB1=DIV2, APB2=DIV1, AHB=DIV1
 800239e:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <SYS_Init+0x108>)
 80023a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023a4:	605a      	str	r2, [r3, #4]
	RCC->CFGR		|= 7<<18;		// PLL multiplication 9
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <SYS_Init+0x108>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	4a1b      	ldr	r2, [pc, #108]	; (8002418 <SYS_Init+0x108>)
 80023ac:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 80023b0:	6053      	str	r3, [r2, #4]
	RCC->CFGR		|= 1<<16;	 	// PLLSRC on 
 80023b2:	4b19      	ldr	r3, [pc, #100]	; (8002418 <SYS_Init+0x108>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4a18      	ldr	r2, [pc, #96]	; (8002418 <SYS_Init+0x108>)
 80023b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023bc:	6053      	str	r3, [r2, #4]
	FLASH->ACR		|= 0x32;
 80023be:	4b19      	ldr	r3, [pc, #100]	; (8002424 <SYS_Init+0x114>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a18      	ldr	r2, [pc, #96]	; (8002424 <SYS_Init+0x114>)
 80023c4:	f043 0332 	orr.w	r3, r3, #50	; 0x32
 80023c8:	6013      	str	r3, [r2, #0]

	RCC->CR			|= 0x01000000;	// PLLON
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <SYS_Init+0x108>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <SYS_Init+0x108>)
 80023d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023d4:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR>>25));
 80023d6:	bf00      	nop
 80023d8:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <SYS_Init+0x108>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	0e5b      	lsrs	r3, r3, #25
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0fa      	beq.n	80023d8 <SYS_Init+0xc8>

	RCC->CFGR		|= 0x00000002; 
 80023e2:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <SYS_Init+0x108>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	4a0c      	ldr	r2, [pc, #48]	; (8002418 <SYS_Init+0x108>)
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	6053      	str	r3, [r2, #4]
	while (temp != 0x02)
 80023ee:	e005      	b.n	80023fc <SYS_Init+0xec>
	{   
		temp = (RCC->CFGR >> 2) & 0x03UL;
 80023f0:	4b09      	ldr	r3, [pc, #36]	; (8002418 <SYS_Init+0x108>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	089b      	lsrs	r3, r3, #2
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	607b      	str	r3, [r7, #4]
	while (temp != 0x02)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d1f6      	bne.n	80023f0 <SYS_Init+0xe0>
	}

	// Initalise Delay Timer (clock runs at 72/8 = 9 MHz)
	SysTick->CTRL &= ~(1<<2);		// SYSTICK uses external clock source.
 8002402:	4b09      	ldr	r3, [pc, #36]	; (8002428 <SYS_Init+0x118>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a08      	ldr	r2, [pc, #32]	; (8002428 <SYS_Init+0x118>)
 8002408:	f023 0304 	bic.w	r3, r3, #4
 800240c:	6013      	str	r3, [r2, #0]
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr
 8002418:	40021000 	.word	0x40021000
 800241c:	f8ff0000 	.word	0xf8ff0000
 8002420:	e000ed00 	.word	0xe000ed00
 8002424:	40022000 	.word	0x40022000
 8002428:	e000e010 	.word	0xe000e010

0800242c <SYS_JTAG_Set>:

void SYS_JTAG_Set(unsigned int mode)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	mode <<= 25;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	065b      	lsls	r3, r3, #25
 8002438:	607b      	str	r3, [r7, #4]
	RCC->APB2ENR	|= 1<<0;  
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <SYS_JTAG_Set+0x3c>)
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <SYS_JTAG_Set+0x3c>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6193      	str	r3, [r2, #24]
	AFIO->MAPR		&= 0xF8FFFFFF;
 8002446:	4b09      	ldr	r3, [pc, #36]	; (800246c <SYS_JTAG_Set+0x40>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	4a08      	ldr	r2, [pc, #32]	; (800246c <SYS_JTAG_Set+0x40>)
 800244c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002450:	6053      	str	r3, [r2, #4]
	AFIO->MAPR		|= mode;
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <SYS_JTAG_Set+0x40>)
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4905      	ldr	r1, [pc, #20]	; (800246c <SYS_JTAG_Set+0x40>)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4313      	orrs	r3, r2
 800245c:	604b      	str	r3, [r1, #4]
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	40021000 	.word	0x40021000
 800246c:	40010000 	.word	0x40010000

08002470 <SYS_NVIC_Init>:
// 		group 2:2 preemptive priority, 2 bit response priority.
// 		group 3:3 preemptive priority, 1 bit response priority.
// 		group 4:4 preemptive priority, 0 bit response priority.
// The principle of priority and priority is that the smaller the value, the more priority.   
void SYS_NVIC_Init(unsigned int priority, unsigned int subPriority, unsigned int channel, unsigned int group)	 
{ 
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
 800247c:	603b      	str	r3, [r7, #0]
	unsigned int temp1, temp2;  

	temp1 = (~group) & 0x07;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	43db      	mvns	r3, r3
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	617b      	str	r3, [r7, #20]
	temp1 <<= 8;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	617b      	str	r3, [r7, #20]
	temp2  = SCB->AIRCR; // Read previous settings
 800248e:	4b28      	ldr	r3, [pc, #160]	; (8002530 <SYS_NVIC_Init+0xc0>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	613b      	str	r3, [r7, #16]
	temp2 &= 0x0000F8FF; // Empty previous group
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800249a:	4013      	ands	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
	temp2 |= 0x05FA0000; // Write the key
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a8:	613b      	str	r3, [r7, #16]
	temp2 |= temp1;
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
	SCB->AIRCR = temp2;  // Set groupings
 80024b2:	4a1f      	ldr	r2, [pc, #124]	; (8002530 <SYS_NVIC_Init+0xc0>)
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	60d3      	str	r3, [r2, #12]
	
	temp2  = priority << (4 - group);	  
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	f1c3 0304 	rsb	r3, r3, #4
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	613b      	str	r3, [r7, #16]
	temp2 |= subPriority & (0x0FUL >> group);
 80024c6:	220f      	movs	r2, #15
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	40da      	lsrs	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4013      	ands	r3, r2
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
	temp2 &= 0x0FUL;  
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	f003 030f 	and.w	r3, r3, #15
 80024dc:	613b      	str	r3, [r7, #16]
	NVIC->ISER[channel/32] |= (1 << channel%32);
 80024de:	4a15      	ldr	r2, [pc, #84]	; (8002534 <SYS_NVIC_Init+0xc4>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	f001 011f 	and.w	r1, r1, #31
 80024ee:	2001      	movs	r0, #1
 80024f0:	fa00 f101 	lsl.w	r1, r0, r1
 80024f4:	4608      	mov	r0, r1
 80024f6:	490f      	ldr	r1, [pc, #60]	; (8002534 <SYS_NVIC_Init+0xc4>)
 80024f8:	4302      	orrs	r2, r0
 80024fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	NVIC->IP[channel] |= temp2 << 4;				   
 80024fe:	4a0d      	ldr	r2, [pc, #52]	; (8002534 <SYS_NVIC_Init+0xc4>)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4413      	add	r3, r2
 8002504:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	b2db      	uxtb	r3, r3
 8002514:	4907      	ldr	r1, [pc, #28]	; (8002534 <SYS_NVIC_Init+0xc4>)
 8002516:	4313      	orrs	r3, r2
 8002518:	b2da      	uxtb	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	440b      	add	r3, r1
 800251e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002522:	701a      	strb	r2, [r3, #0]
} 
 8002524:	bf00      	nop
 8002526:	371c      	adds	r7, #28
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000ed00 	.word	0xe000ed00
 8002534:	e000e100 	.word	0xe000e100

08002538 <SYS_EXTI_Config>:
// External interrupt configuration for GPIOA~G pins.
//	port	Select GPIOA~G
//	bit		Which bit to enable
//	trig	Trigger mode: rising/falling/both
void SYS_EXTI_Config(unsigned int port, unsigned int bit, unsigned int trig) 
{
 8002538:	b480      	push	{r7}
 800253a:	b087      	sub	sp, #28
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
	unsigned int addr;
	unsigned int offset;

	addr   = bit/4;								// Get the number of interrupt register group.
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	617b      	str	r3, [r7, #20]
	offset = (bit%4) * 4;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	f003 0303 	and.w	r3, r3, #3
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	613b      	str	r3, [r7, #16]

	RCC->APB2ENR		|=0x01;					// Enable IO to reuse clock			 
 8002554:	4b28      	ldr	r3, [pc, #160]	; (80025f8 <SYS_EXTI_Config+0xc0>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	4a27      	ldr	r2, [pc, #156]	; (80025f8 <SYS_EXTI_Config+0xc0>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6193      	str	r3, [r2, #24]
	AFIO->EXTICR[addr]	&= ~(0x0FUL << offset);
 8002560:	4a26      	ldr	r2, [pc, #152]	; (80025fc <SYS_EXTI_Config+0xc4>)
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3302      	adds	r3, #2
 8002566:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800256a:	210f      	movs	r1, #15
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	4921      	ldr	r1, [pc, #132]	; (80025fc <SYS_EXTI_Config+0xc4>)
 8002576:	401a      	ands	r2, r3
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	3302      	adds	r3, #2
 800257c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	AFIO->EXTICR[addr]	|= port << offset;		// EXTI.bit mapping to GPIOx.bit
 8002580:	4a1e      	ldr	r2, [pc, #120]	; (80025fc <SYS_EXTI_Config+0xc4>)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3302      	adds	r3, #2
 8002586:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800258a:	68f9      	ldr	r1, [r7, #12]
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	491a      	ldr	r1, [pc, #104]	; (80025fc <SYS_EXTI_Config+0xc4>)
 8002594:	431a      	orrs	r2, r3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	3302      	adds	r3, #2
 800259a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	EXTI->IMR			|= 1 << bit;			// Open the interrupt on line BITx
 800259e:	4b18      	ldr	r3, [pc, #96]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2101      	movs	r1, #1
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	fa01 f202 	lsl.w	r2, r1, r2
 80025aa:	4611      	mov	r1, r2
 80025ac:	4a14      	ldr	r2, [pc, #80]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025ae:	430b      	orrs	r3, r1
 80025b0:	6013      	str	r3, [r2, #0]

	if (trig & 0x01) EXTI->FTSR |= 1 << bit;	// Event descending edge triggering on line BITx
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d009      	beq.n	80025d0 <SYS_EXTI_Config+0x98>
 80025bc:	4b10      	ldr	r3, [pc, #64]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2101      	movs	r1, #1
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	fa01 f202 	lsl.w	r2, r1, r2
 80025c8:	4611      	mov	r1, r2
 80025ca:	4a0d      	ldr	r2, [pc, #52]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025cc:	430b      	orrs	r3, r1
 80025ce:	60d3      	str	r3, [r2, #12]
	if (trig & 0x02) EXTI->RTSR |= 1 << bit;	// Event rising and falling edge triggering on line BITx
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d009      	beq.n	80025ee <SYS_EXTI_Config+0xb6>
 80025da:	4b09      	ldr	r3, [pc, #36]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2101      	movs	r1, #1
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	fa01 f202 	lsl.w	r2, r1, r2
 80025e6:	4611      	mov	r1, r2
 80025e8:	4a05      	ldr	r2, [pc, #20]	; (8002600 <SYS_EXTI_Config+0xc8>)
 80025ea:	430b      	orrs	r3, r1
 80025ec:	6093      	str	r3, [r2, #8]
} 
 80025ee:	bf00      	nop
 80025f0:	371c      	adds	r7, #28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	40021000 	.word	0x40021000
 80025fc:	40010000 	.word	0x40010000
 8002600:	40010400 	.word	0x40010400

08002604 <SYS_DelayMS>:
	SysTick->VAL 	= 0X00;       // Empty counter
}

// Max delay is 1864 ms
void SYS_DelayMS(unsigned int ms)
{	 		  	  
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
	unsigned int temp;

	SysTick->LOAD	= ms * 9000UL;	// Time loading	  		 
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <SYS_DelayMS+0x54>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f242 3128 	movw	r1, #9000	; 0x2328
 8002614:	fb01 f303 	mul.w	r3, r1, r3
 8002618:	6053      	str	r3, [r2, #4]
	SysTick->VAL	= 0x00;			// Empty counter
 800261a:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <SYS_DelayMS+0x54>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL	= 0x01;			// Start the countdown 	 
 8002620:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <SYS_DelayMS+0x54>)
 8002622:	2201      	movs	r2, #1
 8002624:	601a      	str	r2, [r3, #0]

	do
	{
		temp = SysTick->CTRL;
 8002626:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <SYS_DelayMS+0x54>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	60fb      	str	r3, [r7, #12]
	}
	while ((temp & 0x01) && !(temp & (1<<16)));  
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d004      	beq.n	8002640 <SYS_DelayMS+0x3c>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f2      	beq.n	8002626 <SYS_DelayMS+0x22>
	SysTick->CTRL	= 0x00;       // Close counter
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <SYS_DelayMS+0x54>)
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
	SysTick->VAL 	= 0X00;       // Empty counter  	    
 8002646:	4b04      	ldr	r3, [pc, #16]	; (8002658 <SYS_DelayMS+0x54>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
}  	    
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000e010 	.word	0xe000e010

0800265c <TIMER1_Init>:
long timer_resets = 0;

// Timer base is configured to be 1MHz
// periodMS sets the period of the interrupt in ms (max value is 6553 ms)
void TIMER1_Init(unsigned int periodMS)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
	periodMS = (periodMS * 1000) - 1;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800266a:	fb02 f303 	mul.w	r3, r2, r3
 800266e:	3b01      	subs	r3, #1
 8002670:	607b      	str	r3, [r7, #4]

	cbTimer1 = 0;
 8002672:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <TIMER1_Init+0x7c>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

	RCC->APB2ENR	|= 1<<11;		// TIM1 clock enable    
 8002678:	4b18      	ldr	r3, [pc, #96]	; (80026dc <TIMER1_Init+0x80>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	4a17      	ldr	r2, [pc, #92]	; (80026dc <TIMER1_Init+0x80>)
 800267e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002682:	6193      	str	r3, [r2, #24]
 	TIM1->ARR		 = periodMS;	// Setting counter automatic reload value  
 8002684:	4b16      	ldr	r3, [pc, #88]	; (80026e0 <TIMER1_Init+0x84>)
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	b292      	uxth	r2, r2
 800268a:	859a      	strh	r2, [r3, #44]	; 0x2c
	TIM1->PSC		 = 72;		// The prescaler 7200 gets the count clock of 1Mhz.
 800268c:	4b14      	ldr	r3, [pc, #80]	; (80026e0 <TIMER1_Init+0x84>)
 800268e:	2248      	movs	r2, #72	; 0x48
 8002690:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM1->DIER		|= 1<<0;   		// Enable update interrupt				
 8002692:	4b13      	ldr	r3, [pc, #76]	; (80026e0 <TIMER1_Init+0x84>)
 8002694:	899b      	ldrh	r3, [r3, #12]
 8002696:	b29b      	uxth	r3, r3
 8002698:	4a11      	ldr	r2, [pc, #68]	; (80026e0 <TIMER1_Init+0x84>)
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	b29b      	uxth	r3, r3
 80026a0:	8193      	strh	r3, [r2, #12]
	TIM1->DIER		|= 1<<6;   		// Enable triggered interrupt	   
 80026a2:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <TIMER1_Init+0x84>)
 80026a4:	899b      	ldrh	r3, [r3, #12]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	4a0d      	ldr	r2, [pc, #52]	; (80026e0 <TIMER1_Init+0x84>)
 80026aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	8193      	strh	r3, [r2, #12]
	TIM1->CR1		|= 0x01;		// Enable timer
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <TIMER1_Init+0x84>)
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	4a09      	ldr	r2, [pc, #36]	; (80026e0 <TIMER1_Init+0x84>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	b29b      	uxth	r3, r3
 80026c0:	8013      	strh	r3, [r2, #0]
	SYS_NVIC_Init(1, 1, TIM1_UP_IRQn, 2);
 80026c2:	2302      	movs	r3, #2
 80026c4:	2219      	movs	r2, #25
 80026c6:	2101      	movs	r1, #1
 80026c8:	2001      	movs	r0, #1
 80026ca:	f7ff fed1 	bl	8002470 <SYS_NVIC_Init>
}  
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000280 	.word	0x20000280
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40012c00 	.word	0x40012c00

080026e4 <TIMER1_SetCallback>:

void TIMER1_SetCallback(TIMER1_Callback cb)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	cbTimer1 = cb;
 80026ec:	4a03      	ldr	r2, [pc, #12]	; (80026fc <TIMER1_SetCallback+0x18>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6013      	str	r3, [r2, #0]
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr
 80026fc:	20000280 	.word	0x20000280

08002700 <TIMER1_getSystemTime>:

float TIMER1_getSystemTime() {
 8002700:	b5b0      	push	{r4, r5, r7, lr}
 8002702:	af00      	add	r7, sp, #0
    return ((float)timer_resets) * 5e-3 + ((float)TIM1->CNT) * 1e-6;
 8002704:	4b1c      	ldr	r3, [pc, #112]	; (8002778 <TIMER1_getSystemTime+0x78>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe fabd 	bl	8000c88 <__aeabi_i2f>
 800270e:	4603      	mov	r3, r0
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd ff45 	bl	80005a0 <__aeabi_f2d>
 8002716:	a314      	add	r3, pc, #80	; (adr r3, 8002768 <TIMER1_getSystemTime+0x68>)
 8002718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271c:	f7fd ff98 	bl	8000650 <__aeabi_dmul>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4614      	mov	r4, r2
 8002726:	461d      	mov	r5, r3
 8002728:	4b14      	ldr	r3, [pc, #80]	; (800277c <TIMER1_getSystemTime+0x7c>)
 800272a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800272c:	b29b      	uxth	r3, r3
 800272e:	4618      	mov	r0, r3
 8002730:	f7fe faa6 	bl	8000c80 <__aeabi_ui2f>
 8002734:	4603      	mov	r3, r0
 8002736:	4618      	mov	r0, r3
 8002738:	f7fd ff32 	bl	80005a0 <__aeabi_f2d>
 800273c:	a30c      	add	r3, pc, #48	; (adr r3, 8002770 <TIMER1_getSystemTime+0x70>)
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	f7fd ff85 	bl	8000650 <__aeabi_dmul>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4620      	mov	r0, r4
 800274c:	4629      	mov	r1, r5
 800274e:	f7fd fdc9 	bl	80002e4 <__adddf3>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4610      	mov	r0, r2
 8002758:	4619      	mov	r1, r3
 800275a:	f7fe f98b 	bl	8000a74 <__aeabi_d2f>
 800275e:	4603      	mov	r3, r0
}
 8002760:	4618      	mov	r0, r3
 8002762:	bdb0      	pop	{r4, r5, r7, pc}
 8002764:	f3af 8000 	nop.w
 8002768:	47ae147b 	.word	0x47ae147b
 800276c:	3f747ae1 	.word	0x3f747ae1
 8002770:	a0b5ed8d 	.word	0xa0b5ed8d
 8002774:	3eb0c6f7 	.word	0x3eb0c6f7
 8002778:	200000c0 	.word	0x200000c0
 800277c:	40012c00 	.word	0x40012c00

08002780 <TIM1_UP_IRQHandler>:

// Timer 1 interrupt handler
void TIM1_UP_IRQHandler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	if(TIM1->SR & 0x0001)
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <TIM1_UP_IRQHandler+0x40>)
 8002786:	8a1b      	ldrh	r3, [r3, #16]
 8002788:	b29b      	uxth	r3, r3
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d013      	beq.n	80027ba <TIM1_UP_IRQHandler+0x3a>
	{
        timer_resets += 1;
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <TIM1_UP_IRQHandler+0x44>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3301      	adds	r3, #1
 8002798:	4a0a      	ldr	r2, [pc, #40]	; (80027c4 <TIM1_UP_IRQHandler+0x44>)
 800279a:	6013      	str	r3, [r2, #0]
		TIM1->SR &= ~(1<<0);
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <TIM1_UP_IRQHandler+0x40>)
 800279e:	8a1b      	ldrh	r3, [r3, #16]
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	4a07      	ldr	r2, [pc, #28]	; (80027c0 <TIM1_UP_IRQHandler+0x40>)
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	8213      	strh	r3, [r2, #16]
		if (cbTimer1)
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <TIM1_UP_IRQHandler+0x48>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <TIM1_UP_IRQHandler+0x3a>
		{
			cbTimer1();
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <TIM1_UP_IRQHandler+0x48>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4798      	blx	r3
		}
	}
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40012c00 	.word	0x40012c00
 80027c4:	200000c0 	.word	0x200000c0
 80027c8:	20000280 	.word	0x20000280

080027cc <__enable_irq>:
static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	b662      	cpsie	i
 80027d2:	bf00      	nop
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <__disable_irq>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
 80027da:	b480      	push	{r7}
 80027dc:	af00      	add	r7, sp, #0
 80027de:	b672      	cpsid	i
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <USART_Init>:
static unsigned int  rxInp;
static unsigned int  rxOut;
static unsigned int  rxCnt;

void USART_Init(unsigned int baud, bool interruptEn)
{
 80027e8:	b5b0      	push	{r4, r5, r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	460b      	mov	r3, r1
 80027f2:	70fb      	strb	r3, [r7, #3]
	unsigned short mantissa;
	unsigned short fraction;
	float temp = 72000000UL;
 80027f4:	4b46      	ldr	r3, [pc, #280]	; (8002910 <USART_Init+0x128>)
 80027f6:	60fb      	str	r3, [r7, #12]

    rxInp = 0;
 80027f8:	4b46      	ldr	r3, [pc, #280]	; (8002914 <USART_Init+0x12c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
    rxOut = 0;
 80027fe:	4b46      	ldr	r3, [pc, #280]	; (8002918 <USART_Init+0x130>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
    rxCnt = 0;
 8002804:	4b45      	ldr	r3, [pc, #276]	; (800291c <USART_Init+0x134>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
    
	// Calculate baud rate divisor
	temp 	 /= 16.0 * baud;
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f7fd fec8 	bl	80005a0 <__aeabi_f2d>
 8002810:	4604      	mov	r4, r0
 8002812:	460d      	mov	r5, r1
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7fd fea1 	bl	800055c <__aeabi_ui2d>
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	4b40      	ldr	r3, [pc, #256]	; (8002920 <USART_Init+0x138>)
 8002820:	f7fd ff16 	bl	8000650 <__aeabi_dmul>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4620      	mov	r0, r4
 800282a:	4629      	mov	r1, r5
 800282c:	f7fe f83a 	bl	80008a4 <__aeabi_ddiv>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	f7fe f91c 	bl	8000a74 <__aeabi_d2f>
 800283c:	4603      	mov	r3, r0
 800283e:	60fb      	str	r3, [r7, #12]
	mantissa  = (unsigned short)temp;
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f7fe fb11 	bl	8000e68 <__aeabi_f2uiz>
 8002846:	4603      	mov	r3, r0
 8002848:	817b      	strh	r3, [r7, #10]
	fraction  = (unsigned short)((temp - mantissa) * 16);
 800284a:	897b      	ldrh	r3, [r7, #10]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fe fa1b 	bl	8000c88 <__aeabi_i2f>
 8002852:	4603      	mov	r3, r0
 8002854:	4619      	mov	r1, r3
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f7fe f960 	bl	8000b1c <__aeabi_fsub>
 800285c:	4603      	mov	r3, r0
 800285e:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002862:	4618      	mov	r0, r3
 8002864:	f7fd fc84 	bl	8000170 <__aeabi_fmul>
 8002868:	4603      	mov	r3, r0
 800286a:	4618      	mov	r0, r3
 800286c:	f7fe fafc 	bl	8000e68 <__aeabi_f2uiz>
 8002870:	4603      	mov	r3, r0
 8002872:	813b      	strh	r3, [r7, #8]

	RCC->APB2ENR 	|=	1<<2;   					// Enable PORTA clock  
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <USART_Init+0x13c>)
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	4a2a      	ldr	r2, [pc, #168]	; (8002924 <USART_Init+0x13c>)
 800287a:	f043 0304 	orr.w	r3, r3, #4
 800287e:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR 	|=	1<<14;						// Enable serial clock
 8002880:	4b28      	ldr	r3, [pc, #160]	; (8002924 <USART_Init+0x13c>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4a27      	ldr	r2, [pc, #156]	; (8002924 <USART_Init+0x13c>)
 8002886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800288a:	6193      	str	r3, [r2, #24]
	GPIOA->CRH   	&= 0xFFFFF00F;					// IO status setting
 800288c:	4b26      	ldr	r3, [pc, #152]	; (8002928 <USART_Init+0x140>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	4a25      	ldr	r2, [pc, #148]	; (8002928 <USART_Init+0x140>)
 8002892:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002896:	6053      	str	r3, [r2, #4]
	GPIOA->CRH   	|= 0x000008B0;					// IO status setting
 8002898:	4b23      	ldr	r3, [pc, #140]	; (8002928 <USART_Init+0x140>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	4a22      	ldr	r2, [pc, #136]	; (8002928 <USART_Init+0x140>)
 800289e:	f443 630b 	orr.w	r3, r3, #2224	; 0x8b0
 80028a2:	6053      	str	r3, [r2, #4]

	RCC->APB2RSTR	|= 1<<14;						// Reset serial port 1
 80028a4:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <USART_Init+0x13c>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4a1e      	ldr	r2, [pc, #120]	; (8002924 <USART_Init+0x13c>)
 80028aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ae:	60d3      	str	r3, [r2, #12]
	RCC->APB2RSTR	&=~(1<<14);						// Stop reset
 80028b0:	4b1c      	ldr	r3, [pc, #112]	; (8002924 <USART_Init+0x13c>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	4a1b      	ldr	r2, [pc, #108]	; (8002924 <USART_Init+0x13c>)
 80028b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028ba:	60d3      	str	r3, [r2, #12]

	USART1->BRR		 = (mantissa << 4) + fraction; 	// Baud rate setting
 80028bc:	897b      	ldrh	r3, [r7, #10]
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	491a      	ldr	r1, [pc, #104]	; (800292c <USART_Init+0x144>)
 80028c4:	893b      	ldrh	r3, [r7, #8]
 80028c6:	4413      	add	r3, r2
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	810b      	strh	r3, [r1, #8]

    if (interruptEn)
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d010      	beq.n	80028f4 <USART_Init+0x10c>
    {
        USART1->CR1 |= 0x202C;						// Configure UART to 8N1, enable Rx interrupt, enable Rx/Tx
 80028d2:	4b16      	ldr	r3, [pc, #88]	; (800292c <USART_Init+0x144>)
 80028d4:	899b      	ldrh	r3, [r3, #12]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	4a14      	ldr	r2, [pc, #80]	; (800292c <USART_Init+0x144>)
 80028da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028de:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	8193      	strh	r3, [r2, #12]
        SYS_NVIC_Init(2, 2, USART1_IRQn, 1);
 80028e6:	2301      	movs	r3, #1
 80028e8:	2225      	movs	r2, #37	; 0x25
 80028ea:	2102      	movs	r1, #2
 80028ec:	2002      	movs	r0, #2
 80028ee:	f7ff fdbf 	bl	8002470 <SYS_NVIC_Init>
    }
    else
    {
        USART1->CR1 |= 0x200C;						// Configure UART to 8N1, enable Rx/Tx
    }
}
 80028f2:	e009      	b.n	8002908 <USART_Init+0x120>
        USART1->CR1 |= 0x200C;						// Configure UART to 8N1, enable Rx/Tx
 80028f4:	4b0d      	ldr	r3, [pc, #52]	; (800292c <USART_Init+0x144>)
 80028f6:	899b      	ldrh	r3, [r3, #12]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	4a0c      	ldr	r2, [pc, #48]	; (800292c <USART_Init+0x144>)
 80028fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002900:	f043 030c 	orr.w	r3, r3, #12
 8002904:	b29b      	uxth	r3, r3
 8002906:	8193      	strh	r3, [r2, #12]
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bdb0      	pop	{r4, r5, r7, pc}
 8002910:	4c895440 	.word	0x4c895440
 8002914:	200001c4 	.word	0x200001c4
 8002918:	200001c8 	.word	0x200001c8
 800291c:	200001cc 	.word	0x200001cc
 8002920:	40300000 	.word	0x40300000
 8002924:	40021000 	.word	0x40021000
 8002928:	40010800 	.word	0x40010800
 800292c:	40013800 	.word	0x40013800

08002930 <USART_ReceiveAsync>:
	}
	return false;
}

bool USART_ReceiveAsync(unsigned char * c)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
	if (rxCnt > 0)
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <USART_ReceiveAsync+0x54>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d01b      	beq.n	8002978 <USART_ReceiveAsync+0x48>
	{
		*c = (unsigned char)usartRxBuffer[rxOut++];
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <USART_ReceiveAsync+0x58>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	1c5a      	adds	r2, r3, #1
 8002946:	4910      	ldr	r1, [pc, #64]	; (8002988 <USART_ReceiveAsync+0x58>)
 8002948:	600a      	str	r2, [r1, #0]
 800294a:	4a10      	ldr	r2, [pc, #64]	; (800298c <USART_ReceiveAsync+0x5c>)
 800294c:	5cd2      	ldrb	r2, [r2, r3]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	701a      	strb	r2, [r3, #0]
        if (rxOut == USART_RX_BUFFER_SIZE)
 8002952:	4b0d      	ldr	r3, [pc, #52]	; (8002988 <USART_ReceiveAsync+0x58>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800295a:	d102      	bne.n	8002962 <USART_ReceiveAsync+0x32>
        {
            rxOut = 0;
 800295c:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <USART_ReceiveAsync+0x58>)
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
        }
        
        __disable_irq();
 8002962:	f7ff ff3a 	bl	80027da <__disable_irq>
        rxCnt--;
 8002966:	4b07      	ldr	r3, [pc, #28]	; (8002984 <USART_ReceiveAsync+0x54>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	3b01      	subs	r3, #1
 800296c:	4a05      	ldr	r2, [pc, #20]	; (8002984 <USART_ReceiveAsync+0x54>)
 800296e:	6013      	str	r3, [r2, #0]
        __enable_irq();
 8002970:	f7ff ff2c 	bl	80027cc <__enable_irq>
        
		return true;
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <USART_ReceiveAsync+0x4a>
	}
	return false;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200001cc 	.word	0x200001cc
 8002988:	200001c8 	.word	0x200001c8
 800298c:	200000c4 	.word	0x200000c4

08002990 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
    unsigned int sr = USART1->SR;
 8002996:	4b20      	ldr	r3, [pc, #128]	; (8002a18 <USART1_IRQHandler+0x88>)
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	b29b      	uxth	r3, r3
 800299c:	607b      	str	r3, [r7, #4]
    
    if (sr & 0x0020)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f003 0320 	and.w	r3, r3, #32
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d026      	beq.n	80029f6 <USART1_IRQHandler+0x66>
    {
        if (rxCnt < USART_RX_BUFFER_SIZE)
 80029a8:	4b1c      	ldr	r3, [pc, #112]	; (8002a1c <USART1_IRQHandler+0x8c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2bff      	cmp	r3, #255	; 0xff
 80029ae:	d818      	bhi.n	80029e2 <USART1_IRQHandler+0x52>
        {
            usartRxBuffer[rxInp++] = (unsigned char)USART1->DR;
 80029b0:	4b19      	ldr	r3, [pc, #100]	; (8002a18 <USART1_IRQHandler+0x88>)
 80029b2:	889b      	ldrh	r3, [r3, #4]
 80029b4:	b298      	uxth	r0, r3
 80029b6:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	4918      	ldr	r1, [pc, #96]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029be:	600a      	str	r2, [r1, #0]
 80029c0:	b2c1      	uxtb	r1, r0
 80029c2:	4a18      	ldr	r2, [pc, #96]	; (8002a24 <USART1_IRQHandler+0x94>)
 80029c4:	54d1      	strb	r1, [r2, r3]
            if (rxInp == USART_RX_BUFFER_SIZE)
 80029c6:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ce:	d102      	bne.n	80029d6 <USART1_IRQHandler+0x46>
            {
                rxInp = 0;
 80029d0:	4b13      	ldr	r3, [pc, #76]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
            }
            
            rxCnt++;
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <USART1_IRQHandler+0x8c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	3301      	adds	r3, #1
 80029dc:	4a0f      	ldr	r2, [pc, #60]	; (8002a1c <USART1_IRQHandler+0x8c>)
 80029de:	6013      	str	r3, [r2, #0]
        USART1->DR;
        rxInp = 0;
        rxOut = 0;
        rxCnt = 0;
    }
}
 80029e0:	e014      	b.n	8002a0c <USART1_IRQHandler+0x7c>
            rxInp = 0;
 80029e2:	4b0f      	ldr	r3, [pc, #60]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
            rxOut = 0;
 80029e8:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <USART1_IRQHandler+0x98>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
            rxCnt = 0;
 80029ee:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <USART1_IRQHandler+0x8c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	e00a      	b.n	8002a0c <USART1_IRQHandler+0x7c>
        USART1->DR;
 80029f6:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <USART1_IRQHandler+0x88>)
 80029f8:	889b      	ldrh	r3, [r3, #4]
        rxInp = 0;
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <USART1_IRQHandler+0x90>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
        rxOut = 0;
 8002a00:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <USART1_IRQHandler+0x98>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	601a      	str	r2, [r3, #0]
        rxCnt = 0;
 8002a06:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <USART1_IRQHandler+0x8c>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	200001cc 	.word	0x200001cc
 8002a20:	200001c4 	.word	0x200001c4
 8002a24:	200000c4 	.word	0x200000c4
 8002a28:	200001c8 	.word	0x200001c8

08002a2c <USART_SendBuffer>:
	while ((USART1->SR & 0x0080) == 0);		// Wait for TXE
	USART1->DR = c;
}

void USART_SendBuffer(const unsigned char * buff, unsigned int len)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
	unsigned int i;

	for (i = 0; i < len; i++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	e011      	b.n	8002a60 <USART_SendBuffer+0x34>
	{
		while ((USART1->SR & 0x0080) == 0);		// Wait for TXE
 8002a3c:	bf00      	nop
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <USART_SendBuffer+0x48>)
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0f8      	beq.n	8002a3e <USART_SendBuffer+0x12>
		USART1->DR = buff[i];
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4413      	add	r3, r2
 8002a52:	781a      	ldrb	r2, [r3, #0]
 8002a54:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <USART_SendBuffer+0x48>)
 8002a56:	b292      	uxth	r2, r2
 8002a58:	809a      	strh	r2, [r3, #4]
	for (i = 0; i < len; i++)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d3e9      	bcc.n	8002a3c <USART_SendBuffer+0x10>
	}
}
 8002a68:	bf00      	nop
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr
 8002a74:	40013800 	.word	0x40013800

08002a78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a78:	480d      	ldr	r0, [pc, #52]	; (8002ab0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a7a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002a7c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a80:	480c      	ldr	r0, [pc, #48]	; (8002ab4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a82:	490d      	ldr	r1, [pc, #52]	; (8002ab8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a84:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <LoopForever+0xe>)
  movs r3, #0
 8002a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a88:	e002      	b.n	8002a90 <LoopCopyDataInit>

08002a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a8e:	3304      	adds	r3, #4

08002a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a94:	d3f9      	bcc.n	8002a8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a96:	4a0a      	ldr	r2, [pc, #40]	; (8002ac0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a98:	4c0a      	ldr	r4, [pc, #40]	; (8002ac4 <LoopForever+0x16>)
  movs r3, #0
 8002a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a9c:	e001      	b.n	8002aa2 <LoopFillZerobss>

08002a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002aa0:	3204      	adds	r2, #4

08002aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aa4:	d3fb      	bcc.n	8002a9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002aa6:	f000 f811 	bl	8002acc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002aaa:	f7ff fb1f 	bl	80020ec <main>

08002aae <LoopForever>:

LoopForever:
    b LoopForever
 8002aae:	e7fe      	b.n	8002aae <LoopForever>
  ldr   r0, =_estack
 8002ab0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002ab4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ab8:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002abc:	08002b34 	.word	0x08002b34
  ldr r2, =_sbss
 8002ac0:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002ac4:	20000284 	.word	0x20000284

08002ac8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ac8:	e7fe      	b.n	8002ac8 <ADC1_2_IRQHandler>
	...

08002acc <__libc_init_array>:
 8002acc:	b570      	push	{r4, r5, r6, lr}
 8002ace:	2600      	movs	r6, #0
 8002ad0:	4d0c      	ldr	r5, [pc, #48]	; (8002b04 <__libc_init_array+0x38>)
 8002ad2:	4c0d      	ldr	r4, [pc, #52]	; (8002b08 <__libc_init_array+0x3c>)
 8002ad4:	1b64      	subs	r4, r4, r5
 8002ad6:	10a4      	asrs	r4, r4, #2
 8002ad8:	42a6      	cmp	r6, r4
 8002ada:	d109      	bne.n	8002af0 <__libc_init_array+0x24>
 8002adc:	f000 f81a 	bl	8002b14 <_init>
 8002ae0:	2600      	movs	r6, #0
 8002ae2:	4d0a      	ldr	r5, [pc, #40]	; (8002b0c <__libc_init_array+0x40>)
 8002ae4:	4c0a      	ldr	r4, [pc, #40]	; (8002b10 <__libc_init_array+0x44>)
 8002ae6:	1b64      	subs	r4, r4, r5
 8002ae8:	10a4      	asrs	r4, r4, #2
 8002aea:	42a6      	cmp	r6, r4
 8002aec:	d105      	bne.n	8002afa <__libc_init_array+0x2e>
 8002aee:	bd70      	pop	{r4, r5, r6, pc}
 8002af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002af4:	4798      	blx	r3
 8002af6:	3601      	adds	r6, #1
 8002af8:	e7ee      	b.n	8002ad8 <__libc_init_array+0xc>
 8002afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002afe:	4798      	blx	r3
 8002b00:	3601      	adds	r6, #1
 8002b02:	e7f2      	b.n	8002aea <__libc_init_array+0x1e>
 8002b04:	08002b2c 	.word	0x08002b2c
 8002b08:	08002b2c 	.word	0x08002b2c
 8002b0c:	08002b2c 	.word	0x08002b2c
 8002b10:	08002b30 	.word	0x08002b30

08002b14 <_init>:
 8002b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b16:	bf00      	nop
 8002b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b1a:	bc08      	pop	{r3}
 8002b1c:	469e      	mov	lr, r3
 8002b1e:	4770      	bx	lr

08002b20 <_fini>:
 8002b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b22:	bf00      	nop
 8002b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b26:	bc08      	pop	{r3}
 8002b28:	469e      	mov	lr, r3
 8002b2a:	4770      	bx	lr
