\doxysection{Referencia de la estructura PWR\+\_\+\+PVDType\+Def}
\hypertarget{structPWR__PVDTypeDef}{}\label{structPWR__PVDTypeDef}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}


PWR PVD configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+pwr.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPWR__PVDTypeDef_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPWR__PVDTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
PWR PVD configuration structure definition. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structPWR__PVDTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}\label{structPWR__PVDTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839} 
\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Mode\+: Specifies the operating mode for the selected pins. This parameter can be a value of \doxylink{group__PWR__PVD__Mode}{PWR PVD Mode} \Hypertarget{structPWR__PVDTypeDef_abf0db5c2b84ba24ffeedab5cf06bad31}\label{structPWR__PVDTypeDef_abf0db5c2b84ba24ffeedab5cf06bad31} 
\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!PVDLevel@{PVDLevel}}
\index{PVDLevel@{PVDLevel}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{PVDLevel}{PVDLevel}}
{\footnotesize\ttfamily uint32\+\_\+t PVDLevel}

PVDLevel\+: Specifies the PVD detection level. This parameter can be a value of \doxylink{group__PWR__PVD__detection__level}{PWR PVD detection level} 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}}\end{DoxyCompactItemize}
