<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › sbe-2t3e3 › 2t3e3.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>2t3e3.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SBE 2T3E3 synchronous serial card driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Krzysztof Halasa &lt;khc@pm.waw.pl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This code is based on a driver written by SBE Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef T3E3_H</span>
<span class="cp">#define T3E3_H</span>

<span class="cp">#include &lt;linux/hdlc.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &quot;ctrl.h&quot;</span>

<span class="cm">/**************************************************************</span>
<span class="cm"> *  21143</span>
<span class="cm"> **************************************************************/</span>

<span class="cm">/* CSR */</span>
<span class="cp">#define SBE_2T3E3_21143_REG_BUS_MODE					0</span>
<span class="cp">#define SBE_2T3E3_21143_REG_TRANSMIT_POLL_DEMAND			1</span>
<span class="cp">#define SBE_2T3E3_21143_REG_RECEIVE_POLL_DEMAND				2</span>
<span class="cp">#define SBE_2T3E3_21143_REG_RECEIVE_LIST_BASE_ADDRESS			3</span>
<span class="cp">#define SBE_2T3E3_21143_REG_TRANSMIT_LIST_BASE_ADDRESS			4</span>
<span class="cp">#define SBE_2T3E3_21143_REG_STATUS					5</span>
<span class="cp">#define SBE_2T3E3_21143_REG_OPERATION_MODE				6</span>
<span class="cp">#define SBE_2T3E3_21143_REG_INTERRUPT_ENABLE				7</span>
<span class="cp">#define SBE_2T3E3_21143_REG_MISSED_FRAMES_AND_OVERFLOW_COUNTER		8</span>
<span class="cp">#define SBE_2T3E3_21143_REG_BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT	9</span>
<span class="cp">#define SBE_2T3E3_21143_REG_BOOT_ROM_PROGRAMMING_ADDRESS		10</span>
<span class="cp">#define SBE_2T3E3_21143_REG_GENERAL_PURPOSE_TIMER_AND_INTERRUPT_MITIGATION_CONTROL 11</span>
<span class="cp">#define SBE_2T3E3_21143_REG_SIA_STATUS					12</span>
<span class="cp">#define SBE_2T3E3_21143_REG_SIA_CONNECTIVITY				13</span>
<span class="cp">#define SBE_2T3E3_21143_REG_SIA_TRANSMIT_AND_RECEIVE			14</span>
<span class="cp">#define SBE_2T3E3_21143_REG_SIA_AND_GENERAL_PURPOSE_PORT		15</span>
<span class="cp">#define SBE_2T3E3_21143_REG_MAX						16</span>

<span class="cm">/* CSR0 - BUS_MODE */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_WRITE_AND_INVALIDATE_ENABLE		0x01000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_READ_LINE_ENABLE			0x00800000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_READ_MULTIPLE_ENABLE		0x00200000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_AUTOMATIC_POLLING_200us	0x00020000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_AUTOMATIC_POLLING_DISABLED	0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CACHE_ALIGNMENT_32			0x0000c000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CACHE_ALIGNMENT_16			0x00008000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CACHE_ALIGNMENT_8			0x00004000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_BUS_ARBITRATION_RR			0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SOFTWARE_RESET			0x00000001</span>

<span class="cm">/* CSR5 - STATUS */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_GENERAL_PURPOSE_PORT_INTERRUPT	0x04000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_ERROR_BITS				0x03800000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PARITY_ERROR			0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MASTER_ABORT			0x00800000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TARGET_ABORT			0x01000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMISSION_PROCESS_STATE		0x00700000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TX_STOPPED				0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TX_SUSPENDED			0x00600000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_PROCESS_STATE		0x000e0000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RX_STOPPED				0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RX_SUSPENDED			0x000a0000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_NORMAL_INTERRUPT_SUMMARY		0x00010000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_ABNORMAL_INTERRUPT_SUMMARY		0x00008000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_EARLY_RECEIVE_INTERRUPT		0x00004000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_FATAL_BUS_ERROR			0x00002000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_GENERAL_PURPOSE_TIMER_EXPIRED	0x00000800</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_EARLY_TRANSMIT_INTERRUPT		0x00000400</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_WATCHDOG_TIMEOUT		0x00000200</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_PROCESS_STOPPED		0x00000100</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_BUFFER_UNAVAILABLE		0x00000080</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_INTERRUPT			0x00000040</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_UNDERFLOW			0x00000020</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_JABBER_TIMEOUT		0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_BUFFER_UNAVAILABLE		0x00000004</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_PROCESS_STOPPED		0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_INTERRUPT			0x00000001</span>

<span class="cm">/* CSR6 - OPERATION_MODE */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SPECIAL_CAPTURE_EFFECT_ENABLE	0x80000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_ALL				0x40000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MUST_BE_ONE				0x02000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SCRAMBLER_MODE			0x01000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PCS_FUNCTION			0x00800000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_THRESHOLD_MODE_10Mbs	0x00400000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_THRESHOLD_MODE_100Mbs	0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_STORE_AND_FORWARD			0x00200000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_HEARTBEAT_DISABLE			0x00080000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PORT_SELECT				0x00040000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CAPTURE_EFFECT_ENABLE		0x00020000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_THRESHOLD_CONTROL_BITS		0x0000c000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_THRESHOLD_CONTROL_BITS_1		0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_THRESHOLD_CONTROL_BITS_2		0x00004000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_THRESHOLD_CONTROL_BITS_3		0x00008000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_THRESHOLD_CONTROL_BITS_4		0x0000c000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMISSION_START			0x00002000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_OPERATING_MODE			0x00000c00</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LOOPBACK_OFF			0x00000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LOOPBACK_EXTERNAL			0x00000800</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LOOPBACK_INTERNAL			0x00000400</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_FULL_DUPLEX_MODE			0x00000200</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PASS_ALL_MULTICAST			0x00000080</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PROMISCUOUS_MODE			0x00000040</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_PASS_BAD_FRAMES			0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_START			0x00000002</span>

<span class="cm">/* CSR7 - INTERRUPT_ENABLE */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LINK_CHANGED_ENABLE			0x08000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_GENERAL_PURPOSE_PORT_ENABLE		0x04000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_NORMAL_INTERRUPT_SUMMARY_ENABLE	0x00010000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_ABNORMAL_INTERRUPT_SUMMARY_ENABLE	0x00008000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_EARLY_RECEIVE_INTERRUPT_ENABLE	0x00004000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_FATAL_BUS_ERROR_ENABLE		0x00002000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LINK_FAIL_ENABLE			0x00001000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_GENERAL_PURPOSE_TIMER_ENABLE	0x00000800</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_EARLY_TRANSMIT_INTERRUPT_ENABLE	0x00000400</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_WATCHDOG_TIMEOUT_ENABLE	0x00000200</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_STOPPED_ENABLE		0x00000100</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_BUFFER_UNAVAILABLE_ENABLE	0x00000080</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_INTERRUPT_ENABLE		0x00000040</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_UNDERFLOW_INTERRUPT_ENABLE	0x00000020</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_JABBER_TIMEOUT_ENABLE	0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_BUFFER_UNAVAILABLE_ENABLE	0x00000004</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_STOPPED_ENABLE		0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_INTERRUPT_ENABLE		0x00000001</span>

<span class="cm">/* CSR8 - MISSED_FRAMES_AND_OVERFLOW_COUNTER */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_OVERFLOW_COUNTER_OVERFLOW		0x10000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_OVERFLOW_COUNTER			0x0ffe0000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MISSED_FRAME_OVERFLOW		0x00010000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MISSED_FRAMES_COUNTER		0x0000ffff</span>

<span class="cm">/* CSR9 - BOOT_ROM_SERIAL_ROM_AND_MII_MANAGEMENT */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MII_MANAGEMENT_DATA_IN		0x00080000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MII_MANAGEMENT_READ_MODE		0x00040000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MII_MANAGEMENT_DATA_OUT		0x00020000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MII_MANAGEMENT_CLOCK		0x00010000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_READ_OPERATION			0x00004000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_WRITE_OPERATION			0x00002000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_BOOT_ROM_SELECT			0x00001000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SERIAL_ROM_SELECT			0x00000800</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_BOOT_ROM_DATA			0x000000ff</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SERIAL_ROM_DATA_OUT			0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SERIAL_ROM_DATA_IN			0x00000004</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SERIAL_ROM_CLOCK			0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SERIAL_ROM_CHIP_SELECT		0x00000001</span>

<span class="cm">/* CSR11 - GENERAL_PURPOSE_TIMER_AND_INTERRUPT_MITIGATION_CONTROL */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CYCLE_SIZE				0x80000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TRANSMIT_TIMER			0x78000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_NUMBER_OF_TRANSMIT_PACKETS		0x07000000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_TIMER			0x00f00000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_NUMBER_OF_RECEIVE_PACKETS		0x000e0000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_CONTINUOUS_MODE			0x00010000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_TIMER_VALUE				0x0000ffff</span>

<span class="cm">/* CSR12 - SIA_STATUS */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_10BASE_T_RECEIVE_PORT_ACTIVITY	0x00000200</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_AUI_RECEIVE_PORT_ACTIVITY		0x00000100</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_10Mbs_LINK_STATUS			0x00000004</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_100Mbs_LINK_STATUS			0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_MII_RECEIVE_PORT_ACTIVITY		0x00000001</span>

<span class="cm">/* CSR13 - SIA_CONNECTIVITY */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_10BASE_T_OR_AUI			0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_SIA_RESET				0x00000001</span>

<span class="cm">/* CSR14 - SIA_TRANSMIT_AND_RECEIVE */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_100BASE_TX_FULL_DUPLEX		0x00020000</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_COLLISION_DETECT_ENABLE		0x00000400</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_COLLISION_SQUELCH_ENABLE		0x00000200</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_SQUELCH_ENABLE		0x00000100</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_LINK_PULSE_SEND_ENABLE		0x00000004</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_ENCODER_ENABLE			0x00000001</span>

<span class="cm">/* CSR15 - SIA_AND_GENERAL_PURPOSE_PORT */</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_RECEIVE_WATCHDOG_DISABLE		0x00000010</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_AUI_BNC_MODE			0x00000008</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_HOST_UNJAB				0x00000002</span>
<span class="cp">#define SBE_2T3E3_21143_VAL_JABBER_DISABLE			0x00000001</span>

<span class="cm">/**************************************************************</span>
<span class="cm"> *  CPLD</span>
<span class="cm"> **************************************************************/</span>

<span class="cm">/* reg_map indexes */</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PCRA				0</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PCRB				1</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PLCR				2</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PLTR				3</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PPFR				4</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_BOARD_ID			5</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_FPGA_VERSION			6</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_FRAMER_BASE_ADDRESS		7</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_SERIAL_CHIP_SELECT		8</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_STATIC_RESET			9</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PULSE_RESET			10</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_FPGA_RECONFIGURATION		11</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_LEDR				12</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PICSR			13</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PIER				14</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PCRC				15</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PBWF				16</span>
<span class="cp">#define SBE_2T3E3_CPLD_REG_PBWL				17</span>

<span class="cp">#define SBE_2T3E3_CPLD_REG_MAX				18</span>

<span class="cm">/**********/</span>

<span class="cm">/* val_map indexes */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LIU_SELECT			0</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_DAC_SELECT			1</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LOOP_TIMING_SOURCE		2</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LIU_FRAMER_RESET		3</span>

<span class="cm">/* PCRA */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_CRC32				0x40</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_TRANSPARENT_MODE			0x20</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_REAR_PANEL				0x10</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RAW_MODE				0x08</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_ALT					0x04</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LOOP_TIMING				0x02</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LOCAL_CLOCK_E3			0x01</span>

<span class="cm">/* PCRB */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_PAD_COUNT				0x30</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_PAD_COUNT_1				0x00</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_PAD_COUNT_2				0x10</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_PAD_COUNT_3				0x20</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_PAD_COUNT_4				0x30</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_SCRAMBLER_TYPE			0x02</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_SCRAMBLER_ENABLE			0x01</span>

<span class="cm">/* PCRC */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_FRACTIONAL_MODE_NONE			0x00</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_FRACTIONAL_MODE_0			0x01</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_FRACTIONAL_MODE_1			0x11</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_FRACTIONAL_MODE_2			0x21</span>

<span class="cm">/* PLTR */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LCV_COUNTER				0xff</span>

<span class="cm">/* SCSR */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_EEPROM_SELECT			0x10</span>

<span class="cm">/* PICSR */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LOSS_OF_SIGNAL_THRESHOLD_LEVEL_1	0x80</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOSS_OF_SIGNAL_CHANGE	0x40</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_INTERRUPT_FROM_ETHERNET_ASSERTED	0x20</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_INTERRUPT_FROM_FRAMER_ASSERTED	0x10</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LCV_LIMIT_EXCEEDED			0x08</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_DMO_SIGNAL_DETECTED			0x04</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOSS_OF_LOCK_DETECTED	0x02</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOSS_OF_SIGNAL_DETECTED	0x01</span>

<span class="cm">/* PIER */</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOS_CHANGE_ENABLE		0x40</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_INTERRUPT_FROM_ETHERNET_ENABLE	0x20</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_INTERRUPT_FROM_FRAMER_ENABLE		0x10</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_LCV_INTERRUPT_ENABLE			0x08</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_DMO_ENABLE				0x04</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOSS_OF_LOCK_ENABLE		0x02</span>
<span class="cp">#define SBE_2T3E3_CPLD_VAL_RECEIVE_LOSS_OF_SIGNAL_ENABLE	0x01</span>

<span class="cm">/**************************************************************</span>
<span class="cm"> *  Framer</span>
<span class="cm"> **************************************************************/</span>

<span class="cm">/* reg_map indexes */</span>
<span class="cm">/* common */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_OPERATING_MODE				0</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_IO_CONTROL					1</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_BLOCK_INTERRUPT_ENABLE			2</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_BLOCK_INTERRUPT_STATUS			3</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_LCV_EVENT_COUNT_MSB			28</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_LCV_EVENT_COUNT_LSB			29</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_FRAMING_BIT_ERROR_EVENT_COUNT_MSB	30</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_FRAMING_BIT_ERROR_EVENT_COUNT_LSB	31</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_PARITY_ERROR_EVENT_COUNT_MSB		32</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_PARITY_ERROR_EVENT_COUNT_LSB		33</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_FEBE_EVENT_COUNT_MSB			34</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_FEBE_EVENT_COUNT_LSB			35</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_CP_BIT_ERROR_EVENT_COUNT_MSB		36</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_CP_BIT_ERROR_EVENT_COUNT_LSB		37</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_PMON_HOLDING_REGISTER			38</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_ONE_SECOND_ERROR_STATUS			39</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_LCV_ONE_SECOND_ACCUMULATOR_MSB		40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_LCV_ONE_SECOND_ACCUMULATOR_LSB		41</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_FRAME_PARITY_ERROR_ONE_SECOND_ACCUMULATOR_MSB  42</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_FRAME_PARITY_ERROR_ONE_SECOND_ACCUMULATOR_LSB  43</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_FRAME_CP_BIT_ERROR_ONE_SECOND_ACCUMULATOR_MSB  44</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_FRAME_CP_BIT_ERROR_ONE_SECOND_ACCUMULATOR_LSB  45</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_LINE_INTERFACE_DRIVE			46</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_LINE_INTERFACE_SCAN			47</span>

<span class="cm">/* T3 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_CONFIGURATION_STATUS			4</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_STATUS				5</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_INTERRUPT_ENABLE			6</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_INTERRUPT_STATUS			7</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_SYNC_DETECT_ENABLE			8</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_FEAC					10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_FEAC_INTERRUPT_ENABLE_STATUS		11</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_LAPD_CONTROL				12</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_RX_LAPD_STATUS				13</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_CONFIGURATION			16</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_FEAC_CONFIGURATION_STATUS		17</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_FEAC					18</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_LAPD_CONFIGURATION			19</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_LAPD_STATUS				20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_MBIT_MASK				21</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_FBIT_MASK				22</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_FBIT_MASK_2				23</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_T3_TX_FBIT_MASK_3				24</span>

<span class="cm">/* E3 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_CONFIGURATION_STATUS_1		4</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_CONFIGURATION_STATUS_2		5</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_INTERRUPT_ENABLE_1			6</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_INTERRUPT_ENABLE_2			7</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_INTERRUPT_STATUS_1			8</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_INTERRUPT_STATUS_2			9</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_LAPD_CONTROL				12</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_LAPD_STATUS				13</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_NR_BYTE				14</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_SERVICE_BITS				14</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_RX_GC_BYTE				15</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_CONFIGURATION			16</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_LAPD_CONFIGURATION			19</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_LAPD_STATUS				19</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_GC_BYTE				21</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_SERVICE_BITS				21</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_MA_BYTE				22</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_NR_BYTE				23</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_FA1_ERROR_MASK			25</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_FAS_ERROR_MASK_UPPER			25</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_FA2_ERROR_MASK			26</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_FAS_ERROR_MASK_LOWER			26</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_BIP8_MASK				27</span>
<span class="cp">#define SBE_2T3E3_FRAMER_REG_E3_TX_BIP4_MASK				27</span>

<span class="cp">#define SBE_2T3E3_FRAMER_REG_MAX					48</span>

<span class="cm">/**********/</span>

<span class="cm">/* OPERATING_MODE */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_LOCAL_LOOPBACK_MODE		0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_E3_SELECT			0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_INTERNAL_LOS_ENABLE		0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_RESET				0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_INTERRUPT_ENABLE_RESET		0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_FRAME_FORMAT_SELECT		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_TIMING_ASYNCH_TXINCLK		0x03</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_G751				0x00</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_G832				0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_CBIT				0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_M13				0x44</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_LOOPBACK_ON			0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_LOOPBACK_OFF			0x00</span>

<span class="cm">/* IO_CONTROL */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_DISABLE_TX_LOSS_OF_CLOCK		0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_LOSS_OF_CLOCK_STATUS		0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_DISABLE_RX_LOSS_OF_CLOCK		0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_AMI_LINE_CODE			0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_UNIPOLAR				0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_TX_LINE_CLOCK_INVERT		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_RX_LINE_CLOCK_INVERT		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_REFRAME				0x01</span>

<span class="cm">/* BLOCK_INTERRUPT_ENABLE */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_RX_INTERRUPT_ENABLE		0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_TX_INTERRUPT_ENABLE		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_ONE_SECOND_INTERRUPT_ENABLE	0x01</span>

<span class="cm">/* BLOCK_INTERRUPT_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_RX_INTERRUPT_STATUS		0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_TX_INTERRUPT_STATUS		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_ONE_SECOND_INTERRUPT_STATUS	0x01</span>

<span class="cm">/**********/</span>

<span class="cm">/* T3_RX_CONFIGURATION_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIS				0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LOS				0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_IDLE				0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_OOF				0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FRAMING_ON_PARITY		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_F_SYNC_ALGO			0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_M_SYNC_ALGO			0x01</span>

<span class="cm">/* T3_RX_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FERF				0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIC				0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEBE				0x07</span>

<span class="cm">/* T3_RX_INTERRUPT_ENABLE */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_CP_BIT_ERROR_INTERRUPT_ENABLE 0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LOS_INTERRUPT_ENABLE		0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIS_INTERRUPT_ENABLE		0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_IDLE_INTERRUPT_ENABLE	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FERF_INTERRUPT_ENABLE	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIC_INTERRUPT_ENABLE		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_OOF_INTERRUPT_ENABLE		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_P_BIT_INTERRUPT_ENABLE	0x01</span>

<span class="cm">/* T3_RX_INTERRUPT_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_CP_BIT_ERROR_INTERRUPT_STATUS 0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LOS_INTERRUPT_STATUS		0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIS_INTERRUPT_STATUS		0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_IDLE_INTERRUPT_STATUS	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FERF_INTERRUPT_STATUS	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_AIC_INTERRUPT_STATUS		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_OOF_INTERRUPT_STATUS		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_P_BIT_INTERRUPT_STATUS	0x01</span>

<span class="cm">/* T3_RX_FEAC_INTERRUPT_ENABLE_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_VALID			0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_REMOVE_INTERRUPT_ENABLE	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_REMOVE_INTERRUPT_STATUS	0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_VALID_INTERRUPT_ENABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_VALID_INTERRUPT_STATUS	0x01</span>

<span class="cm">/* T3_RX_LAPD_CONTROL */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LAPD_ENABLE			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LAPD_INTERRUPT_ENABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LAPD_INTERRUPT_STATUS	0x01</span>

<span class="cm">/* T3_RX_LAPD_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_ABORT			0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_LAPD_TYPE			0x30</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_CR_TYPE			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FCS_ERROR			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_END_OF_MESSAGE		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_RX_FLAG_PRESENT			0x01</span>

<span class="cm">/* T3_TX_CONFIGURATION */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_YELLOW_ALARM			0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_X_BIT			0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_IDLE				0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_AIS				0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_LOS				0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FERF_ON_LOS			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FERF_ON_OOF			0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FERF_ON_AIS			0x01</span>

<span class="cm">/* T3_TX_FEAC_CONFIGURATION_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FEAC_INTERRUPT_ENABLE	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FEAC_INTERRUPT_STATUS	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FEAC_ENABLE			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FEAC_GO			0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_FEAC_BUSY			0x01</span>

<span class="cm">/* T3_TX_LAPD_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_DL_START			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_DL_BUSY			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_LAPD_INTERRUPT_ENABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_T3_TX_LAPD_INTERRUPT_STATUS	0x01</span>

<span class="cm">/**********/</span>

<span class="cm">/* E3_RX_CONFIGURATION_STATUS_1 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_PAYLOAD_TYPE			0xe0</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FERF_ALGO			0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_T_MARK_ALGO			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_PAYLOAD_EXPECTED		0x07</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_BIP4				0x01</span>

<span class="cm">/* E3_RX_CONFIGURATION_STATUS_2 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOF_ALGO			0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOF				0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_OOF				0x20</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOS				0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_AIS				0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_PAYLOAD_UNSTABLE		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_T_MARK			0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FERF				0x01</span>

<span class="cm">/* E3_RX_INTERRUPT_ENABLE_1 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_COFA_INTERRUPT_ENABLE	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_OOF_INTERRUPT_ENABLE		0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOF_INTERRUPT_ENABLE		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOS_INTERRUPT_ENABLE		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_AIS_INTERRUPT_ENABLE		0x01</span>

<span class="cm">/* E3_RX_INTERRUPT_ENABLE_2 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_TTB_CHANGE_INTERRUPT_ENABLE	0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FEBE_INTERRUPT_ENABLE	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FERF_INTERRUPT_ENABLE	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_BIP8_ERROR_INTERRUPT_ENABLE	0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_BIP4_ERROR_INTERRUPT_ENABLE	0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FRAMING_BYTE_ERROR_INTERRUPT_ENABLE 0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_PAYLOAD_MISMATCH_INTERRUPT_ENABLE 0x01</span>

<span class="cm">/* E3_RX_INTERRUPT_STATUS_1 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_COFA_INTERRUPT_STATUS	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_OOF_INTERRUPT_STATUS		0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOF_INTERRUPT_STATUS		0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LOS_INTERRUPT_STATUS		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_AIS_INTERRUPT_STATUS		0x01</span>

<span class="cm">/* E3_RX_INTERRUPT_STATUS_2 */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_TTB_CHANGE_INTERRUPT_STATUS	0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FEBE_INTERRUPT_STATUS	0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FERF_INTERRUPT_STATUS	0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_BIP8_ERROR_INTERRUPT_STATUS	0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_BIP4_ERROR_INTERRUPT_STATUS	0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FRAMING_BYTE_ERROR_INTERRUPT_STATUS 0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_PAYLOAD_MISMATCH_INTERRUPT_STATUS 0x01</span>

<span class="cm">/* E3_RX_LAPD_CONTROL */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_DL_FROM_NR			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LAPD_ENABLE			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LAPD_INTERRUPT_ENABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LAPD_INTERRUPT_STATUS	0x01</span>

<span class="cm">/* E3_RX_LAPD_STATUS */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_ABORT			0x40</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_LAPD_TYPE			0x30</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_CR_TYPE			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FCS_ERROR			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_END_OF_MESSAGE		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_RX_FLAG_PRESENT			0x01</span>

<span class="cm">/* E3_TX_CONFIGURATION */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_BIP4_ENABLE			0x80</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_A_SOURCE_SELECT		0x60</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_DL_IN_NR			0x10</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_N_SOURCE_SELECT		0x18</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_AIS_ENABLE			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_LOS_ENABLE			0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_MA_RX			0x01</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_FAS_SOURCE_SELECT		0x01</span>

<span class="cm">/* E3_TX_LAPD_CONFIGURATION */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_AUTO_RETRANSMIT		0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_LAPD_MESSAGE_LENGTH		0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_LAPD_ENABLE			0x01</span>

<span class="cm">/* E3_TX_LAPD_STATUS_INTERRUPT */</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_DL_START			0x08</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_DL_BUSY			0x04</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_LAPD_INTERRUPT_ENABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_FRAMER_VAL_E3_TX_LAPD_INTERRUPT_STATUS	0x01</span>






<span class="cm">/**************************************************************</span>
<span class="cm"> *  LIU</span>
<span class="cm"> **************************************************************/</span>

<span class="cm">/* reg_map indexes */</span>
<span class="cp">#define SBE_2T3E3_LIU_REG_REG0			0</span>
<span class="cp">#define SBE_2T3E3_LIU_REG_REG1			1</span>
<span class="cp">#define SBE_2T3E3_LIU_REG_REG2			2</span>
<span class="cp">#define SBE_2T3E3_LIU_REG_REG3			3</span>
<span class="cp">#define SBE_2T3E3_LIU_REG_REG4			4</span>

<span class="cp">#define	SBE_2T3E3_LIU_REG_MAX			5</span>

<span class="cm">/**********/</span>

<span class="cm">/* REG0 */</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECEIVE_LOSS_OF_LOCK_STATUS		0x10</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECEIVE_LOSS_OF_SIGNAL_STATUS		0x08</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_ANALOG_LOSS_OF_SIGNAL_STATUS		0x04</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_DIGITAL_LOSS_OF_SIGNAL_STATUS		0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_DMO_STATUS				0x01</span>

<span class="cm">/* REG1 */</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_TRANSMITTER_OFF			0x10</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_TRANSMIT_ALL_ONES			0x08</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_TRANSMIT_CLOCK_INVERT			0x04</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_TRANSMIT_LEVEL_SELECT			0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_TRANSMIT_BINARY_DATA			0x01</span>

<span class="cm">/* REG2 */</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_DECODER_DISABLE			0x10</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_ENCODER_DISABLE			0x08</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_ANALOG_LOSS_OF_SIGNAL_DISABLE		0x04</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_DIGITAL_LOSS_OF_SIGNAL_DISABLE	0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECEIVE_EQUALIZATION_DISABLE		0x01</span>

<span class="cm">/* REG3 */</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECEIVE_BINARY_DATA			0x10</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECOVERED_DATA_MUTING			0x08</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_RECEIVE_CLOCK_OUTPUT_2		0x04</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_INVERT_RECEIVE_CLOCK_2		0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_INVERT_RECEIVE_CLOCK_1		0x01</span>

<span class="cm">/* REG4 */</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_T3_MODE_SELECT			0x00</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_E3_MODE_SELECT			0x04</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_LOCAL_LOOPBACK			0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_REMOTE_LOOPBACK			0x01</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_LOOPBACK_OFF				0x00</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_LOOPBACK_REMOTE			0x01</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_LOOPBACK_ANALOG			0x02</span>
<span class="cp">#define SBE_2T3E3_LIU_VAL_LOOPBACK_DIGITAL			0x03</span>

<span class="cm">/**********************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * descriptor list and data buffer</span>
<span class="cm"> *</span>
<span class="cm"> **********************************************************************/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">rdes0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rdes1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rdes2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rdes3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">t3e3_rx_desc_t</span><span class="p">;</span>

<span class="cp">#define SBE_2T3E3_RX_DESC_RING_SIZE			64</span>

<span class="cm">/* RDES0 */</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_21143_OWN			0X80000000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_FRAME_LENGTH			0x3fff0000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_FRAME_LENGTH_SHIFT		16</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_ERROR_SUMMARY			0x00008000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_DESC_ERROR			0x00004000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_DATA_TYPE			0x00003000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_RUNT_FRAME			0x00000800</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_FIRST_DESC			0x00000200</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_LAST_DESC			0x00000100</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_FRAME_TOO_LONG		0x00000080</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_COLLISION_SEEN		0x00000040</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_FRAME_TYPE			0x00000020</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_RECEIVE_WATCHDOG		0x00000010</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_MII_ERROR			0x00000008</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_DRIBBLING_BIT			0x00000004</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_CRC_ERROR			0x00000002</span>

<span class="cm">/* RDES1 */</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_END_OF_RING			0x02000000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_SECOND_ADDRESS_CHAINED	0x01000000</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_BUFFER_2_SIZE			0x003ff800</span>
<span class="cp">#define SBE_2T3E3_RX_DESC_BUFFER_1_SIZE			0x000007ff</span>

<span class="cm">/*********************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">tdes0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdes1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdes2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdes3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">t3e3_tx_desc_t</span><span class="p">;</span>

<span class="cp">#define SBE_2T3E3_TX_DESC_RING_SIZE			256</span>

<span class="cm">/* TDES0 */</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_21143_OWN			0x80000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_ERROR_SUMMARY			0x00008000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_TRANSMIT_JABBER_TIMEOUT	0x00004000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_LOSS_OF_CARRIER		0x00000800</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_NO_CARRIER			0x00000400</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_LINK_FAIL_REPORT		0x00000004</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_UNDERFLOW_ERROR		0x00000002</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_DEFFERED			0x00000001</span>

<span class="cm">/* TDES1 */</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_INTERRUPT_ON_COMPLETION	0x80000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_LAST_SEGMENT			0x40000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_FIRST_SEGMENT			0x20000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_CRC_DISABLE			0x04000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_END_OF_RING			0x02000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_SECOND_ADDRESS_CHAINED	0x01000000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_DISABLE_PADDING		0x00800000</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_BUFFER_2_SIZE			0x003ff800</span>
<span class="cp">#define SBE_2T3E3_TX_DESC_BUFFER_1_SIZE			0x000007ff</span>


<span class="cp">#define SBE_2T3E3_MTU					1600</span>
<span class="cp">#define SBE_2T3E3_CRC16_LENGTH				2</span>
<span class="cp">#define SBE_2T3E3_CRC32_LENGTH				4</span>

<span class="cp">#define MCLBYTES (SBE_2T3E3_MTU + 128)</span>

<span class="k">struct</span> <span class="n">channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>	<span class="cm">/* DECchip */</span>

	<span class="kt">int</span> <span class="n">leds</span><span class="p">;</span>

	<span class="cm">/* pci specific */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">slot</span><span class="p">;</span>           <span class="cm">/* should be 0 or 1 */</span>
		<span class="n">u32</span> <span class="n">command</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">cache_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">h</span><span class="p">;</span>

	<span class="cm">/* statistics */</span>
	<span class="n">t3e3_stats_t</span> <span class="n">s</span><span class="p">;</span>

	<span class="cm">/* running */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* parameters */</span>
	<span class="n">t3e3_param_t</span> <span class="n">p</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">liu_regs</span><span class="p">[</span><span class="n">SBE_2T3E3_LIU_REG_MAX</span><span class="p">];</span>	   <span class="cm">/* LIU registers */</span>
	<span class="n">u32</span> <span class="n">framer_regs</span><span class="p">[</span><span class="n">SBE_2T3E3_FRAMER_REG_MAX</span><span class="p">];</span> <span class="cm">/* Framer registers */</span>

	<span class="cm">/* Ethernet Controller */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u_int16_t</span> <span class="n">card_serial_number</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

		<span class="n">u32</span> <span class="n">reg</span><span class="p">[</span><span class="n">SBE_2T3E3_21143_REG_MAX</span><span class="p">];</span> <span class="cm">/* registers i.e. CSR */</span>

		<span class="n">u32</span> <span class="n">interrupt_enable_mask</span><span class="p">;</span>

		<span class="cm">/* receive chain/ring */</span>
		<span class="n">t3e3_rx_desc_t</span> <span class="o">*</span><span class="n">rx_ring</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">rx_data</span><span class="p">[</span><span class="n">SBE_2T3E3_RX_DESC_RING_SIZE</span><span class="p">];</span>
		<span class="n">u32</span> <span class="n">rx_ring_current_read</span><span class="p">;</span>

		<span class="cm">/* transmit chain/ring */</span>
		<span class="n">t3e3_tx_desc_t</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">tx_data</span><span class="p">[</span><span class="n">SBE_2T3E3_TX_DESC_RING_SIZE</span><span class="p">];</span>
		<span class="n">u32</span> <span class="n">tx_ring_current_read</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tx_ring_current_write</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">tx_full</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">tx_free_cnt</span><span class="p">;</span>
		<span class="n">spinlock_t</span> <span class="n">tx_lock</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ether</span><span class="p">;</span>

	<span class="kt">int32_t</span> <span class="n">interrupt_active</span><span class="p">;</span>
	<span class="kt">int32_t</span> <span class="n">rcv_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">card</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">bootrom_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bootrom_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timer</span><span class="p">;</span> <span class="cm">/* for updating LEDs */</span>
	<span class="k">struct</span> <span class="n">channel</span> <span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define SBE_2T3E3_FLAG_NETWORK_UP		0x00000001</span>
<span class="cp">#define SBE_2T3E3_FLAG_NO_ERROR_MESSAGES	0x00000002</span>

<span class="k">extern</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">cpld_reg_map</span><span class="p">[][</span><span class="mi">2</span><span class="p">];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">cpld_val_map</span><span class="p">[][</span><span class="mi">2</span><span class="p">];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">t3e3_framer_reg_map</span><span class="p">[];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">t3e3_liu_reg_map</span><span class="p">[];</span>

<span class="kt">void</span> <span class="n">t3e3_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_if_up</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_if_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">t3e3_if_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_if_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="p">,</span>
		    <span class="n">t3e3_resp_t</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_set_frame_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">t3e3_eeprom_read_word</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_read_card_serial_number</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* interrupt handlers */</span>
<span class="n">irqreturn_t</span> <span class="n">t3e3_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_intr_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_intr_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_intr_tx_underflow</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_E3_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_T3_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="cm">/* Ethernet controller */</span>
<span class="n">u32</span> <span class="n">bootrom_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">bootrom_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_start_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_stop_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_restart</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_receiver_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_transmitter_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_set_loopback</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">dc_init_descriptor_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_clear_descriptor_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_drop_descriptor_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dc_set_output_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">t3e3_sc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* CPLD */</span>
<span class="kt">void</span> <span class="n">cpld_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">sc</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">cpld_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">sc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_crc</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_start_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_stop_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">void cpld_led_onoff(struct channel *, u32, u32, u32, u32);</span>
<span class="cp">#endif</span>
<span class="kt">void</span> <span class="n">cpld_set_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">sc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_scrambler</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_select_panel</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_frame_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_frame_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_pad_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_set_fractional_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cpld_LOS_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* Framer */</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">exar7250_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">exar7250_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_start_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_stop_intr</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_set_frame_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_set_loopback</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7250_unipolar_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="cm">/* LIU */</span>
<span class="n">u32</span> <span class="n">exar7300_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_line_build_out_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_set_frame_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_set_loopback</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_transmit_all_ones_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_receive_equalization_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">exar7300_unipolar_onoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">update_led</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">setup_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">sc</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">has_two_ports</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="n">PCI_SUBDEVICE_ID_SBE_2T3E3_P0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define dev_to_priv(dev) (*(struct channel **) ((hdlc_device*)(dev) + 1))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">dc_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">inl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dc_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dc_set_bits</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">dc_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dc_clear_bits</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dc_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">dc_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define CPLD_MAP_REG(reg, sc)	(cpld_reg_map[(reg)][(sc)-&gt;h.slot])</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cpld_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">bootrom_write</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">CPLD_MAP_REG</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">channel</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">bootrom_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define exar7250_set_bit(sc, reg, bit)			\</span>
<span class="cp">	exar7250_write((sc), (reg),			\</span>
<span class="cp">		       exar7250_read(sc, reg) | (bit))</span>

<span class="cp">#define exar7250_clear_bit(sc, reg, bit)		\</span>
<span class="cp">	exar7250_write((sc), (reg),			\</span>
<span class="cp">		       exar7250_read(sc, reg) &amp; ~(bit))</span>

<span class="cp">#define exar7300_set_bit(sc, reg, bit)			\</span>
<span class="cp">	exar7300_write((sc), (reg),			\</span>
<span class="cp">		       exar7300_read(sc, reg) | (bit))</span>

<span class="cp">#define exar7300_clear_bit(sc, reg, bit)		\</span>
<span class="cp">	exar7300_write((sc), (reg),			\</span>
<span class="cp">		       exar7300_read(sc, reg) &amp; ~(bit))</span>


<span class="cp">#endif </span><span class="cm">/* T3E3_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
