WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500190 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000216 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250217 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250217 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14927156 heartbeat IPC: 1.007 cumulative IPC: 0.5762 (Simulation time: 00 hr 01 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 31972019 heartbeat IPC: 0.5867 cumulative IPC: 0.5832 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 49038483 heartbeat IPC: 0.5859 cumulative IPC: 0.5843 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 66024671 heartbeat IPC: 0.5887 cumulative IPC: 0.5855 (Simulation time: 00 hr 05 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 83072077 heartbeat IPC: 0.5866 cumulative IPC: 0.5858 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 100122819 heartbeat IPC: 0.5865 cumulative IPC: 0.5859 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 117119528 heartbeat IPC: 0.5883 cumulative IPC: 0.5863 (Simulation time: 00 hr 08 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 134159635 heartbeat IPC: 0.5869 cumulative IPC: 0.5864 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 151158720 heartbeat IPC: 0.5883 cumulative IPC: 0.5866 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 168212037 heartbeat IPC: 0.5864 cumulative IPC: 0.5866 (Simulation time: 00 hr 11 min 55 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_21.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 170500836 cumulative IPC: 0.5865 (Simulation time: 00 hr 12 min 29 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 170500836 cumulative IPC: 0.5865 (Simulation time: 00 hr 12 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_21.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5865 instructions: 100000003 cycles: 170500836
CPU 0 Branch Prediction Accuracy: 67.14% MPKI: 57.75 Average ROB Occupancy at Mispredict: 3.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.1
BRANCH_INDIRECT: 38.7
BRANCH_CONDITIONAL: 10.9
BRANCH_DIRECT_CALL: 2.96
BRANCH_INDIRECT_CALL: 2.27
BRANCH_RETURN: 1.84

L1D TOTAL        ACCESS:   34618482 HIT:   31281643 MISS:    3336839
L1D LOAD         ACCESS:   21154794 HIT:   19356521 MISS:    1798273
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13458837 HIT:   11924888 MISS:    1533949
L1D TRANSLATION  ACCESS:       4851 HIT:        234 MISS:       4617
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.707 cycles
L1I TOTAL        ACCESS:   12042770 HIT:    4971404 MISS:    7071366
L1I LOAD         ACCESS:   12042770 HIT:    4971404 MISS:    7071366
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.262 cycles
L2C TOTAL        ACCESS:    8700706 HIT:    7958077 MISS:     742629
L2C LOAD         ACCESS:    7203931 HIT:    6567000 MISS:     636931
L2C RFO          ACCESS:     548093 HIT:     477941 MISS:      70152
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     944065 HIT:     912453 MISS:      31612
L2C TRANSLATION  ACCESS:       4617 HIT:        683 MISS:       3934
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 21.03 cycles
LLC TOTAL        ACCESS:     809833 HIT:     800983 MISS:       8850
LLC LOAD         ACCESS:     636931 HIT:     632041 MISS:       4890
LLC RFO          ACCESS:      70152 HIT:      66893 MISS:       3259
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      98816 HIT:      98590 MISS:        226
LLC TRANSLATION  ACCESS:       3934 HIT:       3459 MISS:        475
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.2 cycles
cpu0_DTLB TOTAL        ACCESS:   27675677 HIT:   26615123 MISS:    1060554
cpu0_DTLB LOAD         ACCESS:   27675677 HIT:   26615123 MISS:    1060554
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.727 cycles
cpu0_ITLB TOTAL        ACCESS:   10735713 HIT:    8823740 MISS:    1911973
cpu0_ITLB LOAD         ACCESS:   10735713 HIT:    8823740 MISS:    1911973
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.147 cycles
cpu0_STLB TOTAL        ACCESS:    1852567 HIT:    1847991 MISS:       4576
cpu0_STLB LOAD         ACCESS:    1852567 HIT:    1847991 MISS:       4576
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 61.41 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3642
  ROW_BUFFER_MISS:       4982
 AVG DBUS CONGESTED CYCLE: 3.908
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         61
  FULL:        951
