#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f397a031400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f397a031590 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
L_0x5f397a056500 .functor AND 1, v0x5f397a07a680_0, v0x5f397a07a900_0, C4<1>, C4<1>;
L_0x5f397a0550e0 .functor AND 1, L_0x5f397a056500, v0x5f397a08e340_0, C4<1>, C4<1>;
L_0x5f397a050590 .functor NOT 1, v0x5f397a07a900_0, C4<0>, C4<0>, C4<0>;
L_0x5f397a03f8c0 .functor NOT 1, v0x5f397a07a680_0, C4<0>, C4<0>, C4<0>;
L_0x5f397a035e60 .functor OR 1, L_0x5f397a050590, L_0x5f397a03f8c0, C4<0>, C4<0>;
L_0x5f397a035d60 .functor OR 1, L_0x5f397a035e60, L_0x5f397a0550e0, C4<0>, C4<0>;
v0x5f397a08ec80_0 .net *"_ivl_0", 0 0, L_0x5f397a056500;  1 drivers
v0x5f397a08ed80_0 .net *"_ivl_4", 0 0, L_0x5f397a050590;  1 drivers
v0x5f397a08ee60_0 .net *"_ivl_6", 0 0, L_0x5f397a03f8c0;  1 drivers
v0x5f397a08ef50_0 .net *"_ivl_8", 0 0, L_0x5f397a035e60;  1 drivers
v0x5f397a08f030_0 .var "addr", 31 0;
v0x5f397a08f0f0_0 .var "clk", 0 0;
v0x5f397a08f190_0 .net "gnt", 0 0, L_0x5f397a0902e0;  1 drivers
v0x5f397a08f260_0 .net "rdata", 31 0, L_0x5f397a090430;  1 drivers
v0x5f397a08f330_0 .net "ready", 0 0, L_0x5f397a035d60;  1 drivers
v0x5f397a08f3d0_0 .var "req", 0 0;
v0x5f397a08f4a0_0 .var "rst", 0 0;
v0x5f397a08f540_0 .net "valid", 0 0, L_0x5f397a0550e0;  1 drivers
v0x5f397a08f5e0_0 .var "valid_q", 0 0;
v0x5f397a08f680_0 .var "wdata", 31 0;
v0x5f397a08f740_0 .var "we", 0 0;
v0x5f397a08f810_0 .net "wishbone_ack", 0 0, v0x5f397a08e340_0;  1 drivers
v0x5f397a08f900_0 .net "wishbone_addr", 31 0, v0x5f397a07a5a0_0;  1 drivers
v0x5f397a08fb00_0 .net "wishbone_cyc", 0 0, v0x5f397a07a680_0;  1 drivers
v0x5f397a08fbf0_0 .net "wishbone_m_data", 31 0, v0x5f397a07a740_0;  1 drivers
v0x5f397a08fce0_0 .net "wishbone_s_data", 31 0, v0x5f397a08e410_0;  1 drivers
v0x5f397a08fdf0_0 .net "wishbone_sel", 3 0, v0x5f397a07a820_0;  1 drivers
v0x5f397a08ff00_0 .net "wishbone_stb", 0 0, v0x5f397a07a900_0;  1 drivers
v0x5f397a08fff0_0 .net "wishbone_we", 0 0, v0x5f397a07aa80_0;  1 drivers
S_0x5f397a03c970 .scope module, "master" "wishbone_master" 3 88, 4 1 0, S_0x5f397a031590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_RST";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /OUTPUT 32 "o_ADDR";
    .port_info 3 /OUTPUT 32 "o_DATA";
    .port_info 4 /INPUT 32 "i_DATA";
    .port_info 5 /OUTPUT 1 "o_WE";
    .port_info 6 /OUTPUT 4 "o_SEL";
    .port_info 7 /OUTPUT 1 "o_STB";
    .port_info 8 /INPUT 1 "i_ACK";
    .port_info 9 /OUTPUT 1 "o_CYC";
    .port_info 10 /OUTPUT 1 "o_TAGN";
    .port_info 11 /INPUT 1 "i_TAGN";
    .port_info 12 /INPUT 1 "i_req";
    .port_info 13 /INPUT 32 "i_addr";
    .port_info 14 /INPUT 32 "i_wdata";
    .port_info 15 /INPUT 1 "i_we";
    .port_info 16 /OUTPUT 32 "o_rdata";
    .port_info 17 /OUTPUT 1 "o_gnt";
P_0x5f397a05a5f0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x5f397a05a630 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
enum0x5f397a00c550 .enum2/s (32)
   "IDLE" 0,
   "TRANS" 1,
   "WAIT_ACK" 2
 ;
L_0x5f397a0902e0 .functor BUFZ 1, v0x5f397a08e340_0, C4<0>, C4<0>, C4<0>;
L_0x5f397a090430 .functor BUFZ 32, v0x5f397a08e410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f397a0561f0_0 .var "addr", 31 0;
v0x5f397a056290_0 .var "data", 31 0;
v0x5f397a055ad0_0 .net "i_ACK", 0 0, v0x5f397a08e340_0;  alias, 1 drivers
v0x5f397a04fa20_0 .net "i_CLK", 0 0, v0x5f397a08f0f0_0;  1 drivers
v0x5f397a0506b0_0 .net "i_DATA", 31 0, v0x5f397a08e410_0;  alias, 1 drivers
v0x5f397a035cc0_0 .net "i_RST", 0 0, v0x5f397a08f4a0_0;  1 drivers
o0x7c6ac3372138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f397a07a1a0_0 .net "i_TAGN", 0 0, o0x7c6ac3372138;  0 drivers
v0x5f397a07a260_0 .net "i_addr", 31 0, v0x5f397a08f030_0;  1 drivers
v0x5f397a07a340_0 .net "i_req", 0 0, v0x5f397a08f3d0_0;  1 drivers
v0x5f397a07a400_0 .net "i_wdata", 31 0, v0x5f397a08f680_0;  1 drivers
v0x5f397a07a4e0_0 .net "i_we", 0 0, v0x5f397a08f740_0;  1 drivers
v0x5f397a07a5a0_0 .var "o_ADDR", 31 0;
v0x5f397a07a680_0 .var "o_CYC", 0 0;
v0x5f397a07a740_0 .var "o_DATA", 31 0;
v0x5f397a07a820_0 .var "o_SEL", 3 0;
v0x5f397a07a900_0 .var "o_STB", 0 0;
o0x7c6ac3372318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f397a07a9c0_0 .net "o_TAGN", 0 0, o0x7c6ac3372318;  0 drivers
v0x5f397a07aa80_0 .var "o_WE", 0 0;
v0x5f397a07ab40_0 .net "o_gnt", 0 0, L_0x5f397a0902e0;  alias, 1 drivers
v0x5f397a07ac00_0 .net "o_rdata", 31 0, L_0x5f397a090430;  alias, 1 drivers
v0x5f397a07ace0_0 .var/2s "state", 31 0;
v0x5f397a07adc0_0 .var "we", 0 0;
E_0x5f397a02ce10 .event posedge, v0x5f397a04fa20_0;
S_0x5f397a07b160 .scope module, "slave_0" "wishbone_slave" 3 114, 5 1 0, S_0x5f397a031590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_RST";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /INPUT 32 "i_ADDR";
    .port_info 3 /INPUT 32 "i_DATA";
    .port_info 4 /OUTPUT 32 "o_DATA";
    .port_info 5 /INPUT 1 "i_WE";
    .port_info 6 /INPUT 4 "i_SEL";
    .port_info 7 /INPUT 1 "i_STB";
    .port_info 8 /OUTPUT 1 "o_ACK";
    .port_info 9 /INPUT 1 "i_CYC";
    .port_info 10 /INPUT 1 "i_TAGN";
    .port_info 11 /OUTPUT 1 "o_TAGN";
P_0x5f397a05d310 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x5f397a05d350 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5f397a08db10_0 .var "ack", 0 0;
v0x5f397a08dbf0_0 .net "i_ADDR", 31 0, v0x5f397a07a5a0_0;  alias, 1 drivers
v0x5f397a08dcb0_0 .net "i_CLK", 0 0, v0x5f397a08f0f0_0;  alias, 1 drivers
v0x5f397a08ddd0_0 .net "i_CYC", 0 0, v0x5f397a07a680_0;  alias, 1 drivers
v0x5f397a08de70_0 .net "i_DATA", 31 0, v0x5f397a07a740_0;  alias, 1 drivers
v0x5f397a08df60_0 .net "i_RST", 0 0, v0x5f397a08f4a0_0;  alias, 1 drivers
v0x5f397a08e030_0 .net "i_SEL", 3 0, v0x5f397a07a820_0;  alias, 1 drivers
v0x5f397a08e100_0 .net "i_STB", 0 0, v0x5f397a07a900_0;  alias, 1 drivers
o0x7c6ac3372a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f397a08e1d0_0 .net "i_TAGN", 0 0, o0x7c6ac3372a68;  0 drivers
v0x5f397a08e270_0 .net "i_WE", 0 0, v0x5f397a07aa80_0;  alias, 1 drivers
v0x5f397a08e340_0 .var "o_ACK", 0 0;
v0x5f397a08e410_0 .var "o_DATA", 31 0;
o0x7c6ac3372a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f397a08e4e0_0 .net "o_TAGN", 0 0, o0x7c6ac3372a98;  0 drivers
v0x5f397a08e580_0 .var "ram_addr", 31 0;
v0x5f397a08e650_0 .var "ram_ce", 0 0;
v0x5f397a08e720_0 .net "ram_rdata", 31 0, v0x5f397a08d890_0;  1 drivers
v0x5f397a08e7f0_0 .net "ram_valid", 0 0, v0x5f397a08d970_0;  1 drivers
v0x5f397a08e8c0_0 .var "ram_wdata", 31 0;
v0x5f397a08e990_0 .var "ram_we", 3 0;
v0x5f397a08ea60_0 .var "valid_cycle", 0 0;
v0x5f397a08eb00_0 .var "valid_req", 0 0;
E_0x5f397a02e610/0 .event anyedge, v0x5f397a07a820_0, v0x5f397a07aa80_0, v0x5f397a07a5a0_0, v0x5f397a07a740_0;
E_0x5f397a02e610/1 .event anyedge, v0x5f397a08eb00_0, v0x5f397a08db10_0;
E_0x5f397a02e610 .event/or E_0x5f397a02e610/0, E_0x5f397a02e610/1;
E_0x5f397a02ce50 .event anyedge, v0x5f397a08db10_0, v0x5f397a08d970_0, v0x5f397a08d890_0;
E_0x5f397a00b800 .event anyedge, v0x5f397a07a680_0, v0x5f397a07a900_0, v0x5f397a08d970_0;
S_0x5f397a07b5f0 .scope module, "block_ram" "ram" 5 52, 6 1 0, S_0x5f397a07b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_CE";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /INPUT 32 "i_WDATA";
    .port_info 3 /INPUT 32 "i_ADDR";
    .port_info 4 /INPUT 4 "i_WE";
    .port_info 5 /OUTPUT 32 "o_RDATA";
    .port_info 6 /OUTPUT 1 "o_VALID";
P_0x5f397a05a2f0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x5f397a05a330 .param/l "BYTE_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x5f397a05a370 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_0x5f397a05a3b0 .param/l "N_COLS" 1 6 7, +C4<00000000000000000000000000000100>;
P_0x5f397a05a3f0 .param/l "SRAM_DEPTH" 0 6 5, +C4<00000000000000000000010000000000>;
v0x5f397a07d290_0 .net "i_ADDR", 31 0, v0x5f397a08e580_0;  1 drivers
v0x5f397a07d390_0 .net "i_CE", 0 0, v0x5f397a08e650_0;  1 drivers
v0x5f397a07d450_0 .net "i_CLK", 0 0, v0x5f397a08f0f0_0;  alias, 1 drivers
v0x5f397a07d520_0 .net "i_WDATA", 31 0, v0x5f397a08e8c0_0;  1 drivers
v0x5f397a07d5c0_0 .net "i_WE", 3 0, v0x5f397a08e990_0;  1 drivers
v0x5f397a07d6f0 .array "memory", 1023 0, 31 0;
v0x5f397a08d890_0 .var "o_RDATA", 31 0;
v0x5f397a08d970_0 .var "o_VALID", 0 0;
S_0x5f397a07baf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 21, 6 21 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
v0x5f397a056330_0 .var/i "i", 31 0;
S_0x5f397a07bd50 .scope begin, "MEMORY_READ" "MEMORY_READ" 6 39, 6 39 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
S_0x5f397a07bf50 .scope generate, "genblk1[0]" "genblk1[0]" 6 30, 6 30 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
P_0x5f397a07c160 .param/l "i" 1 6 30, +C4<00>;
S_0x5f397a07c220 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x5f397a07bf50;
 .timescale -9 -12;
S_0x5f397a07c400 .scope generate, "genblk1[1]" "genblk1[1]" 6 30, 6 30 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
P_0x5f397a07c600 .param/l "i" 1 6 30, +C4<01>;
S_0x5f397a07c6e0 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x5f397a07c400;
 .timescale -9 -12;
S_0x5f397a07c8c0 .scope generate, "genblk1[2]" "genblk1[2]" 6 30, 6 30 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
P_0x5f397a07cb10 .param/l "i" 1 6 30, +C4<010>;
S_0x5f397a07cbf0 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x5f397a07c8c0;
 .timescale -9 -12;
S_0x5f397a07cdd0 .scope generate, "genblk1[3]" "genblk1[3]" 6 30, 6 30 0, S_0x5f397a07b5f0;
 .timescale -9 -12;
P_0x5f397a07cfd0 .param/l "i" 1 6 30, +C4<011>;
S_0x5f397a07d0b0 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x5f397a07cdd0;
 .timescale -9 -12;
    .scope S_0x5f397a03c970;
T_0 ;
    %wait E_0x5f397a02ce10;
    %load/vec4 v0x5f397a07a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5f397a07a260_0;
    %assign/vec4 v0x5f397a0561f0_0, 0;
    %load/vec4 v0x5f397a07a400_0;
    %assign/vec4 v0x5f397a056290_0, 0;
    %load/vec4 v0x5f397a07a4e0_0;
    %assign/vec4 v0x5f397a07adc0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f397a03c970;
T_1 ;
    %wait E_0x5f397a02ce10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f397a07a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07aa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a740_0, 0;
    %load/vec4 v0x5f397a035cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f397a07ace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5f397a07a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a07a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a07a900_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5f397a07a820_0, 0;
    %load/vec4 v0x5f397a07adc0_0;
    %assign/vec4 v0x5f397a07aa80_0, 0;
    %load/vec4 v0x5f397a0561f0_0;
    %assign/vec4 v0x5f397a07a5a0_0, 0;
    %load/vec4 v0x5f397a056290_0;
    %assign/vec4 v0x5f397a07a740_0, 0;
    %load/vec4 v0x5f397a055ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f397a07a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07aa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a740_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a07a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a07a900_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5f397a07a820_0, 0;
    %load/vec4 v0x5f397a07adc0_0;
    %assign/vec4 v0x5f397a07aa80_0, 0;
    %load/vec4 v0x5f397a0561f0_0;
    %assign/vec4 v0x5f397a07a5a0_0, 0;
    %load/vec4 v0x5f397a056290_0;
    %assign/vec4 v0x5f397a07a740_0, 0;
    %load/vec4 v0x5f397a055ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07a900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f397a07a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a07aa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a07a740_0, 0;
T_1.11 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f397a07bf50;
T_2 ;
    %wait E_0x5f397a02ce10;
    %fork t_1, S_0x5f397a07c220;
    %jmp t_0;
    .scope S_0x5f397a07c220;
t_1 ;
    %load/vec4 v0x5f397a07d390_0;
    %load/vec4 v0x5f397a07d5c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5f397a07d520_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5f397a07d290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f397a07d6f0, 0, 4;
T_2.0 ;
    %end;
    .scope S_0x5f397a07bf50;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f397a07c400;
T_3 ;
    %wait E_0x5f397a02ce10;
    %fork t_3, S_0x5f397a07c6e0;
    %jmp t_2;
    .scope S_0x5f397a07c6e0;
t_3 ;
    %load/vec4 v0x5f397a07d390_0;
    %load/vec4 v0x5f397a07d5c0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5f397a07d520_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x5f397a07d290_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f397a07d6f0, 4, 5;
T_3.0 ;
    %end;
    .scope S_0x5f397a07c400;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f397a07c8c0;
T_4 ;
    %wait E_0x5f397a02ce10;
    %fork t_5, S_0x5f397a07cbf0;
    %jmp t_4;
    .scope S_0x5f397a07cbf0;
t_5 ;
    %load/vec4 v0x5f397a07d390_0;
    %load/vec4 v0x5f397a07d5c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5f397a07d520_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x5f397a07d290_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f397a07d6f0, 4, 5;
T_4.0 ;
    %end;
    .scope S_0x5f397a07c8c0;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f397a07cdd0;
T_5 ;
    %wait E_0x5f397a02ce10;
    %fork t_7, S_0x5f397a07d0b0;
    %jmp t_6;
    .scope S_0x5f397a07d0b0;
t_7 ;
    %load/vec4 v0x5f397a07d390_0;
    %load/vec4 v0x5f397a07d5c0_0;
    %parti/s 1, 3, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5f397a07d520_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x5f397a07d290_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f397a07d6f0, 4, 5;
T_5.0 ;
    %end;
    .scope S_0x5f397a07cdd0;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f397a07b5f0;
T_6 ;
    %fork t_9, S_0x5f397a07baf0;
    %jmp t_8;
    .scope S_0x5f397a07baf0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f397a056330_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5f397a056330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5f397a056330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f397a07d6f0, 0, 4;
    %load/vec4 v0x5f397a056330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f397a056330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x5f397a07b5f0;
t_8 %join;
    %end;
    .thread T_6;
    .scope S_0x5f397a07b5f0;
T_7 ;
    %wait E_0x5f397a02ce10;
    %fork t_11, S_0x5f397a07bd50;
    %jmp t_10;
    .scope S_0x5f397a07bd50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08d890_0, 0;
    %load/vec4 v0x5f397a07d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x5f397a07d290_0;
    %load/vec4a v0x5f397a07d6f0, 4;
    %assign/vec4 v0x5f397a08d890_0, 0;
T_7.0 ;
    %end;
    .scope S_0x5f397a07b5f0;
t_10 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f397a07b5f0;
T_8 ;
    %wait E_0x5f397a02ce10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08d970_0, 0;
    %load/vec4 v0x5f397a07d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08d970_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f397a07b160;
T_9 ;
Ewait_0 .event/or E_0x5f397a00b800, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5f397a08ddd0_0;
    %store/vec4 v0x5f397a08ea60_0, 0, 1;
    %load/vec4 v0x5f397a08ea60_0;
    %load/vec4 v0x5f397a08e100_0;
    %and;
    %store/vec4 v0x5f397a08eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f397a08db10_0, 0, 1;
    %load/vec4 v0x5f397a08ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5f397a08e7f0_0;
    %store/vec4 v0x5f397a08db10_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5f397a07b160;
T_10 ;
Ewait_1 .event/or E_0x5f397a02ce50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5f397a08db10_0;
    %store/vec4 v0x5f397a08e340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f397a08e410_0, 0, 32;
    %load/vec4 v0x5f397a08e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5f397a08e720_0;
    %store/vec4 v0x5f397a08e410_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5f397a07b160;
T_11 ;
Ewait_2 .event/or E_0x5f397a02e610, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5f397a08e030_0;
    %load/vec4 v0x5f397a08e270_0;
    %replicate 4;
    %and;
    %store/vec4 v0x5f397a08e990_0, 0, 4;
    %load/vec4 v0x5f397a08dbf0_0;
    %store/vec4 v0x5f397a08e580_0, 0, 32;
    %load/vec4 v0x5f397a08de70_0;
    %store/vec4 v0x5f397a08e8c0_0, 0, 32;
    %load/vec4 v0x5f397a08eb00_0;
    %load/vec4 v0x5f397a08db10_0;
    %inv;
    %and;
    %store/vec4 v0x5f397a08e650_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5f397a031590;
T_12 ;
    %wait E_0x5f397a02ce10;
    %load/vec4 v0x5f397a08fb00_0;
    %load/vec4 v0x5f397a08ff00_0;
    %and;
    %load/vec4 v0x5f397a08f810_0;
    %and;
    %store/vec4 v0x5f397a08f5e0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5f397a031590;
T_13 ;
    %vpi_call/w 3 32 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f397a031590 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f0f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 287454020, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 1432778632, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f397a08f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f397a08f740_0, 0;
    %delay 100000000, 0;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5f397a031590;
T_14 ;
    %delay 10000, 0;
    %load/vec4 v0x5f397a08f0f0_0;
    %inv;
    %store/vec4 v0x5f397a08f0f0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.v";
    "rtl/wishbone_master.sv";
    "rtl/wishbone_slave.sv";
    "rtl/ram.sv";
