# display-test
# 2018-01-04 15:54:46Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_io "BL(0)" iocell 0 4
set_io "CLK(0)" iocell 0 7
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_location "ClockBlock_LFCLK__SYNC" 1 1 5 0
set_location "ClockBlock_LFCLK__SYNC_1" 1 1 5 1
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_io "DOT(0)" iocell 3 7
set_io "LED(0)" iocell 0 2
set_location "Net_35" 0 0 1 1
set_io "ZERO(0)" iocell 0 5
set_location "\Timer_1:TimerUDB:rstSts:stsreg\" 0 0 4
set_location "\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 1 0 6
set_location "\Timer_1:TimerUDB:sT16:timerdp:u0\" 1 0 2
set_location "\Timer_1:TimerUDB:sT16:timerdp:u1\" 0 0 2
set_location "\Timer_1:TimerUDB:status_tc\" 0 0 1 0
set_location "isr_1" interrupt -1 -1 0
