{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:31:43 2011 " "Info: Processing started: Tue Sep 06 19:31:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hc164_driver:hc164_driver_inst\|clk_cnt\[7\] register hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 137.51 MHz 7.272 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.51 MHz between source register \"hc164_driver:hc164_driver_inst\|clk_cnt\[7\]\" and destination register \"hc164_driver:hc164_driver_inst\|seg_led_num\[1\]\" (period= 7.272 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.563 ns + Longest register register " "Info: + Longest register to register delay is 6.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hc164_driver:hc164_driver_inst\|clk_cnt\[7\] 1 REG LC_X2_Y2_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N9; Fanout = 3; REG Node = 'hc164_driver:hc164_driver_inst\|clk_cnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hc164_driver:hc164_driver_inst|clk_cnt[7] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.914 ns) 2.187 ns hc164_driver:hc164_driver_inst\|Equal0~148 2 COMB LC_X3_Y2_N9 1 " "Info: 2: + IC(1.273 ns) + CELL(0.914 ns) = 2.187 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Equal0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { hc164_driver:hc164_driver_inst|clk_cnt[7] hc164_driver:hc164_driver_inst|Equal0~148 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.486 ns) + CELL(0.511 ns) 5.184 ns hc164_driver:hc164_driver_inst\|Equal0~150 3 COMB LC_X3_Y3_N3 3 " "Info: 3: + IC(2.486 ns) + CELL(0.511 ns) = 5.184 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'hc164_driver:hc164_driver_inst\|Equal0~150'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { hc164_driver:hc164_driver_inst|Equal0~148 hc164_driver:hc164_driver_inst|Equal0~150 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.591 ns) 6.563 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 4 REG LC_X3_Y3_N8 9 " "Info: 4: + IC(0.788 ns) + CELL(0.591 ns) = 6.563 ns; Loc. = LC_X3_Y3_N8; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 30.72 % ) " "Info: Total cell delay = 2.016 ns ( 30.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.547 ns ( 69.28 % ) " "Info: Total interconnect delay = 4.547 ns ( 69.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { hc164_driver:hc164_driver_inst|clk_cnt[7] hc164_driver:hc164_driver_inst|Equal0~148 hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { hc164_driver:hc164_driver_inst|clk_cnt[7] {} hc164_driver:hc164_driver_inst|Equal0~148 {} hc164_driver:hc164_driver_inst|Equal0~150 {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 1.273ns 2.486ns 0.788ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.918 ns) 6.479 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 2 REG LC_X3_Y3_N8 9 " "Info: 2: + IC(4.429 ns) + CELL(0.918 ns) = 6.479 ns; Loc. = LC_X3_Y3_N8; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.64 % ) " "Info: Total cell delay = 2.050 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.479 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.918 ns) 6.479 ns hc164_driver:hc164_driver_inst\|clk_cnt\[7\] 2 REG LC_X2_Y2_N9 3 " "Info: 2: + IC(4.429 ns) + CELL(0.918 ns) = 6.479 ns; Loc. = LC_X2_Y2_N9; Fanout = 3; REG Node = 'hc164_driver:hc164_driver_inst\|clk_cnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[7] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.64 % ) " "Info: Total cell delay = 2.050 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[7] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[7] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { hc164_driver:hc164_driver_inst|clk_cnt[7] hc164_driver:hc164_driver_inst|Equal0~148 hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { hc164_driver:hc164_driver_inst|clk_cnt[7] {} hc164_driver:hc164_driver_inst|Equal0~148 {} hc164_driver:hc164_driver_inst|Equal0~150 {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 1.273ns 2.486ns 0.788ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[7] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "data\[10\] sw4 clk 2.443 ns register " "Info: tsu for register \"data\[10\]\" (data pin = \"sw4\", clock pin = \"clk\") is 2.443 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.589 ns + Longest pin register " "Info: + Longest pin to register delay is 8.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw4 1 PIN PIN_77 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 8; PIN Node = 'sw4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw4 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(0.740 ns) 4.199 ns data\[0\]~2075 2 COMB LC_X6_Y3_N0 4 " "Info: 2: + IC(2.327 ns) + CELL(0.740 ns) = 4.199 ns; Loc. = LC_X6_Y3_N0; Fanout = 4; COMB Node = 'data\[0\]~2075'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { sw4 data[0]~2075 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.511 ns) 5.525 ns data\[0\]~2076 3 COMB LC_X6_Y3_N3 19 " "Info: 3: + IC(0.815 ns) + CELL(0.511 ns) = 5.525 ns; Loc. = LC_X6_Y3_N3; Fanout = 19; COMB Node = 'data\[0\]~2076'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { data[0]~2075 data[0]~2076 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(1.243 ns) 8.589 ns data\[10\] 4 REG LC_X4_Y3_N2 1 " "Info: 4: + IC(1.821 ns) + CELL(1.243 ns) = 8.589 ns; Loc. = LC_X4_Y3_N2; Fanout = 1; REG Node = 'data\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { data[0]~2076 data[10] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 42.22 % ) " "Info: Total cell delay = 3.626 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.963 ns ( 57.78 % ) " "Info: Total interconnect delay = 4.963 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.589 ns" { sw4 data[0]~2075 data[0]~2076 data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.589 ns" { sw4 {} sw4~combout {} data[0]~2075 {} data[0]~2076 {} data[10] {} } { 0.000ns 0.000ns 2.327ns 0.815ns 1.821ns } { 0.000ns 1.132ns 0.740ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.918 ns) 6.479 ns data\[10\] 2 REG LC_X4_Y3_N2 1 " "Info: 2: + IC(4.429 ns) + CELL(0.918 ns) = 6.479 ns; Loc. = LC_X4_Y3_N2; Fanout = 1; REG Node = 'data\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { clk data[10] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.64 % ) " "Info: Total cell delay = 2.050 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} data[10] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.589 ns" { sw4 data[0]~2075 data[0]~2076 data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.589 ns" { sw4 {} sw4~combout {} data[0]~2075 {} data[0]~2076 {} data[10] {} } { 0.000ns 0.000ns 2.327ns 0.815ns 1.821ns } { 0.000ns 1.132ns 0.740ns 0.511ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} data[10] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hc_si hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 22.999 ns register " "Info: tco from clock \"clk\" to destination pin \"hc_si\" through register \"hc164_driver:hc164_driver_inst\|seg_led_num\[1\]\" is 22.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.918 ns) 6.479 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 2 REG LC_X3_Y3_N8 9 " "Info: 2: + IC(4.429 ns) + CELL(0.918 ns) = 6.479 ns; Loc. = LC_X3_Y3_N8; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.64 % ) " "Info: Total cell delay = 2.050 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.144 ns + Longest register pin " "Info: + Longest register to pin delay is 16.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 1 REG LC_X3_Y3_N8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(0.914 ns) 2.980 ns hc164_driver:hc164_driver_inst\|Mux0~53 2 COMB LC_X5_Y3_N3 1 " "Info: 2: + IC(2.066 ns) + CELL(0.914 ns) = 2.980 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux0~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { hc164_driver:hc164_driver_inst|seg_led_num[1] hc164_driver:hc164_driver_inst|Mux0~53 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.485 ns hc164_driver:hc164_driver_inst\|Mux0~54 3 COMB LC_X5_Y3_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.485 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux0~54'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { hc164_driver:hc164_driver_inst|Mux0~53 hc164_driver:hc164_driver_inst|Mux0~54 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 4.763 ns hc164_driver:hc164_driver_inst\|Mux0~57 4 COMB LC_X5_Y3_N1 7 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 4.763 ns; Loc. = LC_X5_Y3_N1; Fanout = 7; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux0~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { hc164_driver:hc164_driver_inst|Mux0~54 hc164_driver:hc164_driver_inst|Mux0~57 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.914 ns) 6.916 ns hc164_driver:hc164_driver_inst\|WideOr2~37 5 COMB LC_X4_Y3_N5 1 " "Info: 5: + IC(1.239 ns) + CELL(0.914 ns) = 6.916 ns; Loc. = LC_X4_Y3_N5; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { hc164_driver:hc164_driver_inst|Mux0~57 hc164_driver:hc164_driver_inst|WideOr2~37 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 8.197 ns hc164_driver:hc164_driver_inst\|Mux5~295 6 COMB LC_X4_Y3_N4 1 " "Info: 6: + IC(0.770 ns) + CELL(0.511 ns) = 8.197 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { hc164_driver:hc164_driver_inst|WideOr2~37 hc164_driver:hc164_driver_inst|Mux5~295 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 9.477 ns hc164_driver:hc164_driver_inst\|Mux5~296 7 COMB LC_X4_Y3_N6 1 " "Info: 7: + IC(0.769 ns) + CELL(0.511 ns) = 9.477 ns; Loc. = LC_X4_Y3_N6; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~296'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { hc164_driver:hc164_driver_inst|Mux5~295 hc164_driver:hc164_driver_inst|Mux5~296 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.511 ns) 11.851 ns hc164_driver:hc164_driver_inst\|Mux5~299 8 COMB LC_X2_Y3_N6 1 " "Info: 8: + IC(1.863 ns) + CELL(0.511 ns) = 11.851 ns; Loc. = LC_X2_Y3_N6; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~299'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { hc164_driver:hc164_driver_inst|Mux5~296 hc164_driver:hc164_driver_inst|Mux5~299 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(2.322 ns) 16.144 ns hc_si 9 PIN PIN_26 0 " "Info: 9: + IC(1.971 ns) + CELL(2.322 ns) = 16.144 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'hc_si'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.394 ns ( 39.61 % ) " "Info: Total cell delay = 6.394 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.750 ns ( 60.39 % ) " "Info: Total interconnect delay = 9.750 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.144 ns" { hc164_driver:hc164_driver_inst|seg_led_num[1] hc164_driver:hc164_driver_inst|Mux0~53 hc164_driver:hc164_driver_inst|Mux0~54 hc164_driver:hc164_driver_inst|Mux0~57 hc164_driver:hc164_driver_inst|WideOr2~37 hc164_driver:hc164_driver_inst|Mux5~295 hc164_driver:hc164_driver_inst|Mux5~296 hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.144 ns" { hc164_driver:hc164_driver_inst|seg_led_num[1] {} hc164_driver:hc164_driver_inst|Mux0~53 {} hc164_driver:hc164_driver_inst|Mux0~54 {} hc164_driver:hc164_driver_inst|Mux0~57 {} hc164_driver:hc164_driver_inst|WideOr2~37 {} hc164_driver:hc164_driver_inst|Mux5~295 {} hc164_driver:hc164_driver_inst|Mux5~296 {} hc164_driver:hc164_driver_inst|Mux5~299 {} hc_si {} } { 0.000ns 2.066ns 0.305ns 0.767ns 1.239ns 0.770ns 0.769ns 1.863ns 1.971ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.914ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.144 ns" { hc164_driver:hc164_driver_inst|seg_led_num[1] hc164_driver:hc164_driver_inst|Mux0~53 hc164_driver:hc164_driver_inst|Mux0~54 hc164_driver:hc164_driver_inst|Mux0~57 hc164_driver:hc164_driver_inst|WideOr2~37 hc164_driver:hc164_driver_inst|Mux5~295 hc164_driver:hc164_driver_inst|Mux5~296 hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.144 ns" { hc164_driver:hc164_driver_inst|seg_led_num[1] {} hc164_driver:hc164_driver_inst|Mux0~53 {} hc164_driver:hc164_driver_inst|Mux0~54 {} hc164_driver:hc164_driver_inst|Mux0~57 {} hc164_driver:hc164_driver_inst|WideOr2~37 {} hc164_driver:hc164_driver_inst|Mux5~295 {} hc164_driver:hc164_driver_inst|Mux5~296 {} hc164_driver:hc164_driver_inst|Mux5~299 {} hc_si {} } { 0.000ns 2.066ns 0.305ns 0.767ns 1.239ns 0.770ns 0.769ns 1.863ns 1.971ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.914ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "data\[30\] sw2 clk 2.510 ns register " "Info: th for register \"data\[30\]\" (data pin = \"sw2\", clock pin = \"clk\") is 2.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.918 ns) 6.479 ns data\[30\] 2 REG LC_X6_Y3_N8 1 " "Info: 2: + IC(4.429 ns) + CELL(0.918 ns) = 6.479 ns; Loc. = LC_X6_Y3_N8; Fanout = 1; REG Node = 'data\[30\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { clk data[30] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.64 % ) " "Info: Total cell delay = 2.050 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} data[30] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.190 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw2 1 PIN PIN_75 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 14; PIN Node = 'sw2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.591 ns) 4.190 ns data\[30\] 2 REG LC_X6_Y3_N8 1 " "Info: 2: + IC(2.467 ns) + CELL(0.591 ns) = 4.190 ns; Loc. = LC_X6_Y3_N8; Fanout = 1; REG Node = 'data\[30\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { sw2 data[30] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 41.12 % ) " "Info: Total cell delay = 1.723 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.467 ns ( 58.88 % ) " "Info: Total interconnect delay = 2.467 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { sw2 data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { sw2 {} sw2~combout {} data[30] {} } { 0.000ns 0.000ns 2.467ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { clk data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { clk {} clk~combout {} data[30] {} } { 0.000ns 0.000ns 4.429ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { sw2 data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { sw2 {} sw2~combout {} data[30] {} } { 0.000ns 0.000ns 2.467ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:31:44 2011 " "Info: Processing ended: Tue Sep 06 19:31:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
