{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:45:41 2012 " "Info: Processing started: Mon Nov 05 14:45:41 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color -c color " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color.v(99) " "Warning (10268): Verilog HDL information at color.v(99): Always Construct contains both blocking and non-blocking assignments" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file color.v" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Info: Found entity 1: color" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "color " "Info: Elaborating entity \"color\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 color.v(130) " "Warning (10230): Verilog HDL assignment warning at color.v(130): truncated value with size 32 to match size of target (24)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "color.v(133) " "Info (10264): Verilog HDL Case Statement information at color.v(133): all case item expressions in this case statement are onehot" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.v(154) " "Warning (10230): Verilog HDL assignment warning at color.v(154): truncated value with size 32 to match size of target (10)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 color.v(176) " "Warning (10230): Verilog HDL assignment warning at color.v(176): truncated value with size 32 to match size of target (24)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.v(201) " "Warning (10230): Verilog HDL assignment warning at color.v(201): truncated value with size 32 to match size of target (10)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color.v(207) " "Warning (10230): Verilog HDL assignment warning at color.v(207): truncated value with size 32 to match size of target (2)" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[9\] data_in GND " "Warning: Reduced register \"cycleCounter\[9\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[8\] data_in GND " "Warning: Reduced register \"cycleCounter\[8\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter\[23\] data_in GND " "Warning: Reduced register \"counter\[23\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter\[22\] data_in GND " "Warning: Reduced register \"counter\[22\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "right_check~reg0 left_check~reg0 " "Info: Duplicate register \"right_check~reg0\" merged to single register \"left_check~reg0\", power-up level changed" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 57 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|color\|newPosition 4 " "Info: State machine \"\|color\|newPosition\" contains 4 states" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|color\|newPosition " "Info: Selected Auto state machine encoding method for state machine \"\|color\|newPosition\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|color\|newPosition " "Info: Encoding result for state machine \"\|color\|newPosition\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.11 " "Info: Encoded state bit \"newPosition.11\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.01 " "Info: Encoded state bit \"newPosition.01\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.10 " "Info: Encoded state bit \"newPosition.10\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "newPosition.00 " "Info: Encoded state bit \"newPosition.00\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.00 0000 " "Info: State \"\|color\|newPosition.00\" uses code string \"0000\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.10 0011 " "Info: State \"\|color\|newPosition.10\" uses code string \"0011\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.01 0101 " "Info: State \"\|color\|newPosition.01\" uses code string \"0101\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|color\|newPosition.11 1001 " "Info: State \"\|color\|newPosition.11\" uses code string \"1001\"" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 96 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[7\] data_in GND " "Warning: Reduced register \"cycleCounter\[7\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "direction\[1\] data_in GND " "Warning: Reduced register \"direction\[1\]\" with stuck data_in port to stuck value GND" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "newPosition~86 " "Info: Register \"newPosition~86\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "newPosition~87 " "Info: Register \"newPosition~87\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Color sorter/Color sorter/color.map.smsg " "Info: Generated suppressed messages file H:/Year-3/Color sorter/Color sorter/color.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Info: Implemented 201 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Allocated 172 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:45:47 2012 " "Info: Processing ended: Mon Nov 05 14:45:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:45:48 2012 " "Info: Processing started: Mon Nov 05 14:45:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off color -c color " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "color EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"color\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "257 Top " "Info: Previous placement does not exist for 257 of 257 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.597 ns register register " "Info: Estimated most critical path is register to register delay of 15.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[5\] 1 REG LAB_X21_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y9; Fanout = 3; REG Node = 'counter\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.517 ns) 1.629 ns Add0~491 2 COMB LAB_X22_Y10 2 " "Info: 2: + IC(1.112 ns) + CELL(0.517 ns) = 1.629 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'Add0~491'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { counter[5] Add0~491 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.709 ns Add0~493 3 COMB LAB_X22_Y10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.709 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'Add0~493'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~491 Add0~493 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.789 ns Add0~495 4 COMB LAB_X22_Y10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.789 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'Add0~495'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~493 Add0~495 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.247 ns Add0~496 5 COMB LAB_X22_Y10 4 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.247 ns; Loc. = LAB_X22_Y10; Fanout = 4; COMB Node = 'Add0~496'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~495 Add0~496 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 3.498 ns LessThan4~395 6 COMB LAB_X22_Y9 1 " "Info: 6: + IC(0.706 ns) + CELL(0.545 ns) = 3.498 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'LessThan4~395'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Add0~496 LessThan4~395 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 4.174 ns LessThan4~397 7 COMB LAB_X22_Y9 1 " "Info: 7: + IC(0.131 ns) + CELL(0.545 ns) = 4.174 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'LessThan4~397'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan4~395 LessThan4~397 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.322 ns) 5.389 ns LessThan4~400 8 COMB LAB_X20_Y9 1 " "Info: 8: + IC(0.893 ns) + CELL(0.322 ns) = 5.389 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan4~400'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { LessThan4~397 LessThan4~400 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 6.065 ns LessThan4~398 9 COMB LAB_X20_Y9 1 " "Info: 9: + IC(0.498 ns) + CELL(0.178 ns) = 6.065 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan4~398'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan4~400 LessThan4~398 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 6.741 ns LessThan4~399 10 COMB LAB_X20_Y9 30 " "Info: 10: + IC(0.498 ns) + CELL(0.178 ns) = 6.741 ns; Loc. = LAB_X20_Y9; Fanout = 30; COMB Node = 'LessThan4~399'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan4~398 LessThan4~399 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 7.992 ns counter~973 11 COMB LAB_X20_Y8 3 " "Info: 11: + IC(1.073 ns) + CELL(0.178 ns) = 7.992 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'counter~973'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { LessThan4~399 counter~973 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 9.559 ns Add2~528 12 COMB LAB_X20_Y9 2 " "Info: 12: + IC(1.050 ns) + CELL(0.517 ns) = 9.559 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~528'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { counter~973 Add2~528 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.639 ns Add2~530 13 COMB LAB_X20_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.639 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~530'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~528 Add2~530 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.719 ns Add2~532 14 COMB LAB_X20_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.719 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~532'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~530 Add2~532 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.799 ns Add2~534 15 COMB LAB_X20_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.799 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~534'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~532 Add2~534 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.879 ns Add2~536 16 COMB LAB_X20_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.879 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~536'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~534 Add2~536 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.959 ns Add2~538 17 COMB LAB_X20_Y9 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.959 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~538'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~536 Add2~538 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.039 ns Add2~540 18 COMB LAB_X20_Y9 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.039 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~540'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~538 Add2~540 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.119 ns Add2~542 19 COMB LAB_X20_Y9 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.119 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~542'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~540 Add2~542 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.199 ns Add2~544 20 COMB LAB_X20_Y9 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.199 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~544'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~542 Add2~544 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.279 ns Add2~546 21 COMB LAB_X20_Y9 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.279 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'Add2~546'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~544 Add2~546 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 10.457 ns Add2~548 22 COMB LAB_X20_Y8 2 " "Info: 22: + IC(0.098 ns) + CELL(0.080 ns) = 10.457 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'Add2~548'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~546 Add2~548 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.537 ns Add2~550 23 COMB LAB_X20_Y8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.537 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'Add2~550'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~548 Add2~550 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.995 ns Add2~551 24 COMB LAB_X20_Y8 3 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 10.995 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'Add2~551'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~550 Add2~551 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 11.904 ns LessThan7~450 25 COMB LAB_X21_Y8 2 " "Info: 25: + IC(0.732 ns) + CELL(0.177 ns) = 11.904 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'LessThan7~450'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Add2~551 LessThan7~450 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 12.580 ns LessThan9~460 26 COMB LAB_X21_Y8 1 " "Info: 26: + IC(0.498 ns) + CELL(0.178 ns) = 12.580 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'LessThan9~460'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan7~450 LessThan9~460 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 13.256 ns LessThan9~461 27 COMB LAB_X21_Y8 25 " "Info: 27: + IC(0.354 ns) + CELL(0.322 ns) = 13.256 ns; Loc. = LAB_X21_Y8; Fanout = 25; COMB Node = 'LessThan9~461'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan9~460 LessThan9~461 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 13.931 ns counter\[20\]~997 28 COMB LAB_X21_Y8 7 " "Info: 28: + IC(0.154 ns) + CELL(0.521 ns) = 13.931 ns; Loc. = LAB_X21_Y8; Fanout = 7; COMB Node = 'counter\[20\]~997'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LessThan9~461 counter[20]~997 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.322 ns) 15.501 ns cycleCounter~981 29 COMB LAB_X18_Y10 1 " "Info: 29: + IC(1.248 ns) + CELL(0.322 ns) = 15.501 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'cycleCounter~981'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter[20]~997 cycleCounter~981 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 15.597 ns cycleCounter\[1\] 30 REG LAB_X18_Y10 4 " "Info: 30: + IC(0.000 ns) + CELL(0.096 ns) = 15.597 ns; Loc. = LAB_X18_Y10; Fanout = 4; REG Node = 'cycleCounter\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { cycleCounter~981 cycleCounter[1] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.552 ns ( 42.01 % ) " "Info: Total cell delay = 6.552 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.045 ns ( 57.99 % ) " "Info: Total interconnect delay = 9.045 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.597 ns" { counter[5] Add0~491 Add0~493 Add0~495 Add0~496 LessThan4~395 LessThan4~397 LessThan4~400 LessThan4~398 LessThan4~399 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~551 LessThan7~450 LessThan9~460 LessThan9~461 counter[20]~997 cycleCounter~981 cycleCounter[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 2 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 2%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y0 X24_Y13 " "Info: The peak interconnect region extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm 0 " "Info: Pin \"pwm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_Pos 0 " "Info: Pin \"pwm_Pos\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_check 0 " "Info: Pin \"pwm_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "left_check 0 " "Info: Pin \"left_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "right_check 0 " "Info: Pin \"right_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posRed_check 0 " "Info: Pin \"posRed_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posBlue_check 0 " "Info: Pin \"posBlue_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posGreen_check 0 " "Info: Pin \"posGreen_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "go_check 0 " "Info: Pin \"go_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Color sorter/Color sorter/color.fit.smsg " "Info: Generated suppressed messages file H:/Year-3/Color sorter/Color sorter/color.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Allocated 249 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:45:56 2012 " "Info: Processing ended: Mon Nov 05 14:45:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:45:59 2012 " "Info: Processing started: Mon Nov 05 14:45:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off color -c color " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Allocated 196 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:46:07 2012 " "Info: Processing ended: Mon Nov 05 14:46:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:46:09 2012 " "Info: Processing started: Mon Nov 05 14:46:09 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off color -c color --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off color -c color --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[5\] register direction\[0\] 69.24 MHz 14.442 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.24 MHz between source register \"counter\[5\]\" and destination register \"direction\[0\]\" (period= 14.442 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.208 ns + Longest register register " "Info: + Longest register to register delay is 14.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[5\] 1 REG LCFF_X21_Y9_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N1; Fanout = 3; REG Node = 'counter\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.517 ns) 1.421 ns Add0~491 2 COMB LCCOMB_X22_Y10_N20 2 " "Info: 2: + IC(0.904 ns) + CELL(0.517 ns) = 1.421 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'Add0~491'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { counter[5] Add0~491 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.879 ns Add0~492 3 COMB LCCOMB_X22_Y10_N22 4 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.879 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 4; COMB Node = 'Add0~492'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~491 Add0~492 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.521 ns) 3.266 ns LessThan4~395 4 COMB LCCOMB_X22_Y9_N24 1 " "Info: 4: + IC(0.866 ns) + CELL(0.521 ns) = 3.266 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 1; COMB Node = 'LessThan4~395'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { Add0~492 LessThan4~395 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 3.881 ns LessThan4~397 5 COMB LCCOMB_X22_Y9_N26 1 " "Info: 5: + IC(0.293 ns) + CELL(0.322 ns) = 3.881 ns; Loc. = LCCOMB_X22_Y9_N26; Fanout = 1; COMB Node = 'LessThan4~397'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { LessThan4~395 LessThan4~397 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.178 ns) 4.857 ns LessThan4~400 6 COMB LCCOMB_X20_Y9_N6 1 " "Info: 6: + IC(0.798 ns) + CELL(0.178 ns) = 4.857 ns; Loc. = LCCOMB_X20_Y9_N6; Fanout = 1; COMB Node = 'LessThan4~400'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { LessThan4~397 LessThan4~400 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 5.319 ns LessThan4~398 7 COMB LCCOMB_X20_Y9_N0 1 " "Info: 7: + IC(0.284 ns) + CELL(0.178 ns) = 5.319 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 1; COMB Node = 'LessThan4~398'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { LessThan4~400 LessThan4~398 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 5.785 ns LessThan4~399 8 COMB LCCOMB_X20_Y9_N2 30 " "Info: 8: + IC(0.288 ns) + CELL(0.178 ns) = 5.785 ns; Loc. = LCCOMB_X20_Y9_N2; Fanout = 30; COMB Node = 'LessThan4~399'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { LessThan4~398 LessThan4~399 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.178 ns) 6.855 ns counter~973 9 COMB LCCOMB_X20_Y8_N24 3 " "Info: 9: + IC(0.892 ns) + CELL(0.178 ns) = 6.855 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 3; COMB Node = 'counter~973'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { LessThan4~399 counter~973 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.495 ns) 8.219 ns Add2~528 10 COMB LCCOMB_X20_Y9_N12 2 " "Info: 10: + IC(0.869 ns) + CELL(0.495 ns) = 8.219 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'Add2~528'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { counter~973 Add2~528 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.393 ns Add2~530 11 COMB LCCOMB_X20_Y9_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 8.393 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 2; COMB Node = 'Add2~530'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add2~528 Add2~530 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.473 ns Add2~532 12 COMB LCCOMB_X20_Y9_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.473 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 2; COMB Node = 'Add2~532'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~530 Add2~532 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.553 ns Add2~534 13 COMB LCCOMB_X20_Y9_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.553 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 2; COMB Node = 'Add2~534'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~532 Add2~534 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.633 ns Add2~536 14 COMB LCCOMB_X20_Y9_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.633 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 2; COMB Node = 'Add2~536'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~534 Add2~536 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.713 ns Add2~538 15 COMB LCCOMB_X20_Y9_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.713 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 2; COMB Node = 'Add2~538'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~536 Add2~538 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.793 ns Add2~540 16 COMB LCCOMB_X20_Y9_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 8.793 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 2; COMB Node = 'Add2~540'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~538 Add2~540 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.873 ns Add2~542 17 COMB LCCOMB_X20_Y9_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 8.873 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 2; COMB Node = 'Add2~542'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~540 Add2~542 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.953 ns Add2~544 18 COMB LCCOMB_X20_Y9_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.953 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 2; COMB Node = 'Add2~544'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~542 Add2~544 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.114 ns Add2~546 19 COMB LCCOMB_X20_Y9_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 9.114 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 2; COMB Node = 'Add2~546'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add2~544 Add2~546 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.194 ns Add2~548 20 COMB LCCOMB_X20_Y8_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.194 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 2; COMB Node = 'Add2~548'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~546 Add2~548 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.274 ns Add2~550 21 COMB LCCOMB_X20_Y8_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.274 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 2; COMB Node = 'Add2~550'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~548 Add2~550 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.354 ns Add2~552 22 COMB LCCOMB_X20_Y8_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.354 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 2; COMB Node = 'Add2~552'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~550 Add2~552 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.434 ns Add2~554 23 COMB LCCOMB_X20_Y8_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.434 ns; Loc. = LCCOMB_X20_Y8_N6; Fanout = 2; COMB Node = 'Add2~554'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~552 Add2~554 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.514 ns Add2~556 24 COMB LCCOMB_X20_Y8_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.514 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 2; COMB Node = 'Add2~556'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~554 Add2~556 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.972 ns Add2~557 25 COMB LCCOMB_X20_Y8_N10 4 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 9.972 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 4; COMB Node = 'Add2~557'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~556 Add2~557 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.491 ns) 11.259 ns LessThan9~458 26 COMB LCCOMB_X21_Y8_N14 1 " "Info: 26: + IC(0.796 ns) + CELL(0.491 ns) = 11.259 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 1; COMB Node = 'LessThan9~458'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { Add2~557 LessThan9~458 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 12.078 ns LessThan9~461 27 COMB LCCOMB_X21_Y8_N0 25 " "Info: 27: + IC(0.298 ns) + CELL(0.521 ns) = 12.078 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 25; COMB Node = 'LessThan9~461'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { LessThan9~458 LessThan9~461 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.178 ns) 13.181 ns direction\[1\]~45 28 COMB LCCOMB_X20_Y10_N24 1 " "Info: 28: + IC(0.925 ns) + CELL(0.178 ns) = 13.181 ns; Loc. = LCCOMB_X20_Y10_N24; Fanout = 1; COMB Node = 'direction\[1\]~45'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { LessThan9~461 direction[1]~45 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.758 ns) 14.208 ns direction\[0\] 29 REG LCFF_X20_Y10_N9 3 " "Info: 29: + IC(0.269 ns) + CELL(0.758 ns) = 14.208 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 3; REG Node = 'direction\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { direction[1]~45 direction[0] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.726 ns ( 47.34 % ) " "Info: Total cell delay = 6.726 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.482 ns ( 52.66 % ) " "Info: Total interconnect delay = 7.482 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.208 ns" { counter[5] Add0~491 Add0~492 LessThan4~395 LessThan4~397 LessThan4~400 LessThan4~398 LessThan4~399 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.208 ns" { counter[5] Add0~491 Add0~492 LessThan4~395 LessThan4~397 LessThan4~400 LessThan4~398 LessThan4~399 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } { 0.000ns 0.904ns 0.000ns 0.866ns 0.293ns 0.798ns 0.284ns 0.288ns 0.892ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.298ns 0.925ns 0.269ns } { 0.000ns 0.517ns 0.458ns 0.521ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.521ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns direction\[0\] 3 REG LCFF_X20_Y10_N9 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 3; REG Node = 'direction\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl direction[0] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl direction[0] } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.850 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns counter\[5\] 3 REG LCFF_X21_Y9_N1 3 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X21_Y9_N1; Fanout = 3; REG Node = 'counter\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl counter[5] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl counter[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk clk~combout clk~clkctrl counter[5] } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl direction[0] } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl counter[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk clk~combout clk~clkctrl counter[5] } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.208 ns" { counter[5] Add0~491 Add0~492 LessThan4~395 LessThan4~397 LessThan4~400 LessThan4~398 LessThan4~399 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.208 ns" { counter[5] Add0~491 Add0~492 LessThan4~395 LessThan4~397 LessThan4~400 LessThan4~398 LessThan4~399 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } { 0.000ns 0.904ns 0.000ns 0.866ns 0.293ns 0.798ns 0.284ns 0.288ns 0.892ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.298ns 0.925ns 0.269ns } { 0.000ns 0.517ns 0.458ns 0.521ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.521ns 0.178ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl direction[0] } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl counter[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk clk~combout clk~clkctrl counter[5] } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "direction\[0\] posGreen clk 14.571 ns register " "Info: tsu for register \"direction\[0\]\" (data pin = \"posGreen\", clock pin = \"clk\") is 14.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.464 ns + Longest pin register " "Info: + Longest pin to register delay is 17.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns posGreen 1 PIN PIN_A15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 5; PIN Node = 'posGreen'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posGreen } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.677 ns) + CELL(0.177 ns) 7.717 ns posBlue_check~178 2 COMB LCCOMB_X23_Y10_N10 3 " "Info: 2: + IC(6.677 ns) + CELL(0.177 ns) = 7.717 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 3; COMB Node = 'posBlue_check~178'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { posGreen posBlue_check~178 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.322 ns) 8.869 ns positioning~122 3 COMB LCCOMB_X20_Y10_N16 32 " "Info: 3: + IC(0.830 ns) + CELL(0.322 ns) = 8.869 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 32; COMB Node = 'positioning~122'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { posBlue_check~178 positioning~122 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.322 ns) 10.111 ns counter~973 4 COMB LCCOMB_X20_Y8_N24 3 " "Info: 4: + IC(0.920 ns) + CELL(0.322 ns) = 10.111 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 3; COMB Node = 'counter~973'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { positioning~122 counter~973 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.495 ns) 11.475 ns Add2~528 5 COMB LCCOMB_X20_Y9_N12 2 " "Info: 5: + IC(0.869 ns) + CELL(0.495 ns) = 11.475 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'Add2~528'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { counter~973 Add2~528 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.649 ns Add2~530 6 COMB LCCOMB_X20_Y9_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 11.649 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 2; COMB Node = 'Add2~530'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add2~528 Add2~530 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.729 ns Add2~532 7 COMB LCCOMB_X20_Y9_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 11.729 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 2; COMB Node = 'Add2~532'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~530 Add2~532 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.809 ns Add2~534 8 COMB LCCOMB_X20_Y9_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 11.809 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 2; COMB Node = 'Add2~534'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~532 Add2~534 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.889 ns Add2~536 9 COMB LCCOMB_X20_Y9_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 11.889 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 2; COMB Node = 'Add2~536'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~534 Add2~536 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.969 ns Add2~538 10 COMB LCCOMB_X20_Y9_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 11.969 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 2; COMB Node = 'Add2~538'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~536 Add2~538 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.049 ns Add2~540 11 COMB LCCOMB_X20_Y9_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 12.049 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 2; COMB Node = 'Add2~540'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~538 Add2~540 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.129 ns Add2~542 12 COMB LCCOMB_X20_Y9_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 12.129 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 2; COMB Node = 'Add2~542'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~540 Add2~542 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.209 ns Add2~544 13 COMB LCCOMB_X20_Y9_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 12.209 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 2; COMB Node = 'Add2~544'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~542 Add2~544 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.370 ns Add2~546 14 COMB LCCOMB_X20_Y9_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 12.370 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 2; COMB Node = 'Add2~546'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add2~544 Add2~546 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.450 ns Add2~548 15 COMB LCCOMB_X20_Y8_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 12.450 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 2; COMB Node = 'Add2~548'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~546 Add2~548 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.530 ns Add2~550 16 COMB LCCOMB_X20_Y8_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 12.530 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 2; COMB Node = 'Add2~550'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~548 Add2~550 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.610 ns Add2~552 17 COMB LCCOMB_X20_Y8_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 12.610 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 2; COMB Node = 'Add2~552'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~550 Add2~552 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.690 ns Add2~554 18 COMB LCCOMB_X20_Y8_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.690 ns; Loc. = LCCOMB_X20_Y8_N6; Fanout = 2; COMB Node = 'Add2~554'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~552 Add2~554 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.770 ns Add2~556 19 COMB LCCOMB_X20_Y8_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.770 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 2; COMB Node = 'Add2~556'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~554 Add2~556 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.228 ns Add2~557 20 COMB LCCOMB_X20_Y8_N10 4 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 13.228 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 4; COMB Node = 'Add2~557'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~556 Add2~557 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.491 ns) 14.515 ns LessThan9~458 21 COMB LCCOMB_X21_Y8_N14 1 " "Info: 21: + IC(0.796 ns) + CELL(0.491 ns) = 14.515 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 1; COMB Node = 'LessThan9~458'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { Add2~557 LessThan9~458 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 15.334 ns LessThan9~461 22 COMB LCCOMB_X21_Y8_N0 25 " "Info: 22: + IC(0.298 ns) + CELL(0.521 ns) = 15.334 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 25; COMB Node = 'LessThan9~461'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { LessThan9~458 LessThan9~461 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.178 ns) 16.437 ns direction\[1\]~45 23 COMB LCCOMB_X20_Y10_N24 1 " "Info: 23: + IC(0.925 ns) + CELL(0.178 ns) = 16.437 ns; Loc. = LCCOMB_X20_Y10_N24; Fanout = 1; COMB Node = 'direction\[1\]~45'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { LessThan9~461 direction[1]~45 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.758 ns) 17.464 ns direction\[0\] 24 REG LCFF_X20_Y10_N9 3 " "Info: 24: + IC(0.269 ns) + CELL(0.758 ns) = 17.464 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 3; REG Node = 'direction\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { direction[1]~45 direction[0] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.880 ns ( 33.67 % ) " "Info: Total cell delay = 5.880 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.584 ns ( 66.33 % ) " "Info: Total interconnect delay = 11.584 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.464 ns" { posGreen posBlue_check~178 positioning~122 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "17.464 ns" { posGreen posGreen~combout posBlue_check~178 positioning~122 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } { 0.000ns 0.000ns 6.677ns 0.830ns 0.920ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.298ns 0.925ns 0.269ns } { 0.000ns 0.863ns 0.177ns 0.322ns 0.322ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.521ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns direction\[0\] 3 REG LCFF_X20_Y10_N9 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 3; REG Node = 'direction\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl direction[0] } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl direction[0] } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.464 ns" { posGreen posBlue_check~178 positioning~122 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "17.464 ns" { posGreen posGreen~combout posBlue_check~178 positioning~122 counter~973 Add2~528 Add2~530 Add2~532 Add2~534 Add2~536 Add2~538 Add2~540 Add2~542 Add2~544 Add2~546 Add2~548 Add2~550 Add2~552 Add2~554 Add2~556 Add2~557 LessThan9~458 LessThan9~461 direction[1]~45 direction[0] } { 0.000ns 0.000ns 6.677ns 0.830ns 0.920ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.298ns 0.925ns 0.269ns } { 0.000ns 0.863ns 0.177ns 0.322ns 0.322ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.491ns 0.521ns 0.178ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl direction[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl direction[0] } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk go_check go_check~reg0 9.160 ns register " "Info: tco from clock \"clk\" to destination pin \"go_check\" through register \"go_check~reg0\" is 9.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.856 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns go_check~reg0 3 REG LCFF_X25_Y10_N5 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X25_Y10_N5; Fanout = 1; REG Node = 'go_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk~clkctrl go_check~reg0 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl go_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk clk~combout clk~clkctrl go_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.027 ns + Longest register pin " "Info: + Longest register to pin delay is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns go_check~reg0 1 REG LCFF_X25_Y10_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N5; Fanout = 1; REG Node = 'go_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { go_check~reg0 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.217 ns) + CELL(2.810 ns) 6.027 ns go_check 2 PIN PIN_R17 0 " "Info: 2: + IC(3.217 ns) + CELL(2.810 ns) = 6.027 ns; Loc. = PIN_R17; Fanout = 0; PIN Node = 'go_check'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { go_check~reg0 go_check } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 46.62 % ) " "Info: Total cell delay = 2.810 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.217 ns ( 53.38 % ) " "Info: Total interconnect delay = 3.217 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { go_check~reg0 go_check } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { go_check~reg0 go_check } { 0.000ns 3.217ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl go_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk clk~combout clk~clkctrl go_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { go_check~reg0 go_check } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { go_check~reg0 go_check } { 0.000ns 3.217ns } { 0.000ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "posBlue_check~reg0 posBlue clk -4.363 ns register " "Info: th for register \"posBlue_check~reg0\" (data pin = \"posBlue\", clock pin = \"clk\") is -4.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.856 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns posBlue_check~reg0 3 REG LCFF_X23_Y10_N5 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X23_Y10_N5; Fanout = 2; REG Node = 'posBlue_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk~clkctrl posBlue_check~reg0 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl posBlue_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk clk~combout clk~clkctrl posBlue_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.505 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns posBlue 1 PIN PIN_A16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A16; Fanout = 6; PIN Node = 'posBlue'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posBlue } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.358 ns) + CELL(0.178 ns) 7.409 ns posBlue_check~179 2 COMB LCCOMB_X23_Y10_N4 1 " "Info: 2: + IC(6.358 ns) + CELL(0.178 ns) = 7.409 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'posBlue_check~179'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { posBlue posBlue_check~179 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.505 ns posBlue_check~reg0 3 REG LCFF_X23_Y10_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.505 ns; Loc. = LCFF_X23_Y10_N5; Fanout = 2; REG Node = 'posBlue_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { posBlue_check~179 posBlue_check~reg0 } "NODE_NAME" } } { "color.v" "" { Text "H:/Year-3/Color sorter/Color sorter/color.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 15.28 % ) " "Info: Total cell delay = 1.147 ns ( 15.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.358 ns ( 84.72 % ) " "Info: Total interconnect delay = 6.358 ns ( 84.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { posBlue posBlue_check~179 posBlue_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { posBlue posBlue~combout posBlue_check~179 posBlue_check~reg0 } { 0.000ns 0.000ns 6.358ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl posBlue_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk clk~combout clk~clkctrl posBlue_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { posBlue posBlue_check~179 posBlue_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { posBlue posBlue~combout posBlue_check~179 posBlue_check~reg0 } { 0.000ns 0.000ns 6.358ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Allocated 145 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:46:13 2012 " "Info: Processing ended: Mon Nov 05 14:46:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 14:46:14 2012 " "Info: Processing started: Mon Nov 05 14:46:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off color -c color " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "color.vo color_v.sdo H:/Year-3/Color sorter/Color sorter/simulation/modelsim/ simulation " "Info: Generated files \"color.vo\" and \"color_v.sdo\" in directory \"H:/Year-3/Color sorter/Color sorter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 14:46:18 2012 " "Info: Processing ended: Mon Nov 05 14:46:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
