(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-10-11T20:13:37Z")
 (DESIGN "CS301_Class")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "CS301_Class")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb M1_QA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M1_QA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M1_QB\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M1_QB\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M2_QA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M2_QA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M2_QB\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb M2_QB\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RF_BT_SELECT\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb eoc.clock (0.000:0.000:0.000))
    (INTERCONNECT M1_IN1\(0\).pad_out M1_IN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_IN2\(0\).pad_out M1_IN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_IN1\(0\).pad_out M2_IN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_IN2\(0\).pad_out M2_IN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_TS\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_M2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1880.q Tx_1\(0\).pin_input (6.007:6.007:6.007))
    (INTERCONNECT \\PWM_1\:PWMHW\\.cmp M1_IN1\(0\).pin_input (4.142:4.142:4.142))
    (INTERCONNECT \\PWM_1\:PWMHW\\.cmp Net_4790.main_0 (5.914:5.914:5.914))
    (INTERCONNECT \\PWM_2\:PWMHW\\.cmp M2_IN1\(0\).pin_input (8.016:8.016:8.016))
    (INTERCONNECT \\PWM_2\:PWMHW\\.cmp Net_368.main_0 (6.634:6.634:6.634))
    (INTERCONNECT Rx_2\(0\).fb Rx_2\(0\)_SYNC.in (5.298:5.298:5.298))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART\:BUART\:pollcount_0\\.main_5 (3.566:3.566:3.566))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART\:BUART\:pollcount_1\\.main_6 (3.566:3.566:3.566))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART\:BUART\:rx_last\\.main_2 (3.392:3.392:3.392))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART\:BUART\:rx_postpoll\\.main_4 (2.641:2.641:2.641))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART\:BUART\:rx_state_2\\.main_11 (6.634:6.634:6.634))
    (INTERCONNECT \\RF_BT_SELECT\:Sync\:ctrl_reg\\.control_0 \\UART\:BUART\:pollcount_0\\.main_3 (3.250:3.250:3.250))
    (INTERCONNECT \\RF_BT_SELECT\:Sync\:ctrl_reg\\.control_0 \\UART\:BUART\:pollcount_1\\.main_4 (3.250:3.250:3.250))
    (INTERCONNECT \\RF_BT_SELECT\:Sync\:ctrl_reg\\.control_0 \\UART\:BUART\:rx_last\\.main_0 (3.202:3.202:3.202))
    (INTERCONNECT \\RF_BT_SELECT\:Sync\:ctrl_reg\\.control_0 \\UART\:BUART\:rx_postpoll\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\RF_BT_SELECT\:Sync\:ctrl_reg\\.control_0 \\UART\:BUART\:rx_state_2\\.main_9 (4.122:4.122:4.122))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (7.165:7.165:7.165))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_0\\.main_4 (3.569:3.569:3.569))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_1\\.main_5 (3.569:3.569:3.569))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_last\\.main_1 (3.405:3.405:3.405))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_postpoll\\.main_3 (2.641:2.641:2.641))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_state_2\\.main_10 (4.321:4.321:4.321))
    (INTERCONNECT Net_368.q M2_IN2\(0\).pin_input (7.382:7.382:7.382))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\ADC1\:SAR\:ADC_SAR\\.next \\ADC1\:bSAR_SEQ\:cnt_enable\\.main_0 (8.052:8.052:8.052))
    (INTERCONNECT Net_4670.q \\ADC1\:IRQ\\.interrupt (11.318:11.318:11.318))
    (INTERCONNECT Net_4670.q \\ADC1\:bSAR_SEQ\:EOCSts\\.status_0 (5.446:5.446:5.446))
    (INTERCONNECT Net_4670.q \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (2.305:2.305:2.305))
    (INTERCONNECT Net_4670.q eoc.interrupt (12.992:12.992:12.992))
    (INTERCONNECT Net_4790.q M1_IN2\(0\).pin_input (5.815:5.815:5.815))
    (INTERCONNECT M1_QA\(0\).fb M1_QA\(0\)_SYNC.in (8.073:8.073:8.073))
    (INTERCONNECT M1_QA\(0\)_SYNC.out \\QuadDec_M1\:bQuadDec\:quad_A_delayed_0\\.main_0 (2.831:2.831:2.831))
    (INTERCONNECT M1_QB\(0\).fb M1_QB\(0\)_SYNC.in (5.209:5.209:5.209))
    (INTERCONNECT M1_QB\(0\)_SYNC.out \\QuadDec_M1\:bQuadDec\:quad_B_delayed_0\\.main_0 (2.267:2.267:2.267))
    (INTERCONNECT M2_QA\(0\).fb M2_QA\(0\)_SYNC.in (6.650:6.650:6.650))
    (INTERCONNECT M2_QA\(0\)_SYNC.out \\QuadDec_M2\:bQuadDec\:quad_A_delayed_0\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT M2_QB\(0\).fb M2_QB\(0\)_SYNC.in (7.463:7.463:7.463))
    (INTERCONNECT M2_QB\(0\)_SYNC.out \\QuadDec_M2\:bQuadDec\:quad_B_delayed_0\\.main_0 (3.678:3.678:3.678))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (6.843:6.843:6.843))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (9.203:9.203:9.203))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (6.843:6.843:6.843))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (7.615:7.615:7.615))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (7.273:7.273:7.273))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (7.615:7.615:7.615))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (9.203:9.203:9.203))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (8.802:8.802:8.802))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (12.666:12.666:12.666))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (9.203:9.203:9.203))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (8.802:8.802:8.802))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (6.369:6.369:6.369))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (12.666:12.666:12.666))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (7.745:7.745:7.745))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (7.745:7.745:7.745))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (6.369:6.369:6.369))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (10.439:10.439:10.439))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (6.369:6.369:6.369))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (10.439:10.439:10.439))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (6.369:6.369:6.369))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (8.802:8.802:8.802))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (8.602:8.602:8.602))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (7.273:7.273:7.273))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (7.615:7.615:7.615))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (7.273:7.273:7.273))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (6.371:6.371:6.371))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (12.648:12.648:12.648))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (12.666:12.666:12.666))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (7.273:7.273:7.273))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (9.203:9.203:9.203))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (8.602:8.602:8.602))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (7.615:7.615:7.615))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (6.843:6.843:6.843))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (12.666:12.666:12.666))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (7.736:7.736:7.736))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (6.843:6.843:6.843))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (10.439:10.439:10.439))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (7.745:7.745:7.745))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (12.648:12.648:12.648))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (12.648:12.648:12.648))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (8.602:8.602:8.602))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_8 (2.844:2.844:2.844))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.201:5.201:5.201))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (6.370:6.370:6.370))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (7.810:7.810:7.810))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (6.370:6.370:6.370))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (11.762:11.762:11.762))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (5.043:5.043:5.043))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (9.149:9.149:9.149))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (6.814:6.814:6.814))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (11.762:11.762:11.762))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (5.434:5.434:5.434))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (11.724:11.724:11.724))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (11.762:11.762:11.762))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (5.043:5.043:5.043))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (6.791:6.791:6.791))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (10.222:10.222:10.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (7.810:7.810:7.810))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (12.503:12.503:12.503))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.246:8.246:8.246))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (14.913:14.913:14.913))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (11.724:11.724:11.724))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (7.810:7.810:7.810))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (12.503:12.503:12.503))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (14.913:14.913:14.913))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (4.379:4.379:4.379))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (5.434:5.434:5.434))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (4.379:4.379:4.379))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (10.222:10.222:10.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (5.434:5.434:5.434))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.222:10.222:10.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (6.791:6.791:6.791))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.235:10.235:10.235))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (10.235:10.235:10.235))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (12.503:12.503:12.503))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (10.222:10.222:10.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (5.454:5.454:5.454))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (9.149:9.149:9.149))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (5.043:5.043:5.043))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (8.246:8.246:8.246))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (9.149:9.149:9.149))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (8.246:8.246:8.246))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (14.358:14.358:14.358))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (14.913:14.913:14.913))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (6.814:6.814:6.814))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (9.149:9.149:9.149))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (7.810:7.810:7.810))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (5.454:5.454:5.454))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (5.043:5.043:5.043))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (11.724:11.724:11.724))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (6.370:6.370:6.370))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (14.913:14.913:14.913))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (5.733:5.733:5.733))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (6.370:6.370:6.370))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (10.235:10.235:10.235))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (5.434:5.434:5.434))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (11.762:11.762:11.762))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (4.379:4.379:4.379))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (14.358:14.358:14.358))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (6.791:6.791:6.791))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (14.358:14.358:14.358))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (11.724:11.724:11.724))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (5.454:5.454:5.454))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_8 (4.720:4.720:4.720))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (7.473:7.473:7.473))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (18.712:18.712:18.712))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (3.793:3.793:3.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (7.256:7.256:7.256))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (18.712:18.712:18.712))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (5.675:5.675:5.675))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (19.007:19.007:19.007))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (18.712:18.712:18.712))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (3.793:3.793:3.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (7.265:7.265:7.265))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (11.824:11.824:11.824))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (7.473:7.473:7.473))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (20.329:20.329:20.329))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (9.048:9.048:9.048))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (16.110:16.110:16.110))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (19.007:19.007:19.007))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (7.473:7.473:7.473))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (20.329:20.329:20.329))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (8.100:8.100:8.100))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (16.110:16.110:16.110))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (5.675:5.675:5.675))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (11.824:11.824:11.824))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (8.100:8.100:8.100))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (5.675:5.675:5.675))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (11.824:11.824:11.824))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (7.265:7.265:7.265))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (11.881:11.881:11.881))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (8.100:8.100:8.100))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (11.881:11.881:11.881))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (8.100:8.100:8.100))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (20.329:20.329:20.329))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (11.824:11.824:11.824))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (7.254:7.254:7.254))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (3.793:3.793:3.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (9.048:9.048:9.048))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (9.048:9.048:9.048))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (15.512:15.512:15.512))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (16.110:16.110:16.110))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (7.256:7.256:7.256))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (7.473:7.473:7.473))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (7.254:7.254:7.254))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (3.793:3.793:3.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (19.007:19.007:19.007))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (16.110:16.110:16.110))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (4.726:4.726:4.726))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (11.881:11.881:11.881))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (5.675:5.675:5.675))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (18.712:18.712:18.712))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (15.512:15.512:15.512))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (7.265:7.265:7.265))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (15.512:15.512:15.512))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (19.007:19.007:19.007))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (7.254:7.254:7.254))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_6 (11.398:11.398:11.398))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_6 (12.452:12.452:12.452))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (14.777:14.777:14.777))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (10.123:10.123:10.123))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (12.972:12.972:12.972))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (7.308:7.308:7.308))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (11.398:11.398:11.398))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (10.123:10.123:10.123))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (11.383:11.383:11.383))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (10.132:10.132:10.132))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (10.123:10.123:10.123))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (12.972:12.972:12.972))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (10.551:10.551:10.551))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (6.381:6.381:6.381))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (14.777:14.777:14.777))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (16.400:16.400:16.400))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (7.115:7.115:7.115))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (8.303:8.303:8.303))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (10.132:10.132:10.132))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (14.777:14.777:14.777))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (16.400:16.400:16.400))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (8.222:8.222:8.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (8.303:8.303:8.303))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (12.033:12.033:12.033))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (11.383:11.383:11.383))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (12.033:12.033:12.033))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (6.381:6.381:6.381))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (8.222:8.222:8.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (11.383:11.383:11.383))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (6.381:6.381:6.381))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (10.551:10.551:10.551))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (8.222:8.222:8.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (8.222:8.222:8.222))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (16.400:16.400:16.400))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (6.381:6.381:6.381))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (11.399:11.399:11.399))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (7.308:7.308:7.308))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (12.972:12.972:12.972))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (7.115:7.115:7.115))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (7.308:7.308:7.308))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (7.115:7.115:7.115))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (8.303:8.303:8.303))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (11.398:11.398:11.398))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (7.308:7.308:7.308))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (14.777:14.777:14.777))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (11.399:11.399:11.399))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (12.972:12.972:12.972))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (10.132:10.132:10.132))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (8.303:8.303:8.303))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (12.258:12.258:12.258))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (11.383:11.383:11.383))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (10.123:10.123:10.123))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (12.033:12.033:12.033))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (10.551:10.551:10.551))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (10.132:10.132:10.132))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (11.399:11.399:11.399))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_4 (13.035:13.035:13.035))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_4 (11.793:11.793:11.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (6.593:6.593:6.593))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (14.336:14.336:14.336))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (6.593:6.593:6.593))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (8.662:8.662:8.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (12.448:12.448:12.448))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (6.279:6.279:6.279))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (13.035:13.035:13.035))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (8.662:8.662:8.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (12.042:12.042:12.042))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (8.676:8.676:8.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (8.662:8.662:8.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (12.448:12.448:12.448))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (9.496:9.496:9.496))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (14.336:14.336:14.336))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (14.387:14.387:14.387))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (8.676:8.676:8.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (14.336:14.336:14.336))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (14.387:14.387:14.387))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.182:7.182:7.182))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (11.240:11.240:11.240))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (12.042:12.042:12.042))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (11.240:11.240:11.240))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (7.182:7.182:7.182))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (12.042:12.042:12.042))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (9.496:9.496:9.496))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (7.182:7.182:7.182))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (7.182:7.182:7.182))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (14.387:14.387:14.387))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (12.495:12.495:12.495))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (6.279:6.279:6.279))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (12.448:12.448:12.448))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (6.279:6.279:6.279))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (9.418:9.418:9.418))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (13.035:13.035:13.035))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (6.279:6.279:6.279))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (14.336:14.336:14.336))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (12.495:12.495:12.495))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (12.448:12.448:12.448))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (8.676:8.676:8.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (6.593:6.593:6.593))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (12.462:12.462:12.462))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (6.593:6.593:6.593))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (12.042:12.042:12.042))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (8.662:8.662:8.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (11.240:11.240:11.240))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (9.418:9.418:9.418))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (9.496:9.496:9.496))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (9.418:9.418:9.418))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (8.676:8.676:8.676))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (12.495:12.495:12.495))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_2 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.645:4.645:4.645))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (8.836:8.836:8.836))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (7.395:7.395:7.395))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (8.836:8.836:8.836))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (21.221:21.221:21.221))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (21.221:21.221:21.221))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (6.662:6.662:6.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (23.606:23.606:23.606))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (21.221:21.221:21.221))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (7.694:7.694:7.694))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (14.973:14.973:14.973))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (7.395:7.395:7.395))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (24.936:24.936:24.936))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (10.259:10.259:10.259))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (17.422:17.422:17.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (23.606:23.606:23.606))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (7.395:7.395:7.395))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (24.936:24.936:24.936))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (10.542:10.542:10.542))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (17.422:17.422:17.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (4.656:4.656:4.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (6.662:6.662:6.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (4.656:4.656:4.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (14.973:14.973:14.973))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (10.542:10.542:10.542))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (6.662:6.662:6.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (14.973:14.973:14.973))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (7.694:7.694:7.694))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (14.991:14.991:14.991))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (10.542:10.542:10.542))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (14.991:14.991:14.991))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (10.542:10.542:10.542))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (24.936:24.936:24.936))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (14.973:14.973:14.973))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (6.728:6.728:6.728))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (10.259:10.259:10.259))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (10.259:10.259:10.259))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (17.978:17.978:17.978))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (17.422:17.422:17.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (7.395:7.395:7.395))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (6.728:6.728:6.728))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (23.606:23.606:23.606))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (8.836:8.836:8.836))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (17.422:17.422:17.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (3.949:3.949:3.949))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (8.836:8.836:8.836))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (14.991:14.991:14.991))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (6.662:6.662:6.662))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (21.221:21.221:21.221))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (4.656:4.656:4.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (17.978:17.978:17.978))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (7.694:7.694:7.694))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (17.978:17.978:17.978))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (23.606:23.606:23.606))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (6.728:6.728:6.728))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_0 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_0 (7.653:7.653:7.653))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (20.652:20.652:20.652))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (14.422:14.422:14.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (20.652:20.652:20.652))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (11.866:11.866:11.866))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (7.656:7.656:7.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (18.214:18.214:18.214))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (11.866:11.866:11.866))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (11.877:11.877:11.877))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (11.866:11.866:11.866))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (7.656:7.656:7.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (16.655:16.655:16.655))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (14.422:14.422:14.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (12.793:12.793:12.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (19.733:19.733:19.733))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (13.055:13.055:13.055))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (11.877:11.877:11.877))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (14.422:14.422:14.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (12.793:12.793:12.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (13.055:13.055:13.055))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (16.655:16.655:16.655))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (16.655:16.655:16.655))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (16.636:16.636:16.636))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (16.636:16.636:16.636))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (12.793:12.793:12.793))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (16.655:16.655:16.655))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (6.443:6.443:6.443))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (18.214:18.214:18.214))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (7.656:7.656:7.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (19.733:19.733:19.733))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (18.214:18.214:18.214))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (19.733:19.733:19.733))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (13.055:13.055:13.055))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (18.214:18.214:18.214))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (14.422:14.422:14.422))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (6.443:6.443:6.443))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (7.656:7.656:7.656))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (11.877:11.877:11.877))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (20.652:20.652:20.652))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (13.055:13.055:13.055))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (5.067:5.067:5.067))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (20.652:20.652:20.652))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (16.636:16.636:16.636))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (11.866:11.866:11.866))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (7.643:7.643:7.643))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (11.877:11.877:11.877))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (6.443:6.443:6.443))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.q leftIntersectionSensor\(0\).pin_input (6.586:6.586:6.586))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.q leftLineSensor\(0\).pin_input (7.945:7.945:7.945))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.q middleLineSensor\(0\).pin_input (9.746:9.746:9.746))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.q turnCompleteSensor\(0\).pin_input (6.594:6.594:6.594))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.q rightLineSensor\(0\).pin_input (7.514:7.514:7.514))
    (INTERCONNECT \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.q rightIntersectionSensor\(0\).pin_input (5.901:5.901:5.901))
    (INTERCONNECT \\ADC1\:TempBuf\\.termout \\ADC1\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC1\:SAR\:ADC_SAR\\.eof_udb \\ADC1\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC1\:Sync\:genblk1\[0\]\:INST\\.out \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.931:2.931:2.931))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_4670.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.603:2.603:2.603))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC1\:bSAR_SEQ\:nrq_reg\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:cnt_enable\\.q \\ADC1\:bSAR_SEQ\:ChannelCounter\\.enable (5.981:5.981:5.981))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_0 Net_4670.clk_en (3.432:3.432:3.432))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC1\:bSAR_SEQ\:ChannelCounter\\.clk_en (8.051:8.051:8.051))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC1\:bSAR_SEQ\:EOCSts\\.clk_en (4.359:4.359:4.359))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC1\:bSAR_SEQ\:nrq_reg\\.clk_en (3.432:3.432:3.432))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC1\:bSAR_SEQ\:ChannelCounter\\.load (7.015:7.015:7.015))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC1\:bSAR_SEQ\:cnt_enable\\.main_1 (4.276:4.276:4.276))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:nrq_reg\\.q Net_4670.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.552:2.552:2.552))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.543:2.543:2.543))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.569:2.569:2.569))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.559:2.559:2.559))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_7 (3.591:3.591:3.591))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_7 (2.842:2.842:2.842))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.583:6.583:6.583))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_5 (3.916:3.916:3.916))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_5 (2.554:2.554:2.554))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.main_0 (6.743:6.743:6.743))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_3 (3.439:3.439:3.439))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_3 (2.570:2.570:2.570))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.main_0 (2.561:2.561:2.561))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC1\:AMuxHw_2_Decoder_is_active\\.main_1 (3.284:3.284:3.284))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC1\:AMuxHw_2_Decoder_is_active_split\\.main_1 (2.540:2.540:2.540))
    (INTERCONNECT \\ADC1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.284:3.284:3.284))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_4670.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC1\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\ADC1\:SAR\:ADC_SAR\\.clk_udb (8.943:8.943:8.943))
    (INTERCONNECT \\ADC1\:FinalBuf\\.termout \\ADC1\:Sync\:genblk1\[0\]\:INST\\.in (5.996:5.996:5.996))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.838:2.838:2.838))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.838:2.838:2.838))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_M1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.498:3.498:3.498))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.013:4.013:4.013))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.245:2.245:2.245))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M1\:Net_1275\\.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M1\:Net_530\\.main_2 (3.193:3.193:3.193))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M1\:Net_611\\.main_2 (3.193:3.193:3.193))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.716:2.716:2.716))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.711:2.711:2.711))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.957:5.957:5.957))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:reload\\.main_1 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.822:5.822:5.822))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.323:5.323:5.323))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.339:4.339:4.339))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M1\:Net_1275\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.867:2.867:2.867))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.900:2.900:2.900))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.854:2.854:2.854))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.859:2.859:2.859))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_M1\:Net_1203\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.972:4.972:4.972))
    (INTERCONNECT \\QuadDec_M1\:Net_1203\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (5.503:5.503:5.503))
    (INTERCONNECT \\QuadDec_M1\:Net_1203\\.q \\QuadDec_M1\:Net_1203_split\\.main_1 (4.248:4.248:4.248))
    (INTERCONNECT \\QuadDec_M1\:Net_1203_split\\.q \\QuadDec_M1\:Net_1203\\.main_5 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.673:6.673:6.673))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.669:6.669:6.669))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Net_1251\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Net_1251_split\\.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Net_530\\.main_1 (4.878:4.878:4.878))
    (INTERCONNECT \\QuadDec_M1\:Net_1251\\.q \\QuadDec_M1\:Net_611\\.main_1 (4.878:4.878:4.878))
    (INTERCONNECT \\QuadDec_M1\:Net_1251_split\\.q \\QuadDec_M1\:Net_1251\\.main_7 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:reload\\.main_0 (3.452:3.452:3.452))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.388:6.388:6.388))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Net_1203_split\\.main_0 (5.813:5.813:5.813))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Net_1251\\.main_1 (10.079:10.079:10.079))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Net_1251_split\\.main_1 (7.971:7.971:7.971))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:Net_1260\\.main_0 (3.985:3.985:3.985))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:bQuadDec\:Stsreg\\.status_2 (11.591:11.591:11.591))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_0 (3.985:3.985:3.985))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_0 (10.079:10.079:10.079))
    (INTERCONNECT \\QuadDec_M1\:Net_1260\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_0 (7.040:7.040:7.040))
    (INTERCONNECT \\QuadDec_M1\:Net_1275\\.q \\QuadDec_M1\:Net_530\\.main_0 (4.792:4.792:4.792))
    (INTERCONNECT \\QuadDec_M1\:Net_1275\\.q \\QuadDec_M1\:Net_611\\.main_0 (4.792:4.792:4.792))
    (INTERCONNECT \\QuadDec_M1\:Net_530\\.q \\QuadDec_M1\:bQuadDec\:Stsreg\\.status_0 (4.434:4.434:4.434))
    (INTERCONNECT \\QuadDec_M1\:Net_611\\.q \\QuadDec_M1\:bQuadDec\:Stsreg\\.status_1 (4.422:4.422:4.422))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:Net_1203\\.main_2 (3.481:3.481:3.481))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:Net_1203_split\\.main_4 (3.462:3.462:3.462))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:Net_1251\\.main_4 (7.622:7.622:7.622))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:Net_1251_split\\.main_4 (6.055:6.055:6.055))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:Net_1260\\.main_1 (2.534:2.534:2.534))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:bQuadDec\:Stsreg\\.status_3 (8.619:8.619:8.619))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_3 (2.534:2.534:2.534))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_3 (7.622:7.622:7.622))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:error\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_3 (5.135:5.135:5.135))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_M1\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_M1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:Net_1203\\.main_0 (3.529:3.529:3.529))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:Net_1203_split\\.main_2 (3.938:3.938:3.938))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:Net_1251\\.main_2 (7.552:7.552:7.552))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:Net_1251_split\\.main_2 (6.635:6.635:6.635))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_1 (5.386:5.386:5.386))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.main_3 (4.512:4.512:4.512))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_1 (7.552:7.552:7.552))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_1 (6.707:6.707:6.707))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_M1\:bQuadDec\:quad_B_delayed_1\\.main_0 (4.506:4.506:4.506))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.main_0 (2.860:2.860:2.860))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_M1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.main_1 (3.960:3.960:3.960))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.main_2 (3.649:3.649:3.649))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:Net_1203\\.main_1 (3.429:3.429:3.429))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:Net_1203_split\\.main_3 (3.424:3.424:3.424))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:Net_1251\\.main_3 (6.598:6.598:6.598))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:Net_1251_split\\.main_3 (5.680:5.680:5.680))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_2 (4.163:4.163:4.163))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.main_3 (3.297:3.297:3.297))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_2 (6.598:6.598:6.598))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_2 (4.744:4.744:4.744))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:Net_1203\\.main_4 (7.838:7.838:7.838))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:Net_1203_split\\.main_6 (7.269:7.269:7.269))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:Net_1251\\.main_6 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:Net_1251_split\\.main_6 (3.198:3.198:3.198))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:Net_1260\\.main_3 (7.744:7.744:7.744))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_5 (7.744:7.744:7.744))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_5 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_0\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_5 (5.614:5.614:5.614))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:Net_1203\\.main_3 (5.165:5.165:5.165))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:Net_1203_split\\.main_5 (5.464:5.464:5.464))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:Net_1251\\.main_5 (5.448:5.448:5.448))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:Net_1251_split\\.main_5 (4.533:4.533:4.533))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:Net_1260\\.main_2 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:bQuadDec\:error\\.main_4 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:bQuadDec\:state_0\\.main_4 (5.448:5.448:5.448))
    (INTERCONNECT \\QuadDec_M1\:bQuadDec\:state_1\\.q \\QuadDec_M1\:bQuadDec\:state_1\\.main_4 (4.643:4.643:4.643))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_M2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (4.531:4.531:4.531))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (8.533:8.533:8.533))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (9.080:9.080:9.080))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (4.012:4.012:4.012))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:reload\\.main_2 (6.578:6.578:6.578))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.012:4.012:4.012))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_M2\:Net_1275\\.main_1 (4.012:4.012:4.012))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M2\:Net_530\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_M2\:Net_611\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (7.602:7.602:7.602))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (8.157:8.157:8.157))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.903:2.903:2.903))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:reload\\.main_1 (8.404:8.404:8.404))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.720:6.720:6.720))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:status_3\\.main_0 (9.748:9.748:9.748))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (9.748:9.748:9.748))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_M2\:Net_1275\\.main_0 (4.410:4.410:4.410))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.238:6.238:6.238))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.911:2.911:2.911))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.900:2.900:2.900))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_M2\:Net_1203\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.334:4.334:4.334))
    (INTERCONNECT \\QuadDec_M2\:Net_1203\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.629:2.629:2.629))
    (INTERCONNECT \\QuadDec_M2\:Net_1203\\.q \\QuadDec_M2\:Net_1203_split\\.main_1 (4.893:4.893:4.893))
    (INTERCONNECT \\QuadDec_M2\:Net_1203_split\\.q \\QuadDec_M2\:Net_1203\\.main_5 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (9.492:9.492:9.492))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (10.171:10.171:10.171))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Net_1251\\.main_0 (2.648:2.648:2.648))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Net_1251_split\\.main_0 (5.819:5.819:5.819))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Net_530\\.main_1 (10.186:10.186:10.186))
    (INTERCONNECT \\QuadDec_M2\:Net_1251\\.q \\QuadDec_M2\:Net_611\\.main_1 (10.186:10.186:10.186))
    (INTERCONNECT \\QuadDec_M2\:Net_1251_split\\.q \\QuadDec_M2\:Net_1251\\.main_7 (4.391:4.391:4.391))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:reload\\.main_0 (6.118:6.118:6.118))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.705:9.705:9.705))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Net_1203_split\\.main_0 (4.118:4.118:4.118))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Net_1251\\.main_1 (4.596:4.596:4.596))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Net_1251_split\\.main_1 (6.103:6.103:6.103))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:Net_1260\\.main_0 (3.302:3.302:3.302))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:bQuadDec\:Stsreg\\.status_2 (9.740:9.740:9.740))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_0 (4.676:4.676:4.676))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_0 (4.215:4.215:4.215))
    (INTERCONNECT \\QuadDec_M2\:Net_1260\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_0 (4.596:4.596:4.596))
    (INTERCONNECT \\QuadDec_M2\:Net_1275\\.q \\QuadDec_M2\:Net_530\\.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\QuadDec_M2\:Net_1275\\.q \\QuadDec_M2\:Net_611\\.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\QuadDec_M2\:Net_530\\.q \\QuadDec_M2\:bQuadDec\:Stsreg\\.status_0 (2.906:2.906:2.906))
    (INTERCONNECT \\QuadDec_M2\:Net_611\\.q \\QuadDec_M2\:bQuadDec\:Stsreg\\.status_1 (2.900:2.900:2.900))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:Net_1203\\.main_2 (4.550:4.550:4.550))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:Net_1203_split\\.main_4 (4.461:4.461:4.461))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:Net_1251\\.main_4 (4.400:4.400:4.400))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:Net_1251_split\\.main_4 (7.637:7.637:7.637))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:Net_1260\\.main_1 (3.635:3.635:3.635))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:bQuadDec\:Stsreg\\.status_3 (12.115:12.115:12.115))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_3 (5.019:5.019:5.019))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_3 (4.550:4.550:4.550))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:error\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_3 (4.400:4.400:4.400))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_M2\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.202:6.202:6.202))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.main_0 (7.112:7.112:7.112))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_M2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.main_1 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:Net_1203\\.main_0 (4.196:4.196:4.196))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:Net_1203_split\\.main_2 (3.283:3.283:3.283))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:Net_1251\\.main_2 (4.180:4.180:4.180))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:Net_1251_split\\.main_2 (5.115:5.115:5.115))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.main_3 (3.270:3.270:3.270))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_1 (4.196:4.196:4.196))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_1 (4.180:4.180:4.180))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_M2\:bQuadDec\:quad_B_delayed_1\\.main_0 (6.656:6.656:6.656))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.main_0 (6.656:6.656:6.656))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_M2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.main_1 (2.606:2.606:2.606))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:Net_1203\\.main_1 (3.710:3.710:3.710))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:Net_1203_split\\.main_3 (2.805:2.805:2.805))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:Net_1251\\.main_3 (3.708:3.708:3.708))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:Net_1251_split\\.main_3 (4.629:4.629:4.629))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_2 (2.800:2.800:2.800))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.main_3 (2.800:2.800:2.800))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_2 (3.710:3.710:3.710))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_2 (3.708:3.708:3.708))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:Net_1203\\.main_4 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:Net_1203_split\\.main_6 (3.862:3.862:3.862))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:Net_1251\\.main_6 (5.775:5.775:5.775))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:Net_1251_split\\.main_6 (3.226:3.226:3.226))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:Net_1260\\.main_3 (4.893:4.893:4.893))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_5 (4.319:4.319:4.319))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_5 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_0\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_5 (5.775:5.775:5.775))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:Net_1203\\.main_3 (4.481:4.481:4.481))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:Net_1203_split\\.main_5 (3.550:3.550:3.550))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:Net_1251\\.main_5 (2.623:2.623:2.623))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:Net_1251_split\\.main_5 (5.402:5.402:5.402))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:Net_1260\\.main_2 (3.569:3.569:3.569))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:bQuadDec\:error\\.main_4 (3.556:3.556:3.556))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:bQuadDec\:state_0\\.main_4 (4.481:4.481:4.481))
    (INTERCONNECT \\QuadDec_M2\:bQuadDec\:state_1\\.q \\QuadDec_M2\:bQuadDec\:state_1\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.562:3.562:3.562))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.566:3.566:3.566))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (2.330:2.330:2.330))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_TS\:TimerUDB\:status_tc\\.main_0 (3.550:3.550:3.550))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (4.316:4.316:4.316))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.908:3.908:3.908))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_TS\:TimerUDB\:status_tc\\.main_1 (4.882:4.882:4.882))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer_TS\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer_TS\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:status_tc\\.q \\Timer_TS\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.660:3.660:3.660))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_3 (2.318:2.318:2.318))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_1 (3.212:3.212:3.212))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (3.199:3.199:3.199))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (5.904:5.904:5.904))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (4.312:4.312:4.312))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (5.904:5.904:5.904))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (5.904:5.904:5.904))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (4.312:4.312:4.312))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.912:2.912:2.912))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (3.668:3.668:3.668))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (4.636:4.636:4.636))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (4.636:4.636:4.636))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (5.203:5.203:5.203))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (3.857:3.857:3.857))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (3.857:3.857:3.857))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (3.843:3.843:3.843))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.200:3.200:3.200))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (2.320:2.320:2.320))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (3.200:3.200:3.200))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (3.200:3.200:3.200))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (3.197:3.197:3.197))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (2.313:2.313:2.313))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (3.197:3.197:3.197))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (3.197:3.197:3.197))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.374:3.374:3.374))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (2.647:2.647:2.647))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (3.374:3.374:3.374))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (3.374:3.374:3.374))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.897:2.897:2.897))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_8 (2.916:2.916:2.916))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (4.015:4.015:4.015))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.027:6.027:6.027))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.381:3.381:3.381))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.381:3.381:3.381))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.628:2.628:2.628))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (4.297:4.297:4.297))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (4.865:4.865:4.865))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (4.865:4.865:4.865))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (4.865:4.865:4.865))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.412:3.412:3.412))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (3.645:3.645:3.645))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (3.112:3.112:3.112))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (4.985:4.985:4.985))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (3.112:3.112:3.112))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.112:3.112:3.112))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (4.985:4.985:4.985))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (4.985:4.985:4.985))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (4.475:4.475:4.475))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (5.060:5.060:5.060))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (5.823:5.823:5.823))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (5.060:5.060:5.060))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (5.060:5.060:5.060))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (5.823:5.823:5.823))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (5.823:5.823:5.823))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (4.203:4.203:4.203))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (4.220:4.220:4.220))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.329:2.329:2.329))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (4.542:4.542:4.542))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (3.861:3.861:3.861))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (3.861:3.861:3.861))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (5.161:5.161:5.161))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (3.629:3.629:3.629))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (9.389:9.389:9.389))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (7.149:7.149:7.149))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (7.149:7.149:7.149))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (8.054:8.054:8.054))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (8.054:8.054:8.054))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.149:7.149:7.149))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (5.289:5.289:5.289))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (5.289:5.289:5.289))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (2.899:2.899:2.899))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (3.647:3.647:3.647))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (3.111:3.111:3.111))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (3.111:3.111:3.111))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (3.111:3.111:3.111))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.512:6.512:6.512))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (5.739:5.739:5.739))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (7.609:7.609:7.609))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (7.609:7.609:7.609))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (4.388:4.388:4.388))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (5.086:5.086:5.086))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (8.365:8.365:8.365))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (5.354:5.354:5.354))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.214:7.214:7.214))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (4.777:4.777:4.777))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (4.777:4.777:4.777))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (6.687:6.687:6.687))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (5.683:5.683:5.683))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.556:6.556:6.556))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (4.756:4.756:4.756))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (4.756:4.756:4.756))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (3.816:3.816:3.816))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (3.816:3.816:3.816))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (4.756:4.756:4.756))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (6.598:6.598:6.598))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (4.792:4.792:4.792))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (3.225:3.225:3.225))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (3.225:3.225:3.225))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (3.225:3.225:3.225))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (6.112:6.112:6.112))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (6.159:6.159:6.159))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (3.680:3.680:3.680))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_1880.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.460:8.460:8.460))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.718:8.718:8.718))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (9.047:9.047:9.047))
    (INTERCONNECT __ONE__.q \\PWM_1\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_2\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_1\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_2\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_M1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_M2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer_TS\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT M1_IN1\(0\).pad_out M1_IN1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_IN1\(0\)_PAD M1_IN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_IN2\(0\).pad_out M1_IN2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_IN2\(0\)_PAD M1_IN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_IN1\(0\).pad_out M2_IN1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_IN1\(0\)_PAD M2_IN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_IN2\(0\).pad_out M2_IN2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_IN2\(0\)_PAD M2_IN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_QA\(0\)_PAD M1_QA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_QB\(0\)_PAD M1_QB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_QA\(0\)_PAD M2_QA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_QB\(0\)_PAD M2_QB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_5\(0\)_PAD LED_PIN_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DB0\(0\)_PAD DB0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DB1\(0\)_PAD DB1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DB2\(0\)_PAD DB2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_2\(0\)_PAD Rx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_1\(0\)_PAD LED_PIN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_2\(0\)_PAD LED_PIN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_3\(0\)_PAD LED_PIN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_4\(0\)_PAD LED_PIN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_PIN_6\(0\)_PAD LED_PIN_6\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
