// Seed: 55118886
module module_0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 module_1,
    input supply0 id_3,
    output tri1 id_4,
    output wire id_5,
    input wor id_6,
    input wire id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    input wand id_11,
    output tri id_12,
    input tri0 id_13
);
  wire id_15;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  not (id_1, id_2);
  module_0();
endmodule
