# compile vhdl design source files
vhdl xil_defaultlib  "../../../../drive-download-20170224T145020Z-001/rom_vhd_mif.vhd"
vhdl xil_defaultlib  "../../../project_meminitialize.srcs/sim_1/new/simfile1.vhd"

# Do not sort compile order
nosort
