// Seed: 1327275232
module module_0 (
    output wire id_0,
    input wire id_1,
    id_24,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    input wire id_8,
    output wire id_9,
    id_25,
    input wand id_10,
    output tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    output supply0 id_14,
    output wire id_15,
    input wand id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output wire id_21,
    output tri1 id_22
);
  logic [7:0][-1] id_26;
  assign id_22 = id_18;
  wire id_27;
  assign id_7 = -1;
  uwire id_28, id_29;
  assign id_28 = -1;
  assign module_1.type_5 = 0;
  wire  id_30;
  wire  id_31;
  uwire id_32;
  wire  id_33;
  generate
    wire id_34, id_35, id_36, id_37, id_38;
  endgenerate
  assign id_33 = 1'b0;
  wire id_39;
  assign id_32 = -1 ? 1 : -1'h0;
  wire id_40;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    id_7,
    output uwire id_4,
    input supply0 id_5
);
  assign id_0 = 1;
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_7,
      id_1,
      id_5,
      id_0,
      id_7,
      id_0,
      id_5,
      id_4,
      id_1,
      id_2,
      id_7,
      id_0,
      id_2,
      id_7,
      id_1,
      id_3,
      id_1,
      id_7,
      id_1,
      id_3,
      id_2
  );
  supply1 id_8 = 1;
  wire id_9;
  wire id_10, id_11;
  assign id_0 = 1;
endmodule
