#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct  2 14:45:43 2015
# Process ID: 23443
# Log file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test.vdi
# Journal file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source adau1761_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1326.035 ; gain = 11.027 ; free physical = 387 ; free virtual = 15503
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10426c3c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1802.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 15173

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 10426c3c1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1802.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 15173

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 20 unconnected nets.
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 3 Sweep | Checksum: 1353e7fd4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1802.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 15173

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 15173
Ending Logic Optimization Task | Checksum: 1353e7fd4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1802.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 15173
Implement Debug Cores | Checksum: a5c47c08
Logic Optimization | Checksum: a5c47c08

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 80fd100f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.566 ; gain = 0.000 ; free physical = 151 ; free virtual = 15152
Ending Power Optimization Task | Checksum: 80fd100f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1810.566 ; gain = 8.008 ; free physical = 151 ; free virtual = 15152
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1810.566 ; gain = 503.562 ; free physical = 151 ; free virtual = 15152
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1842.582 ; gain = 0.000 ; free physical = 148 ; free virtual = 15152
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 53d620cc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1842.590 ; gain = 0.000 ; free physical = 162 ; free virtual = 15134

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.590 ; gain = 0.000 ; free physical = 162 ; free virtual = 15134
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.590 ; gain = 0.000 ; free physical = 162 ; free virtual = 15134

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 04e95453

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1842.590 ; gain = 0.000 ; free physical = 162 ; free virtual = 15135
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 04e95453

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 04e95453

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: f5f86ab0

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cfaf07b

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 19a04455b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136
Phase 2.2 Build Placer Netlist Model | Checksum: 19a04455b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 19a04455b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136
Phase 2.3 Constrain Clocks/Macros | Checksum: 19a04455b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136
Phase 2 Placer Initialization | Checksum: 19a04455b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1890.605 ; gain = 48.016 ; free physical = 163 ; free virtual = 15136

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 150187bb5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 163 ; free virtual = 15131

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 150187bb5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 163 ; free virtual = 15131

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 11e724dfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 163 ; free virtual = 15131

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 169200dfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 163 ; free virtual = 15131

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
Phase 4.4 Small Shape Detail Placement | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
Phase 4 Detail Placement | Checksum: 14c985884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 13baa36cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 13baa36cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13baa36cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13baa36cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 13baa36cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b4574b3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b4574b3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
Ending Placer Task | Checksum: 14b19764d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.621 ; gain = 108.031 ; free physical = 160 ; free virtual = 15128
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1950.621 ; gain = 0.000 ; free physical = 180 ; free virtual = 15127
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1950.621 ; gain = 0.000 ; free physical = 179 ; free virtual = 15124
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1950.621 ; gain = 0.000 ; free physical = 178 ; free virtual = 15123
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1950.621 ; gain = 0.000 ; free physical = 179 ; free virtual = 15124
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b55cd0b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1973.266 ; gain = 22.645 ; free physical = 163 ; free virtual = 15011

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b55cd0b2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1978.254 ; gain = 27.633 ; free physical = 177 ; free virtual = 14983
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 89a4fa8a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 170 ; free virtual = 14969

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16e30ff63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 170 ; free virtual = 14969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969
Phase 4 Rip-up And Reroute | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0311691 %
  Global Horizontal Routing Utilization  = 0.0386241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1033de62d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 108763d29

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1992.309 ; gain = 41.688 ; free physical = 169 ; free virtual = 14969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1992.309 ; gain = 0.000 ; free physical = 167 ; free virtual = 14970
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 14:46:29 2015...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct  2 14:46:50 2015
# Process ID: 25522
# Log file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test.vdi
# Journal file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source adau1761_test.tcl -notrace
Command: open_checkpoint adau1761_test_routed.dcp
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/.Xil/Vivado-25522-cascade.andrew.cmu.edu/dcp/adau1761_test.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/.Xil/Vivado-25522-cascade.andrew.cmu.edu/dcp/adau1761_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1297.457 ; gain = 0.000 ; free physical = 775 ; free virtual = 15529
Restored from archive | CPU: 0.030000 secs | Memory: 0.342575 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1297.457 ; gain = 0.000 ; free physical = 775 ; free virtual = 15529
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer AC_GPIO1_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are AC_GPIO1_IBUF, sw[1]_IBUF, sw[2]_IBUF, sw[3]_IBUF, sw[4]_IBUF, sw[5]_IBUF, sw[6]_IBUF, sw[7]_IBUF.
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./adau1761_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1668.332 ; gain = 370.875 ; free physical = 429 ; free virtual = 15172
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file adau1761_test.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 14:47:24 2015...
