// Seed: 1362092601
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output uwire id_6,
    output tri1  id_7,
    output wire  id_8,
    output tri   id_9
);
  wire id_11;
  parameter id_12 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd88,
    parameter id_7 = 32'd41
) (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    output wire _id_5,
    output tri1 id_6,
    input tri0 _id_7,
    output supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri id_11,
    input tri1 id_12,
    input wire id_13
);
  wire id_15;
  parameter id_16 = 1, id_17 = -1;
  wire [1 : 1  !==  -1  &&  -1] id_18;
  logic [id_7 : id_5] id_19 = id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_3,
      id_1,
      id_2,
      id_6,
      id_4,
      id_4,
      id_8
  );
  generate
    logic [-1 : 1] id_22;
  endgenerate
endmodule
