/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_oci_proc_7_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_oci_proc_7_H_UNUSED__
#define __p10_oci_proc_7_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace oci_proc
{
#endif


//>> [TP_TPBR_PBA_PBAO_PBAXISNDSTAT]
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT = 0xc0040190ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_IN_PROGRESS = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_ERROR = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_PHASE_STATUS = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_PHASE_STATUS_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_CNT_STATUS = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_CNT_STATUS_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_RETRY_COUNT = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXISNDSTAT_RETRY_COUNT_LEN = 8;
//<< [TP_TPBR_PBA_PBAO_PBAXISNDSTAT]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC = 0xc00000d0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_TAG_ADDR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_ERR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_POPULATE_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC_VALID_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDCAC]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10 = 0xc0000250ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR10]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7 = 0xc0000238ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7_OCB_OCI_GPEXIVDR6_GPR7_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR7]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB = 0xc00000b0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RSP_INFO = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_RESET_PENDING = 61;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB_DATAOP_PENDING = 63;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISIB]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6 = 0xc0000418ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_6_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_7 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6_7_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR6]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8 = 0xc0020240ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8_OCB_OCI_GPEXIVDR8_GPR8_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR8]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13 = 0xc0030258ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11 = 0; // p10:20,
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR13]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3 = 0xc0030218ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3_OCB_OCI_GPEXIVDR2_GPR3_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR3]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2 = 0xc0030408ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_2_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_3 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2_3_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR2]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ONISR0]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ONISR0 = 0xc0060300ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ONISR0_INTERRUPT_NONCRIT_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ONISR0_INTERRUPT_NONCRIT_STATUS_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_ONISR0]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5 = 0xc0062028ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5_OCB_OCI_OPIT0Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q5]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR = 0xc0062830ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR = 0xc0062870ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR_OCB_OCI_OPIT1Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR_OCB_OCI_OPIT1Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR = 0xc00628b0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR_OCB_OCI_OPIT2Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR_OCB_OCI_OPIT2Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1 = 0xc00620c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR = 0xc00628f0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR = 0xc0062930ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR_OCB_OCI_OPIT4Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR_OCB_OCI_OPIT4Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7 = 0xc0062138ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7_OCB_OCI_OPIT4Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q7]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR = 0xc0062970ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR_OCB_OCI_OPIT5Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR_OCB_OCI_OPIT5Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR = 0xc00629b0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR_OCB_OCI_OPIT6Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR_OCB_OCI_OPIT6Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3 = 0xc00621d8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3_OCB_OCI_OPIT7Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3_OCB_OCI_OPIT7Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q3]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR = 0xc00629f0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C10]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10 = 0xc0062250ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C10]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR = 0xc0062a08ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C1RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C27]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27 = 0xc00622d8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C27_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C27]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C9]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9 = 0xc0062248ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C9_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C9]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C16]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16 = 0xc0062380ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C16_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C16]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR = 0xc0062b98ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C19RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR = 0xc0062b08ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C1RR]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C21]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21 = 0xc00623a8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C21_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C21]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7 = 0xc0062338ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C7_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C7]
// oci_proc/reg00010.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SRCHSW]
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW = 0xc0050040ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_WRFSM_DLY_DIS = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_RD = 1;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_WR = 2;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_ALLOW1_RDWR = 3;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_OCI_PARCHK_DIS = 4;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_TANK_RDDATA_PARCHK_DIS = 5;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SPARE_6 = 6;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_VAL_BE_ADDR_CHK_DIS = 7;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SO_SPARE = 8;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRCHSW_SO_SPARE_LEN = 2;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SRCHSW]
// oci_proc/reg00010.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "oci_proc/reg00010_unused.H"
#endif
#endif
