`begin_keywords "1364-2001"
module Q_LDP0 ( Q, QN, D, G );
output wire  Q ;
output wire  QN ;
input wire  D ;
input wire  G ;
endmodule
`end_keywords
/**portGenericDumpBegin Q QN D G portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
