

================================================================
== Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Mar  6 16:55:25 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.929 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        5|        9|  50.000 ns|  90.000 ns|    1|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_60_4  |        3|        7|         4|          1|          1|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     60|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     136|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     136|    244|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_16s_10ns_26_1_1_U13   |mul_16s_10ns_26_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U14   |mul_16s_10ns_26_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_13ns_28_1_1_U11   |mul_16s_13ns_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_13ns_28_1_1_U12   |mul_16s_13ns_28_1_1   |        0|   1|  0|   5|    0|
    |sparsemux_9_2_13_1_1_U9   |sparsemux_9_2_13_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_13_1_1_U10  |sparsemux_9_2_13_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  60|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_16s_13ns_28ns_28_4_1_U15  |mac_muladd_16s_13ns_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_13ns_28ns_28_4_1_U16  |mac_muladd_16s_13ns_28ns_28_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_314_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln60_fu_177_p2             |         +|   0|  0|  10|           3|           1|
    |bias_out_net_sum_fu_368_p2     |         +|   0|  0|  23|          16|          16|
    |and_ln109_fu_221_p2            |       and|   0|  0|   2|           1|           1|
    |ap_condition_374               |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_215_p2           |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln60_fu_171_p2            |      icmp|   0|  0|  12|           3|           4|
    |array_out1_output_k_fu_351_p3  |    select|   0|  0|  16|           1|          16|
    |output_2_fu_405_p3             |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 116|          46|          75|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|    3|          6|
    |j_fu_94                           |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln60_reg_481                 |   1|   0|    1|          0|
    |j_fu_94                           |   3|   0|    3|          0|
    |sext_ln13_2_cast_reg_466          |  28|   0|   28|          0|
    |sext_ln13_cast_reg_476            |  28|   0|   28|          0|
    |trunc_ln60_reg_485                |   2|   0|    2|          0|
    |trunc_ln60_reg_485_pp0_iter1_reg  |   2|   0|    2|          0|
    |icmp_ln60_reg_481                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 136|  32|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_60_4|  return value|
|sext_ln13                         |   in|   16|     ap_none|                                        sext_ln13|        scalar|
|sext_ln13_1                       |   in|   16|     ap_none|                                      sext_ln13_1|        scalar|
|array_back1_bias_change_reload    |   in|   16|     ap_none|                   array_back1_bias_change_reload|        scalar|
|sext_ln13_2                       |   in|   16|     ap_none|                                      sext_ln13_2|        scalar|
|sext_ln13_3                       |   in|   16|     ap_none|                                      sext_ln13_3|        scalar|
|array_back1_bias_change_1_reload  |   in|   16|     ap_none|                 array_back1_bias_change_1_reload|        scalar|
|data_out_din                      |  out|   64|     ap_fifo|                                         data_out|       pointer|
|data_out_full_n                   |   in|    1|     ap_fifo|                                         data_out|       pointer|
|data_out_write                    |  out|    1|     ap_fifo|                                         data_out|       pointer|
|cmp_i_i58                         |   in|    1|     ap_none|                                        cmp_i_i58|        scalar|
+----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

