#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Dec  2 15:47:20 2023
# Process ID: 25136
# Current directory: C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.runs/synth_1
# Command line: vivado.exe -log ov5640_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640_driver.tcl
# Log file: C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.runs/synth_1/ov5640_driver.vds
# Journal file: C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ov5640_driver.tcl -notrace
Command: synth_design -top ov5640_driver -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7384 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 410.203 ; gain = 97.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640_driver' [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/ov5640_driver.v:1]
	Parameter RESET_CNT_MAX bound to: 5000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmos_reg_conf' [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/cmos_reg_conf.v:1]
	Parameter IDLE bound to: 3'b001 
	Parameter WR_CHECK bound to: 3'b010 
	Parameter WRITE bound to: 3'b100 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter WAIT_TIME bound to: 20000000 - type: integer 
	Parameter MAX_WAIT bound to: 999999 - type: integer 
	Parameter DEV_ADDR bound to: 8'b01111000 
INFO: [Synth 8-6157] synthesizing module 'iic_sccb' [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/iic_sccb.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter IIC_CYCLE bound to: 5000 - type: integer 
	Parameter MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
WARNING: [Synth 8-151] case item 10'b1000000000 is unreachable [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/iic_sccb.v:118]
INFO: [Synth 8-6155] done synthesizing module 'iic_sccb' (1#1) [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/iic_sccb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cmos_reg_conf' (2#1) [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/cmos_reg_conf.v:1]
INFO: [Synth 8-6157] synthesizing module 'coms_data_convert' [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/coms_data_convert.v:1]
INFO: [Synth 8-6155] done synthesizing module 'coms_data_convert' (3#1) [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/coms_data_convert.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_driver' (4#1) [C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.srcs/sources_1/new/ov5640_driver.v:1]
WARNING: [Synth 8-3331] design iic_sccb has unconnected port dev_addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 465.211 ; gain = 152.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 465.211 ; gain = 152.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 465.211 ; gain = 152.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_sccb'
INFO: [Synth 8-5546] ROM "work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_flag_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmos_reg_conf'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conf_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                        000000001
                WR_START |                          1000000 |                        000000010
                  WR_DEV |                          0100000 |                        000000100
                  WR_MEM |                          0010000 |                        000001000
                 WR_DATA |                          0000100 |                        000010000
                    STOP |                          0000010 |                        100000000
                  iSTATE |                          0001000 |                        000000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_sccb'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm28A4E164CA00'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 465.211 ; gain = 152.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov5640_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module iic_sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module cmos_reg_conf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module coms_data_convert 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[18] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[17] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[16] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[10] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[9] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[8] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[1] driven by constant 0
WARNING: [Synth 8-3917] design ov5640_driver has port rgb_data[0] driven by constant 0
WARNING: [Synth 8-3331] design iic_sccb has unconnected port dev_addr[0]
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[14]' (FDRE) to 'cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmos_reg_conf_inst/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[30]' (FDSE) to 'cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[31]' (FDRE) to 'cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[29]' (FDSE) to 'cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[28]' (FDSE) to 'cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cmos_reg_conf_inst/conf_data_reg[27] )
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[26]' (FDRE) to 'cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'cmos_reg_conf_inst/conf_data_reg[25]' (FDRE) to 'cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[26]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[27]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[28]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[25]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[23]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[24]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[29]' (FDCE) to 'reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'reset_cnt_reg_reg[31]' (FDCE) to 'reset_cnt_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reset_cnt_reg_reg[30] )
WARNING: [Synth 8-3332] Sequential element (cmos_reg_conf_inst/state_reg[3]) is unused and will be removed from module ov5640_driver.
WARNING: [Synth 8-3332] Sequential element (cmos_reg_conf_inst/conf_data_reg[27]) is unused and will be removed from module ov5640_driver.
WARNING: [Synth 8-3332] Sequential element (reset_cnt_reg_reg[30]) is unused and will be removed from module ov5640_driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    10|
|4     |LUT2   |    21|
|5     |LUT3   |    22|
|6     |LUT4   |    64|
|7     |LUT5   |    59|
|8     |LUT6   |   190|
|9     |MUXF7  |    33|
|10    |FDCE   |    24|
|11    |FDRE   |   121|
|12    |FDSE   |     7|
|13    |IBUF   |    13|
|14    |IOBUF  |     1|
|15    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |   609|
|2     |  cmos_reg_conf_inst     |cmos_reg_conf     |   492|
|3     |    iic_sccb_inst        |iic_sccb          |   147|
|4     |  coms_data_convert_inst |coms_data_convert |    33|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 656.473 ; gain = 343.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 739.273 ; gain = 439.312
INFO: [Common 17-1381] The checkpoint 'C:/Users/WzyNoEmo/Desktop/my_ip/ov5640_driver/ov5640_driver.runs/synth_1/ov5640_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov5640_driver_utilization_synth.rpt -pb ov5640_driver_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 739.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 15:47:35 2023...
