// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_6_val,
        data_7_val,
        data_22_val,
        data_49_val,
        data_55_val,
        data_59_val,
        data_63_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_rst
);


output   ap_ready;
input  [8:0] data_0_val;
input  [6:0] data_1_val;
input  [6:0] data_6_val;
input  [6:0] data_7_val;
input  [7:0] data_22_val;
input  [9:0] data_49_val;
input  [6:0] data_55_val;
input  [8:0] data_59_val;
input  [7:0] data_63_val;
output  [10:0] ap_return_0;
output  [10:0] ap_return_1;
output  [10:0] ap_return_2;
output  [10:0] ap_return_3;
input   ap_rst;

wire   [13:0] tmp_54_fu_160_p3;
wire   [9:0] mult_fu_172_p3;
wire   [10:0] mult_10_fu_184_p3;
wire   [7:0] tmp_55_fu_208_p3;
wire   [9:0] p_shl4_fu_200_p3;
wire   [9:0] zext_ln42_24_fu_216_p1;
wire   [9:0] mult_11_fu_220_p2;
wire   [8:0] mult_12_fu_230_p3;
wire   [9:0] mult_13_fu_246_p3;
wire   [8:0] mult_14_fu_258_p3;
wire   [9:0] tmp_56_fu_270_p3;
wire   [10:0] zext_ln42_25_fu_278_p1;
wire   [10:0] mult_15_fu_282_p2;
wire   [13:0] tmp_57_fu_296_p3;
wire   [15:0] zext_ln42_26_fu_304_p1;
wire   [11:0] tmp_58_fu_314_p3;
wire   [15:0] sub_ln42_fu_308_p2;
wire   [15:0] zext_ln42_28_fu_322_p1;
wire   [14:0] tmp_59_fu_332_p3;
wire   [11:0] zext_ln42_23_fu_292_p1;
wire   [11:0] mult_17_fu_344_p2;
wire   [11:0] tmp_60_fu_354_p3;
wire   [9:0] mult_18_fu_366_p3;
wire   [12:0] tmp_61_fu_378_p3;
wire   [13:0] zext_ln42_32_fu_390_p1;
wire   [13:0] zext_ln42_31_fu_386_p1;
wire   [13:0] mult_19_fu_394_p2;
wire   [7:0] tmp_62_fu_404_p3;
wire   [9:0] zext_ln73_fu_412_p1;
wire   [9:0] mult_20_fu_416_p2;
wire   [11:0] tmp_63_fu_438_p3;
wire   [13:0] mult_23_fu_430_p3;
wire   [13:0] zext_ln42_33_fu_446_p1;
wire   [13:0] mult_21_fu_450_p2;
wire   [12:0] tmp_64_fu_460_p3;
wire   [10:0] tmp_65_fu_472_p3;
wire   [13:0] zext_ln42_34_fu_468_p1;
wire   [13:0] zext_ln42_35_fu_480_p1;
wire   [13:0] mult_22_fu_484_p2;
wire   [8:0] mult_24_fu_498_p3;
wire   [9:0] tmp_66_fu_514_p3;
wire   [10:0] zext_ln42_36_fu_522_p1;
wire   [10:0] mult_25_fu_526_p2;
wire   [11:0] tmp_67_fu_536_p3;
wire   [12:0] zext_ln73_18_fu_544_p1;
wire   [12:0] zext_ln73_19_fu_548_p1;
wire   [12:0] mult_26_fu_552_p2;
wire   [9:0] zext_ln42_27_fu_426_p1;
wire   [9:0] zext_ln42_20_fu_196_p1;
wire   [9:0] tmp_fu_562_p2;
wire   [8:0] trunc_ln58_fu_568_p1;
wire   [11:0] tmp_68_fu_580_p3;
wire   [12:0] p_shl_fu_572_p3;
wire   [12:0] zext_ln58_fu_588_p1;
wire  signed [15:0] sext_ln17_fu_288_p1;
wire   [15:0] mult_16_fu_326_p2;
wire   [15:0] add_ln58_fu_598_p2;
wire   [15:0] zext_ln17_8_fu_254_p1;
wire   [12:0] zext_ln17_17_fu_510_p1;
wire   [12:0] zext_ln42_30_fu_362_p1;
wire   [12:0] sub_ln58_13_fu_610_p2;
wire   [12:0] sub_ln58_fu_592_p2;
wire   [12:0] add_ln58_39_fu_620_p2;
wire   [14:0] zext_ln58_5_fu_626_p1;
wire  signed [14:0] sext_ln58_fu_616_p1;
wire   [14:0] add_ln58_40_fu_630_p2;
wire  signed [15:0] sext_ln58_23_fu_636_p1;
wire   [15:0] add_ln58_38_fu_604_p2;
wire   [11:0] zext_ln17_5_fu_192_p1;
wire   [11:0] zext_ln17_6_fu_226_p1;
wire   [11:0] add_ln58_42_fu_646_p2;
wire   [10:0] zext_ln17_9_fu_266_p1;
wire  signed [10:0] sub_ln58_14_fu_656_p2;
wire  signed [12:0] sext_ln58_24_fu_662_p1;
wire   [12:0] zext_ln58_6_fu_652_p1;
wire   [12:0] add_ln58_43_fu_666_p2;
wire   [15:0] zext_ln17_11_fu_374_p1;
wire   [15:0] zext_ln42_29_fu_340_p1;
wire  signed [11:0] sext_ln17_4_fu_532_p1;
wire   [11:0] add_ln58_44_fu_682_p2;
wire  signed [14:0] sext_ln58_26_fu_688_p1;
wire   [14:0] zext_ln17_13_fu_456_p1;
wire   [14:0] add_ln58_45_fu_692_p2;
wire  signed [15:0] sext_ln58_27_fu_698_p1;
wire   [15:0] sub_ln58_15_fu_676_p2;
wire   [15:0] add_ln58_46_fu_702_p2;
wire  signed [15:0] sext_ln58_25_fu_672_p1;
wire   [14:0] zext_ln17_7_fu_238_p1;
wire   [14:0] zext_ln42_fu_168_p1;
wire   [14:0] sub_ln58_16_fu_714_p2;
wire  signed [15:0] sext_ln58_29_fu_724_p1;
wire  signed [15:0] sext_ln58_28_fu_720_p1;
wire  signed [14:0] sext_ln17_3_fu_400_p1;
wire   [14:0] zext_ln17_14_fu_490_p1;
wire   [9:0] zext_ln17_16_fu_506_p1;
wire   [9:0] add_ln58_50_fu_740_p2;
wire   [14:0] zext_ln58_7_fu_746_p1;
wire   [14:0] add_ln58_49_fu_734_p2;
wire   [14:0] add_ln58_51_fu_750_p2;
wire  signed [15:0] sext_ln58_30_fu_756_p1;
wire   [15:0] add_ln58_48_fu_728_p2;
wire   [7:0] data_6_val_cast17_fu_766_p1;
wire   [7:0] data_1_val_cast18_fu_770_p1;
wire   [7:0] empty_fu_774_p2;
wire   [8:0] zext_ln42_21_fu_242_p1;
wire   [8:0] p_cast_fu_780_p1;
wire   [8:0] empty_27_fu_784_p2;
wire  signed [9:0] p_cast20_fu_790_p1;
wire   [9:0] data_22_val_cast21_fu_794_p1;
wire   [9:0] tmp632_fu_798_p2;
wire   [13:0] tmp_s_fu_804_p3;
wire   [14:0] zext_ln17_10_fu_350_p1;
wire  signed [14:0] sext_ln58_32_fu_812_p1;
wire   [14:0] add_ln58_53_fu_816_p2;
wire   [14:0] zext_ln17_fu_180_p1;
wire   [14:0] add_ln58_54_fu_822_p2;
wire   [14:0] zext_ln17_12_fu_422_p1;
wire   [14:0] zext_ln17_15_fu_494_p1;
wire   [14:0] add_ln58_55_fu_832_p2;
wire   [13:0] zext_ln17_18_fu_558_p1;
wire   [13:0] add_ln58_56_fu_842_p2;
wire  signed [15:0] sext_ln58_31_fu_848_p1;
wire   [15:0] zext_ln58_8_fu_838_p1;
wire   [15:0] add_ln58_57_fu_852_p2;
wire  signed [15:0] sext_ln58_33_fu_828_p1;
wire   [15:0] add_ln58_41_fu_640_p2;
wire   [15:0] add_ln58_47_fu_708_p2;
wire   [15:0] add_ln58_52_fu_760_p2;
wire   [15:0] add_ln58_58_fu_858_p2;

assign add_ln58_38_fu_604_p2 = (add_ln58_fu_598_p2 + zext_ln17_8_fu_254_p1);

assign add_ln58_39_fu_620_p2 = (sub_ln58_fu_592_p2 + 13'd496);

assign add_ln58_40_fu_630_p2 = ($signed(zext_ln58_5_fu_626_p1) + $signed(sext_ln58_fu_616_p1));

assign add_ln58_41_fu_640_p2 = ($signed(sext_ln58_23_fu_636_p1) + $signed(add_ln58_38_fu_604_p2));

assign add_ln58_42_fu_646_p2 = (zext_ln17_5_fu_192_p1 + zext_ln17_6_fu_226_p1);

assign add_ln58_43_fu_666_p2 = ($signed(sext_ln58_24_fu_662_p1) + $signed(zext_ln58_6_fu_652_p1));

assign add_ln58_44_fu_682_p2 = ($signed(sext_ln17_4_fu_532_p1) + $signed(12'd4000));

assign add_ln58_45_fu_692_p2 = ($signed(sext_ln58_26_fu_688_p1) + $signed(zext_ln17_13_fu_456_p1));

assign add_ln58_46_fu_702_p2 = ($signed(sext_ln58_27_fu_698_p1) + $signed(sub_ln58_15_fu_676_p2));

assign add_ln58_47_fu_708_p2 = ($signed(add_ln58_46_fu_702_p2) + $signed(sext_ln58_25_fu_672_p1));

assign add_ln58_48_fu_728_p2 = ($signed(sext_ln58_29_fu_724_p1) + $signed(sext_ln58_28_fu_720_p1));

assign add_ln58_49_fu_734_p2 = ($signed(sext_ln17_3_fu_400_p1) + $signed(zext_ln17_14_fu_490_p1));

assign add_ln58_50_fu_740_p2 = (zext_ln17_16_fu_506_p1 + 10'd160);

assign add_ln58_51_fu_750_p2 = (zext_ln58_7_fu_746_p1 + add_ln58_49_fu_734_p2);

assign add_ln58_52_fu_760_p2 = ($signed(sext_ln58_30_fu_756_p1) + $signed(add_ln58_48_fu_728_p2));

assign add_ln58_53_fu_816_p2 = ($signed(zext_ln17_10_fu_350_p1) + $signed(sext_ln58_32_fu_812_p1));

assign add_ln58_54_fu_822_p2 = (add_ln58_53_fu_816_p2 + zext_ln17_fu_180_p1);

assign add_ln58_55_fu_832_p2 = (zext_ln17_12_fu_422_p1 + zext_ln17_15_fu_494_p1);

assign add_ln58_56_fu_842_p2 = ($signed(zext_ln17_18_fu_558_p1) + $signed(14'd16192));

assign add_ln58_57_fu_852_p2 = ($signed(sext_ln58_31_fu_848_p1) + $signed(zext_ln58_8_fu_838_p1));

assign add_ln58_58_fu_858_p2 = ($signed(add_ln58_57_fu_852_p2) + $signed(sext_ln58_33_fu_828_p1));

assign add_ln58_fu_598_p2 = ($signed(sext_ln17_fu_288_p1) + $signed(mult_16_fu_326_p2));

assign ap_ready = 1'b1;

assign data_1_val_cast18_fu_770_p1 = data_1_val;

assign data_22_val_cast21_fu_794_p1 = data_22_val;

assign data_6_val_cast17_fu_766_p1 = data_6_val;

assign empty_27_fu_784_p2 = (zext_ln42_21_fu_242_p1 - p_cast_fu_780_p1);

assign empty_fu_774_p2 = (data_6_val_cast17_fu_766_p1 + data_1_val_cast18_fu_770_p1);

assign mult_10_fu_184_p3 = {{data_1_val}, {4'd0}};

assign mult_11_fu_220_p2 = (p_shl4_fu_200_p3 - zext_ln42_24_fu_216_p1);

assign mult_12_fu_230_p3 = {{data_6_val}, {2'd0}};

assign mult_13_fu_246_p3 = {{data_7_val}, {3'd0}};

assign mult_14_fu_258_p3 = {{data_7_val}, {2'd0}};

assign mult_15_fu_282_p2 = (11'd0 - zext_ln42_25_fu_278_p1);

assign mult_16_fu_326_p2 = (sub_ln42_fu_308_p2 - zext_ln42_28_fu_322_p1);

assign mult_17_fu_344_p2 = (tmp_58_fu_314_p3 - zext_ln42_23_fu_292_p1);

assign mult_18_fu_366_p3 = {{data_55_val}, {3'd0}};

assign mult_19_fu_394_p2 = (zext_ln42_32_fu_390_p1 - zext_ln42_31_fu_386_p1);

assign mult_20_fu_416_p2 = (mult_18_fu_366_p3 - zext_ln73_fu_412_p1);

assign mult_21_fu_450_p2 = (mult_23_fu_430_p3 - zext_ln42_33_fu_446_p1);

assign mult_22_fu_484_p2 = (zext_ln42_34_fu_468_p1 + zext_ln42_35_fu_480_p1);

assign mult_23_fu_430_p3 = {{data_59_val}, {5'd0}};

assign mult_24_fu_498_p3 = {{data_63_val}, {1'd0}};

assign mult_25_fu_526_p2 = (11'd0 - zext_ln42_36_fu_522_p1);

assign mult_26_fu_552_p2 = (zext_ln73_18_fu_544_p1 + zext_ln73_19_fu_548_p1);

assign mult_fu_172_p3 = {{data_0_val}, {1'd0}};

assign p_cast20_fu_790_p1 = $signed(empty_27_fu_784_p2);

assign p_cast_fu_780_p1 = empty_fu_774_p2;

assign p_shl4_fu_200_p3 = {{data_6_val}, {3'd0}};

assign p_shl_fu_572_p3 = {{trunc_ln58_fu_568_p1}, {4'd0}};

assign sext_ln17_3_fu_400_p1 = $signed(mult_19_fu_394_p2);

assign sext_ln17_4_fu_532_p1 = $signed(mult_25_fu_526_p2);

assign sext_ln17_fu_288_p1 = $signed(mult_15_fu_282_p2);

assign sext_ln58_23_fu_636_p1 = $signed(add_ln58_40_fu_630_p2);

assign sext_ln58_24_fu_662_p1 = sub_ln58_14_fu_656_p2;

assign sext_ln58_25_fu_672_p1 = $signed(add_ln58_43_fu_666_p2);

assign sext_ln58_26_fu_688_p1 = $signed(add_ln58_44_fu_682_p2);

assign sext_ln58_27_fu_698_p1 = $signed(add_ln58_45_fu_692_p2);

assign sext_ln58_28_fu_720_p1 = $signed(sub_ln58_16_fu_714_p2);

assign sext_ln58_29_fu_724_p1 = sub_ln58_14_fu_656_p2;

assign sext_ln58_30_fu_756_p1 = $signed(add_ln58_51_fu_750_p2);

assign sext_ln58_31_fu_848_p1 = $signed(add_ln58_56_fu_842_p2);

assign sext_ln58_32_fu_812_p1 = $signed(tmp_s_fu_804_p3);

assign sext_ln58_33_fu_828_p1 = $signed(add_ln58_54_fu_822_p2);

assign sext_ln58_fu_616_p1 = $signed(sub_ln58_13_fu_610_p2);

assign sub_ln42_fu_308_p2 = (16'd0 - zext_ln42_26_fu_304_p1);

assign sub_ln58_13_fu_610_p2 = (zext_ln17_17_fu_510_p1 - zext_ln42_30_fu_362_p1);

assign sub_ln58_14_fu_656_p2 = (zext_ln17_9_fu_266_p1 - zext_ln42_25_fu_278_p1);

assign sub_ln58_15_fu_676_p2 = (zext_ln17_11_fu_374_p1 - zext_ln42_29_fu_340_p1);

assign sub_ln58_16_fu_714_p2 = (zext_ln17_7_fu_238_p1 - zext_ln42_fu_168_p1);

assign sub_ln58_fu_592_p2 = (p_shl_fu_572_p3 - zext_ln58_fu_588_p1);

assign tmp632_fu_798_p2 = ($signed(p_cast20_fu_790_p1) - $signed(data_22_val_cast21_fu_794_p1));

assign tmp_54_fu_160_p3 = {{data_0_val}, {5'd0}};

assign tmp_55_fu_208_p3 = {{data_6_val}, {1'd0}};

assign tmp_56_fu_270_p3 = {{data_22_val}, {2'd0}};

assign tmp_57_fu_296_p3 = {{data_49_val}, {4'd0}};

assign tmp_58_fu_314_p3 = {{data_49_val}, {2'd0}};

assign tmp_59_fu_332_p3 = {{data_49_val}, {5'd0}};

assign tmp_60_fu_354_p3 = {{data_55_val}, {5'd0}};

assign tmp_61_fu_378_p3 = {{data_55_val}, {6'd0}};

assign tmp_62_fu_404_p3 = {{data_55_val}, {1'd0}};

assign tmp_63_fu_438_p3 = {{data_59_val}, {3'd0}};

assign tmp_64_fu_460_p3 = {{data_59_val}, {4'd0}};

assign tmp_65_fu_472_p3 = {{data_59_val}, {2'd0}};

assign tmp_66_fu_514_p3 = {{data_63_val}, {2'd0}};

assign tmp_67_fu_536_p3 = {{data_63_val}, {4'd0}};

assign tmp_68_fu_580_p3 = {{tmp_fu_562_p2}, {2'd0}};

assign tmp_fu_562_p2 = (zext_ln42_27_fu_426_p1 + zext_ln42_20_fu_196_p1);

assign tmp_s_fu_804_p3 = {{tmp632_fu_798_p2}, {4'd0}};

assign trunc_ln58_fu_568_p1 = tmp_fu_562_p2[8:0];

assign zext_ln17_10_fu_350_p1 = mult_17_fu_344_p2;

assign zext_ln17_11_fu_374_p1 = mult_18_fu_366_p3;

assign zext_ln17_12_fu_422_p1 = mult_20_fu_416_p2;

assign zext_ln17_13_fu_456_p1 = mult_21_fu_450_p2;

assign zext_ln17_14_fu_490_p1 = mult_22_fu_484_p2;

assign zext_ln17_15_fu_494_p1 = mult_23_fu_430_p3;

assign zext_ln17_16_fu_506_p1 = mult_24_fu_498_p3;

assign zext_ln17_17_fu_510_p1 = mult_24_fu_498_p3;

assign zext_ln17_18_fu_558_p1 = mult_26_fu_552_p2;

assign zext_ln17_5_fu_192_p1 = mult_10_fu_184_p3;

assign zext_ln17_6_fu_226_p1 = mult_11_fu_220_p2;

assign zext_ln17_7_fu_238_p1 = mult_12_fu_230_p3;

assign zext_ln17_8_fu_254_p1 = mult_13_fu_246_p3;

assign zext_ln17_9_fu_266_p1 = mult_14_fu_258_p3;

assign zext_ln17_fu_180_p1 = mult_fu_172_p3;

assign zext_ln42_20_fu_196_p1 = data_6_val;

assign zext_ln42_21_fu_242_p1 = data_7_val;

assign zext_ln42_23_fu_292_p1 = data_49_val;

assign zext_ln42_24_fu_216_p1 = tmp_55_fu_208_p3;

assign zext_ln42_25_fu_278_p1 = tmp_56_fu_270_p3;

assign zext_ln42_26_fu_304_p1 = tmp_57_fu_296_p3;

assign zext_ln42_27_fu_426_p1 = data_59_val;

assign zext_ln42_28_fu_322_p1 = tmp_58_fu_314_p3;

assign zext_ln42_29_fu_340_p1 = tmp_59_fu_332_p3;

assign zext_ln42_30_fu_362_p1 = tmp_60_fu_354_p3;

assign zext_ln42_31_fu_386_p1 = tmp_61_fu_378_p3;

assign zext_ln42_32_fu_390_p1 = mult_18_fu_366_p3;

assign zext_ln42_33_fu_446_p1 = tmp_63_fu_438_p3;

assign zext_ln42_34_fu_468_p1 = tmp_64_fu_460_p3;

assign zext_ln42_35_fu_480_p1 = tmp_65_fu_472_p3;

assign zext_ln42_36_fu_522_p1 = tmp_66_fu_514_p3;

assign zext_ln42_fu_168_p1 = tmp_54_fu_160_p3;

assign zext_ln58_5_fu_626_p1 = add_ln58_39_fu_620_p2;

assign zext_ln58_6_fu_652_p1 = add_ln58_42_fu_646_p2;

assign zext_ln58_7_fu_746_p1 = add_ln58_50_fu_740_p2;

assign zext_ln58_8_fu_838_p1 = add_ln58_55_fu_832_p2;

assign zext_ln58_fu_588_p1 = tmp_68_fu_580_p3;

assign zext_ln73_18_fu_544_p1 = tmp_67_fu_536_p3;

assign zext_ln73_19_fu_548_p1 = tmp_66_fu_514_p3;

assign zext_ln73_fu_412_p1 = tmp_62_fu_404_p3;

assign ap_return_0 = {{add_ln58_41_fu_640_p2[15:5]}};

assign ap_return_1 = {{add_ln58_47_fu_708_p2[15:5]}};

assign ap_return_2 = {{add_ln58_52_fu_760_p2[15:5]}};

assign ap_return_3 = {{add_ln58_58_fu_858_p2[15:5]}};

endmodule //myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s
