E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdMarch2022_circuitdesign.vhd {1 {vcom -work work -2002 -explicit -stats=none {E:\CSC_342\Assignments\Midterm\Emdad_23rdMarch_circuits_flags\Emdad_23rdMarch2022_circuitdesign.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity Emdad_23rdmarch2022_circuitdesign
-- Compiling architecture ARCH of Emdad_23rdmarch2022_circuitdesign

} {} {}} E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdmarch2022_LPM_add_sub.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdmarch2022_LPM_add_sub.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Emdad_23rdmarch2022_LPM_add_sub
-- Compiling architecture SYN of emdad_23rdmarch2022_lpm_add_sub

} {} {}} E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdMarch2022_datamemory.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdMarch2022_datamemory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity Emdad_23rdMarch2022_datamemory
-- Compiling architecture SYN of emdad_23rdmarch2022_datamemory

} {} {}}
