Classic Timing Analyzer report for PennyTestImage
Sat Apr 14 16:54:32 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: '_125MHZ'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.372 ns                        ; clock_reg[27] ; LED4          ; _125MHZ    ; --       ; 0            ;
; Clock Setup: '_125MHZ'       ; N/A   ; None          ; 226.40 MHz ( period = 4.417 ns ) ; clock_reg[1]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; _125MHZ         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '_125MHZ'                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 226.40 MHz ( period = 4.417 ns )                    ; clock_reg[1]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 228.94 MHz ( period = 4.368 ns )                    ; clock_reg[0]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 230.89 MHz ( period = 4.331 ns )                    ; clock_reg[1]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 233.54 MHz ( period = 4.282 ns )                    ; clock_reg[0]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 233.81 MHz ( period = 4.277 ns )                    ; clock_reg[2]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 4.014 ns                ;
; N/A                                     ; 235.52 MHz ( period = 4.246 ns )                    ; clock_reg[3]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; clock_reg[1]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; 238.32 MHz ( period = 4.196 ns )                    ; clock_reg[0]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.933 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; clock_reg[2]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 240.38 MHz ( period = 4.160 ns )                    ; clock_reg[3]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 240.38 MHz ( period = 4.160 ns )                    ; clock_reg[4]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 240.44 MHz ( period = 4.159 ns )                    ; clock_reg[1]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.896 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; clock_reg[0]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; clock_reg[2]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; clock_reg[3]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; clock_reg[4]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 245.52 MHz ( period = 4.073 ns )                    ; clock_reg[1]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; clock_reg[5]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; clock_reg[0]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 248.82 MHz ( period = 4.019 ns )                    ; clock_reg[2]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; clock_reg[3]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; clock_reg[4]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; clock_reg[1]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; clock_reg[5]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 253.94 MHz ( period = 3.938 ns )                    ; clock_reg[0]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; clock_reg[2]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; clock_reg[3]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; clock_reg[4]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; clock_reg[6]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; clock_reg[5]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; clock_reg[2]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; clock_reg[3]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; clock_reg[4]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; clock_reg[1]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; clock_reg[6]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; clock_reg[5]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 266.81 MHz ( period = 3.748 ns )                    ; clock_reg[0]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; clock_reg[7]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 268.10 MHz ( period = 3.730 ns )                    ; clock_reg[4]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; clock_reg[1]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; clock_reg[6]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; clock_reg[8]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; clock_reg[5]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; clock_reg[0]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; clock_reg[7]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 273.45 MHz ( period = 3.657 ns )                    ; clock_reg[2]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; clock_reg[3]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; clock_reg[1]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; clock_reg[6]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; clock_reg[8]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; clock_reg[5]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; clock_reg[0]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; clock_reg[9]  ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; clock_reg[7]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; clock_reg[2]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; clock_reg[3]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; clock_reg[4]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; clock_reg[10] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; clock_reg[1]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; clock_reg[6]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; clock_reg[8]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; clock_reg[0]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.227 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; clock_reg[9]  ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.227 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; clock_reg[7]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; clock_reg[2]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; clock_reg[3]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; clock_reg[4]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; clock_reg[10] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; clock_reg[1]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; clock_reg[6]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; clock_reg[8]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; clock_reg[5]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.142 ns                ;
; N/A                                     ; 293.77 MHz ( period = 3.404 ns )                    ; clock_reg[0]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 293.77 MHz ( period = 3.404 ns )                    ; clock_reg[9]  ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 293.77 MHz ( period = 3.404 ns )                    ; clock_reg[11] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; clock_reg[7]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; clock_reg[2]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; clock_reg[3]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; clock_reg[4]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; clock_reg[10] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; clock_reg[1]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; clock_reg[8]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; clock_reg[5]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; clock_reg[0]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; clock_reg[9]  ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; clock_reg[11] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; clock_reg[12] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; clock_reg[7]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; clock_reg[2]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clock_reg[3]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clock_reg[4]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clock_reg[10] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; clock_reg[1]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; clock_reg[8]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; clock_reg[6]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; clock_reg[13] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; clock_reg[5]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; clock_reg[0]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; clock_reg[9]  ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; clock_reg[11] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; clock_reg[12] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; clock_reg[2]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.964 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; clock_reg[3]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; clock_reg[4]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; clock_reg[10] ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; clock_reg[1]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.932 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; clock_reg[6]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 315.86 MHz ( period = 3.166 ns )                    ; clock_reg[13] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 317.76 MHz ( period = 3.147 ns )                    ; clock_reg[5]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; clock_reg[0]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; clock_reg[9]  ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; clock_reg[11] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; clock_reg[12] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; clock_reg[2]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; clock_reg[7]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; clock_reg[3]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; clock_reg[4]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; clock_reg[10] ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 323.52 MHz ( period = 3.091 ns )                    ; clock_reg[6]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.828 ns                ;
; N/A                                     ; 323.52 MHz ( period = 3.091 ns )                    ; clock_reg[8]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.828 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; clock_reg[13] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 326.69 MHz ( period = 3.061 ns )                    ; clock_reg[5]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.798 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; clock_reg[11] ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; clock_reg[12] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; clock_reg[14] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.792 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; clock_reg[2]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.792 ns                ;
; N/A                                     ; 328.84 MHz ( period = 3.041 ns )                    ; clock_reg[7]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; clock_reg[3]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; clock_reg[4]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 331.02 MHz ( period = 3.021 ns )                    ; clock_reg[1]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; 332.78 MHz ( period = 3.005 ns )                    ; clock_reg[6]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 332.78 MHz ( period = 3.005 ns )                    ; clock_reg[8]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; clock_reg[13] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; clock_reg[5]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; clock_reg[11] ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.711 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; clock_reg[12] ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.711 ns                ;
; N/A                                     ; 336.47 MHz ( period = 2.972 ns )                    ; clock_reg[0]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; 336.70 MHz ( period = 2.970 ns )                    ; clock_reg[14] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 336.70 MHz ( period = 2.970 ns )                    ; clock_reg[15] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 338.29 MHz ( period = 2.956 ns )                    ; clock_reg[9]  ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; clock_reg[7]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[4]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[1]  ; clock_reg[12] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[10] ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[6]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[8]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[13] ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[5]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[12] ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[0]  ; clock_reg[12] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[16] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[14] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[15] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[2]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[9]  ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.607 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[7]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.606 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[3]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.586 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[1]  ; clock_reg[11] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[17] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[10] ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[6]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[8]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[13] ; clock_reg[22] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[5]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[0]  ; clock_reg[11] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[16] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[14] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[15] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[2]  ; clock_reg[12] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[9]  ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[11] ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[7]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[3]  ; clock_reg[12] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[4]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[1]  ; clock_reg[10] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[17] ; clock_reg[26] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[10] ; clock_reg[19] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[6]  ; clock_reg[15] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[8]  ; clock_reg[17] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[0]  ; clock_reg[10] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[18] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[16] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[14] ; clock_reg[23] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[15] ; clock_reg[24] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[2]  ; clock_reg[11] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[9]  ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[11] ; clock_reg[20] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[12] ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[7]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[19] ; clock_reg[27] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[3]  ; clock_reg[11] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[4]  ; clock_reg[12] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[1]  ; clock_reg[9]  ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[17] ; clock_reg[25] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[10] ; clock_reg[18] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[6]  ; clock_reg[14] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[8]  ; clock_reg[16] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[13] ; clock_reg[21] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[5]  ; clock_reg[13] ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; clock_reg[0]  ; clock_reg[9]  ; _125MHZ    ; _125MHZ  ; None                        ; None                      ; 2.364 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 12.372 ns  ; clock_reg[27] ; LED4     ; _125MHZ    ;
; N/A   ; None         ; 12.352 ns  ; clock_reg[27] ; LED5     ; _125MHZ    ;
; N/A   ; None         ; 11.990 ns  ; clock_reg[27] ; LED6     ; _125MHZ    ;
; N/A   ; None         ; 11.703 ns  ; clock_reg[27] ; LED3     ; _125MHZ    ;
; N/A   ; None         ; 11.683 ns  ; clock_reg[27] ; LED2     ; _125MHZ    ;
; N/A   ; None         ; 11.673 ns  ; clock_reg[27] ; LED1     ; _125MHZ    ;
; N/A   ; None         ; 9.997 ns   ; clock_reg[20] ; FPGA_PLL ; _125MHZ    ;
; N/A   ; None         ; 9.933 ns   ; clock_reg[2]  ; C25      ; _125MHZ    ;
; N/A   ; None         ; 9.815 ns   ; clock_reg[4]  ; C23      ; _125MHZ    ;
; N/A   ; None         ; 9.766 ns   ; clock_reg[3]  ; C24      ; _125MHZ    ;
; N/A   ; None         ; 9.719 ns   ; clock_reg[5]  ; C22      ; _125MHZ    ;
; N/A   ; None         ; 9.471 ns   ; clock_reg[1]  ; C27      ; _125MHZ    ;
; N/A   ; None         ; 9.443 ns   ; clock_reg[1]  ; C31      ; _125MHZ    ;
; N/A   ; None         ; 9.352 ns   ; clock_reg[27] ; FPGA_PTT ; _125MHZ    ;
; N/A   ; None         ; 8.922 ns   ; clock_reg[21] ; USROUT6  ; _125MHZ    ;
; N/A   ; None         ; 8.922 ns   ; clock_reg[23] ; USROUT4  ; _125MHZ    ;
; N/A   ; None         ; 8.907 ns   ; clock_reg[22] ; USROUT5  ; _125MHZ    ;
; N/A   ; None         ; 8.894 ns   ; clock_reg[27] ; USROUT0  ; _125MHZ    ;
; N/A   ; None         ; 8.885 ns   ; clock_reg[24] ; USROUT3  ; _125MHZ    ;
; N/A   ; None         ; 8.884 ns   ; clock_reg[25] ; USROUT2  ; _125MHZ    ;
; N/A   ; None         ; 8.877 ns   ; clock_reg[26] ; USROUT1  ; _125MHZ    ;
; N/A   ; None         ; 8.849 ns   ; clock_reg[7]  ; C20      ; _125MHZ    ;
; N/A   ; None         ; 8.838 ns   ; clock_reg[6]  ; C21      ; _125MHZ    ;
; N/A   ; None         ; 8.810 ns   ; clock_reg[0]  ; C29      ; _125MHZ    ;
; N/A   ; None         ; 8.786 ns   ; clock_reg[26] ; A31      ; _125MHZ    ;
; N/A   ; None         ; 8.784 ns   ; clock_reg[6]  ; A2       ; _125MHZ    ;
; N/A   ; None         ; 8.761 ns   ; clock_reg[25] ; A21      ; _125MHZ    ;
; N/A   ; None         ; 8.647 ns   ; clock_reg[8]  ; C19      ; _125MHZ    ;
; N/A   ; None         ; 8.631 ns   ; clock_reg[23] ; A19      ; _125MHZ    ;
; N/A   ; None         ; 8.471 ns   ; clock_reg[25] ; C2       ; _125MHZ    ;
; N/A   ; None         ; 8.467 ns   ; clock_reg[24] ; C3       ; _125MHZ    ;
; N/A   ; None         ; 8.453 ns   ; clock_reg[7]  ; A3       ; _125MHZ    ;
; N/A   ; None         ; 8.450 ns   ; clock_reg[24] ; A20      ; _125MHZ    ;
; N/A   ; None         ; 8.447 ns   ; clock_reg[19] ; C18      ; _125MHZ    ;
; N/A   ; None         ; 8.446 ns   ; clock_reg[26] ; A22      ; _125MHZ    ;
; N/A   ; None         ; 8.434 ns   ; clock_reg[22] ; A18      ; _125MHZ    ;
; N/A   ; None         ; 8.122 ns   ; clock_reg[10] ; C17      ; _125MHZ    ;
; N/A   ; None         ; 8.078 ns   ; clock_reg[13] ; A9       ; _125MHZ    ;
; N/A   ; None         ; 8.065 ns   ; clock_reg[22] ; C5       ; _125MHZ    ;
; N/A   ; None         ; 8.046 ns   ; clock_reg[21] ; C6       ; _125MHZ    ;
; N/A   ; None         ; 8.046 ns   ; clock_reg[23] ; C4       ; _125MHZ    ;
; N/A   ; None         ; 8.040 ns   ; clock_reg[8]  ; A4       ; _125MHZ    ;
; N/A   ; None         ; 8.028 ns   ; clock_reg[10] ; A6       ; _125MHZ    ;
; N/A   ; None         ; 8.019 ns   ; clock_reg[11] ; A7       ; _125MHZ    ;
; N/A   ; None         ; 8.007 ns   ; clock_reg[27] ; LED7     ; _125MHZ    ;
; N/A   ; None         ; 8.004 ns   ; clock_reg[9]  ; A5       ; _125MHZ    ;
; N/A   ; None         ; 7.997 ns   ; clock_reg[27] ; LED8     ; _125MHZ    ;
; N/A   ; None         ; 7.973 ns   ; clock_reg[12] ; A8       ; _125MHZ    ;
; N/A   ; None         ; 7.778 ns   ; clock_reg[11] ; C16      ; _125MHZ    ;
; N/A   ; None         ; 7.776 ns   ; clock_reg[13] ; C14      ; _125MHZ    ;
; N/A   ; None         ; 7.763 ns   ; clock_reg[12] ; C15      ; _125MHZ    ;
; N/A   ; None         ; 7.762 ns   ; clock_reg[21] ; A17      ; _125MHZ    ;
; N/A   ; None         ; 7.759 ns   ; clock_reg[19] ; C8       ; _125MHZ    ;
; N/A   ; None         ; 7.746 ns   ; clock_reg[20] ; A16      ; _125MHZ    ;
; N/A   ; None         ; 7.746 ns   ; clock_reg[19] ; A15      ; _125MHZ    ;
; N/A   ; None         ; 7.734 ns   ; clock_reg[18] ; C9       ; _125MHZ    ;
; N/A   ; None         ; 7.719 ns   ; clock_reg[15] ; A11      ; _125MHZ    ;
; N/A   ; None         ; 7.711 ns   ; clock_reg[14] ; A10      ; _125MHZ    ;
; N/A   ; None         ; 7.704 ns   ; clock_reg[17] ; C10      ; _125MHZ    ;
; N/A   ; None         ; 7.634 ns   ; clock_reg[20] ; C7       ; _125MHZ    ;
; N/A   ; None         ; 7.371 ns   ; clock_reg[14] ; C13      ; _125MHZ    ;
; N/A   ; None         ; 7.369 ns   ; clock_reg[18] ; A14      ; _125MHZ    ;
; N/A   ; None         ; 7.364 ns   ; clock_reg[16] ; C11      ; _125MHZ    ;
; N/A   ; None         ; 7.364 ns   ; clock_reg[16] ; A12      ; _125MHZ    ;
; N/A   ; None         ; 7.352 ns   ; clock_reg[17] ; A13      ; _125MHZ    ;
; N/A   ; None         ; 7.350 ns   ; clock_reg[15] ; C12      ; _125MHZ    ;
+-------+--------------+------------+---------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sat Apr 14 16:54:31 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PennyTestImage -c PennyTestImage --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "_125MHZ" is an undefined clock
Info: Clock "_125MHZ" has Internal fmax of 226.4 MHz between source register "clock_reg[1]" and destination register "clock_reg[27]" (period= 4.417 ns)
    Info: + Longest register to register delay is 4.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N7; Fanout = 4; REG Node = 'clock_reg[1]'
        Info: 2: + IC(0.472 ns) + CELL(0.621 ns) = 1.093 ns; Loc. = LCCOMB_X29_Y2_N6; Fanout = 2; COMB Node = 'clock_reg[1]~137'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.179 ns; Loc. = LCCOMB_X29_Y2_N8; Fanout = 2; COMB Node = 'clock_reg[2]~138'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.265 ns; Loc. = LCCOMB_X29_Y2_N10; Fanout = 2; COMB Node = 'clock_reg[3]~139'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.351 ns; Loc. = LCCOMB_X29_Y2_N12; Fanout = 2; COMB Node = 'clock_reg[4]~140'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.541 ns; Loc. = LCCOMB_X29_Y2_N14; Fanout = 2; COMB Node = 'clock_reg[5]~141'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.627 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 2; COMB Node = 'clock_reg[6]~142'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.713 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 2; COMB Node = 'clock_reg[7]~143'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.799 ns; Loc. = LCCOMB_X29_Y2_N20; Fanout = 2; COMB Node = 'clock_reg[8]~144'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.885 ns; Loc. = LCCOMB_X29_Y2_N22; Fanout = 2; COMB Node = 'clock_reg[9]~145'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.971 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 2; COMB Node = 'clock_reg[10]~146'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.057 ns; Loc. = LCCOMB_X29_Y2_N26; Fanout = 2; COMB Node = 'clock_reg[11]~147'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.143 ns; Loc. = LCCOMB_X29_Y2_N28; Fanout = 2; COMB Node = 'clock_reg[12]~148'
        Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 2.318 ns; Loc. = LCCOMB_X29_Y2_N30; Fanout = 2; COMB Node = 'clock_reg[13]~149'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.404 ns; Loc. = LCCOMB_X29_Y1_N0; Fanout = 2; COMB Node = 'clock_reg[14]~150'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.490 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 2; COMB Node = 'clock_reg[15]~151'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.576 ns; Loc. = LCCOMB_X29_Y1_N4; Fanout = 2; COMB Node = 'clock_reg[16]~152'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.662 ns; Loc. = LCCOMB_X29_Y1_N6; Fanout = 2; COMB Node = 'clock_reg[17]~153'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.748 ns; Loc. = LCCOMB_X29_Y1_N8; Fanout = 2; COMB Node = 'clock_reg[18]~154'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.834 ns; Loc. = LCCOMB_X29_Y1_N10; Fanout = 2; COMB Node = 'clock_reg[19]~155'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.920 ns; Loc. = LCCOMB_X29_Y1_N12; Fanout = 2; COMB Node = 'clock_reg[20]~156'
        Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 3.110 ns; Loc. = LCCOMB_X29_Y1_N14; Fanout = 2; COMB Node = 'clock_reg[21]~157'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.196 ns; Loc. = LCCOMB_X29_Y1_N16; Fanout = 2; COMB Node = 'clock_reg[22]~158'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.282 ns; Loc. = LCCOMB_X29_Y1_N18; Fanout = 2; COMB Node = 'clock_reg[23]~159'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.368 ns; Loc. = LCCOMB_X29_Y1_N20; Fanout = 2; COMB Node = 'clock_reg[24]~160'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.454 ns; Loc. = LCCOMB_X29_Y1_N22; Fanout = 2; COMB Node = 'clock_reg[25]~161'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.540 ns; Loc. = LCCOMB_X29_Y1_N24; Fanout = 1; COMB Node = 'clock_reg[26]~162'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 4.046 ns; Loc. = LCCOMB_X29_Y1_N26; Fanout = 1; COMB Node = 'clock_reg[27]~136'
        Info: 29: + IC(0.000 ns) + CELL(0.108 ns) = 4.154 ns; Loc. = LCFF_X29_Y1_N27; Fanout = 11; REG Node = 'clock_reg[27]'
        Info: Total cell delay = 3.682 ns ( 88.64 % )
        Info: Total interconnect delay = 0.472 ns ( 11.36 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "_125MHZ" to destination register is 2.863 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = '_125MHZ'
            Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = '_125MHZ~clkctrl'
            Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X29_Y1_N27; Fanout = 11; REG Node = 'clock_reg[27]'
            Info: Total cell delay = 1.796 ns ( 62.73 % )
            Info: Total interconnect delay = 1.067 ns ( 37.27 % )
        Info: - Longest clock path from clock "_125MHZ" to source register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = '_125MHZ'
            Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = '_125MHZ~clkctrl'
            Info: 3: + IC(0.930 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X29_Y2_N7; Fanout = 4; REG Node = 'clock_reg[1]'
            Info: Total cell delay = 1.796 ns ( 62.75 % )
            Info: Total interconnect delay = 1.066 ns ( 37.25 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "_125MHZ" to destination pin "LED4" through register "clock_reg[27]" is 12.372 ns
    Info: + Longest clock path from clock "_125MHZ" to source register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = '_125MHZ'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = '_125MHZ~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X29_Y1_N27; Fanout = 11; REG Node = 'clock_reg[27]'
        Info: Total cell delay = 1.796 ns ( 62.73 % )
        Info: Total interconnect delay = 1.067 ns ( 37.27 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.205 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N27; Fanout = 11; REG Node = 'clock_reg[27]'
        Info: 2: + IC(5.899 ns) + CELL(3.306 ns) = 9.205 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'LED4'
        Info: Total cell delay = 3.306 ns ( 35.92 % )
        Info: Total interconnect delay = 5.899 ns ( 64.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 99 megabytes of memory during processing
    Info: Processing ended: Sat Apr 14 16:54:32 2007
    Info: Elapsed time: 00:00:01


