<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:21.653+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:85) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:85 [8]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 4 bit ('i', source/word.h:29->source/aead.c:85) on local variable 'i', source/word.h:28->source/aead.c:85 [11]  (0.000 ns)&#xD;&#xA;&#x9;'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:85) [22]  (1.825 ns)&#xD;&#xA;&#x9;'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:85) [24]  (4.595 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:17.244+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:17.222+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:84) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:84 [8]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 4 bit ('i', source/word.h:29->source/aead.c:84) on local variable 'i', source/word.h:28->source/aead.c:84 [11]  (0.000 ns)&#xD;&#xA;&#x9;'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:84) [22]  (1.825 ns)&#xD;&#xA;&#x9;'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:84) [24]  (4.595 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:16.911+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:16.891+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:60) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:60 [11]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 4 bit ('i', source/word.h:29->source/aead.c:60) on local variable 'i', source/word.h:28->source/aead.c:60 [14]  (0.000 ns)&#xD;&#xA;&#x9;'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:60) [25]  (1.825 ns)&#xD;&#xA;&#x9;'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:60) [27]  (4.595 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:16.593+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:16.576+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'u64_to_u8_array' (function 'u64_to_u8_array'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('b_0_addr_write_ln13', EsperimentiVitisHLS/source/temp.c:13) of variable 'trunc_ln13_4', EsperimentiVitisHLS/source/temp.c:13 on array 'b_0' and 'store' operation 0 bit ('b_0_addr_4_write_ln13', EsperimentiVitisHLS/source/temp.c:13) of variable 'trunc_ln13_s', EsperimentiVitisHLS/source/temp.c:13 on array 'b_0'.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:15.392+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'." projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:15.275+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'u64_to_u8_array.clone' to 'u64_to_u8_array_clone'." projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:15.241+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_7' (source/aead.c:58:20) in function 'crypto_aead_encrypt' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:15.080+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)" projectName="EsperimentiVitisHLS" solutionName="solution1" date="2024-05-28T19:29:14.005+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
