Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/FistState/Projects/FIFObuffer/fifobuffer/tfifo_isim_beh.exe -prj C:/FistState/Projects/FIFObuffer/fifobuffer/tfifo_beh.prj work.tfifo work.glbl 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/FistState/Projects/FIFObuffer/fifobuffer/fifo.v" into library work
Analyzing Verilog file "C:/FistState/Projects/FIFObuffer/fifobuffer/tfifo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/FistState/Projects/FIFObuffer/fifobuffer/fifo.v" Line 44: Size mismatch in connection of port <w_addr>. Formal port size is 2-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module DeBounce
Compiling module reg_file
Compiling module EnableDigit
Compiling module hex_to_sseg
Compiling module disp_mux
Compiling module fifo
Compiling module tfifo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/FistState/Projects/FIFObuffer/fifobuffer/tfifo_isim_beh.exe
Fuse Memory Usage: 27740 KB
Fuse CPU Usage: 842 ms
