(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-12-19T11:18:34Z")
 (DESIGN "prueba IDAC+OA=VDAC")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "prueba IDAC+OA=VDAC")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.hfclk VAR_IDAC.clock (0.000:0.000:0.000))
    (INTERCONNECT SW1_IDAC.interrupt VAR_IDAC.interrupt (1.000:1.000:1.000))
    (INTERCONNECT __ONE__.q Vpos\(0\).pin_input (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\IDAC_1\:cy_psoc4_idac\\.en (0.000:0.000:0.000))
    (INTERCONNECT SW1_IDAC\(0\)_PAD SW1_IDAC\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
