

================================================================
== Vitis HLS Report for 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249'
================================================================
* Date:           Wed Jul 31 17:05:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17036|    17036|  0.170 ms|  0.170 ms|  17036|  17036|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset  |    17034|    17034|         8|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1369|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     407|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     407|    1477|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln245_1_fu_237_p2      |         +|   0|  0|   22|          15|           1|
    |add_ln245_fu_249_p2        |         +|   0|  0|   13|           6|           1|
    |add_ln247_1_fu_450_p2      |         +|   0|  0|   18|          11|           1|
    |add_ln247_fu_315_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln249_fu_444_p2        |         +|   0|  0|   10|           3|           1|
    |add_ln252_1_fu_429_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln252_2_fu_500_p2      |         +|   0|  0|   12|           5|           5|
    |add_ln252_3_fu_347_p2      |         +|   0|  0|   22|          15|          15|
    |add_ln252_fu_225_p2        |         +|   0|  0|   22|          15|          15|
    |and_ln245_fu_301_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln245_fu_231_p2       |      icmp|   0|  0|   12|          15|          15|
    |icmp_ln247_fu_255_p2       |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln249_fu_295_p2       |      icmp|   0|  0|    9|           3|           4|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln247_fu_321_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln245_1_fu_281_p3   |    select|   0|  0|   15|           1|          15|
    |select_ln245_2_fu_307_p3   |    select|   0|  0|    6|           1|           6|
    |select_ln245_3_fu_395_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln245_fu_261_p3     |    select|   0|  0|    8|           1|           1|
    |select_ln247_1_fu_353_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln247_2_fu_403_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln247_3_fu_456_p3   |    select|   0|  0|   10|           1|           1|
    |select_ln247_fu_327_p3     |    select|   0|  0|    3|           1|           1|
    |shl_ln252_1_fu_527_p2      |       shl|   0|  0|  950|         256|         256|
    |shl_ln252_fu_509_p2        |       shl|   0|  0|   96|          16|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln245_fu_289_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1369|         457|         487|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |attn_stream_blk_n        |   9|          2|    1|          2|
    |indvar_flatten19_fu_130  |   9|          2|   15|         30|
    |indvar_flatten_fu_122    |   9|          2|   11|         22|
    |inout1_blk_n_AW          |   9|          2|    1|          2|
    |inout1_blk_n_B           |   9|          2|    1|          2|
    |inout1_blk_n_W           |   9|          2|    1|          2|
    |k_patch_fu_118           |   9|          2|    8|         16|
    |q_patch_block_fu_126     |   9|          2|    6|         12|
    |q_patch_offset_fu_114    |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |indvar_flatten19_fu_130           |   15|   0|   15|          0|
    |indvar_flatten_fu_122             |   11|   0|   11|          0|
    |k_patch_fu_118                    |    8|   0|    8|          0|
    |q_patch_block_fu_126              |    6|   0|    6|          0|
    |q_patch_offset_fu_114             |    3|   0|    3|          0|
    |shl_ln252_1_reg_607               |  256|   0|  256|          0|
    |shl_ln252_reg_602                 |   32|   0|   32|          0|
    |trunc_ln252_2_reg_592             |    1|   0|    1|          0|
    |trunc_ln252_8_reg_597             |   59|   0|   59|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  407|   0|  407|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249|  return value|
|attn_stream_dout            |   in|  128|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_num_data_valid  |   in|    2|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_fifo_cap        |   in|    2|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_empty_n         |   in|    1|     ap_fifo|                                                                       attn_stream|       pointer|
|attn_stream_read            |  out|    1|     ap_fifo|                                                                       attn_stream|       pointer|
|m_axi_inout1_AWVALID        |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWREADY        |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWADDR         |  out|   64|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWID           |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWLEN          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWSIZE         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWBURST        |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWLOCK         |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWCACHE        |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWPROT         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWQOS          |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWREGION       |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_AWUSER         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WVALID         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WREADY         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WDATA          |  out|  256|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WSTRB          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WLAST          |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WID            |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_WUSER          |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARVALID        |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARREADY        |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARADDR         |  out|   64|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARID           |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARLEN          |  out|   32|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARSIZE         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARBURST        |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARLOCK         |  out|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARCACHE        |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARPROT         |  out|    3|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARQOS          |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARREGION       |  out|    4|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_ARUSER         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RVALID         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RREADY         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RDATA          |   in|  256|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RLAST          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RID            |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RFIFONUM       |   in|    9|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RUSER          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_RRESP          |   in|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BVALID         |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BREADY         |  out|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BRESP          |   in|    2|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BID            |   in|    1|       m_axi|                                                                            inout1|       pointer|
|m_axi_inout1_BUSER          |   in|    1|       m_axi|                                                                            inout1|       pointer|
|attn_load                   |   in|   64|     ap_none|                                                                         attn_load|        scalar|
|trunc_ln252_1               |   in|    5|     ap_none|                                                                     trunc_ln252_1|        scalar|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q_patch_offset = alloca i32 1"   --->   Operation 11 'alloca' 'q_patch_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 12 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_patch_block = alloca i32 1"   --->   Operation 14 'alloca' 'q_patch_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln252_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln252_1" [Deit_cpp/src/attention.cpp:240]   --->   Operation 18 'read' 'trunc_ln252_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%attn_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn_load" [Deit_cpp/src/attention.cpp:240]   --->   Operation 19 'read' 'attn_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %q_patch_block"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %k_patch"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %q_patch_offset"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_patch_1 = load i8 %k_patch" [Deit_cpp/src/attention.cpp:249]   --->   Operation 26 'load' 'k_patch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%q_patch_block_1 = load i6 %q_patch_block" [Deit_cpp/src/attention.cpp:245]   --->   Operation 27 'load' 'q_patch_block_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:245]   --->   Operation 28 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %q_patch_block_1, i1 0, i6 %q_patch_block_1, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 29 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %k_patch_1, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i10 %shl_ln" [Deit_cpp/src/attention.cpp:252]   --->   Operation 31 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln252 = add i15 %or_ln, i15 %zext_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 32 'add' 'add_ln252' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.07ns)   --->   "%icmp_ln245 = icmp_eq  i15 %indvar_flatten19_load, i15 17028" [Deit_cpp/src/attention.cpp:245]   --->   Operation 33 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln245_1 = add i15 %indvar_flatten19_load, i15 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 34 'add' 'add_ln245_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.inc16, void %for.end39.exitStub" [Deit_cpp/src/attention.cpp:245]   --->   Operation 35 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%q_patch_offset_load = load i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:249]   --->   Operation 36 'load' 'q_patch_offset_load' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:247]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln245 = add i6 %q_patch_block_1, i6 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 38 'add' 'add_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%icmp_ln247 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:247]   --->   Operation 39 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln245 = select i1 %icmp_ln247, i8 0, i8 %k_patch_1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 40 'select' 'select_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%or_ln_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %add_ln245, i1 0, i6 %add_ln245, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 41 'bitconcatenate' 'or_ln_mid1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%select_ln245_1 = select i1 %icmp_ln247, i15 %or_ln_mid1, i15 %or_ln" [Deit_cpp/src/attention.cpp:245]   --->   Operation 42 'select' 'select_ln245_1' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln245)   --->   "%xor_ln245 = xor i1 %icmp_ln247, i1 1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 43 'xor' 'xor_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln249 = icmp_eq  i3 %q_patch_offset_load, i3 4" [Deit_cpp/src/attention.cpp:249]   --->   Operation 44 'icmp' 'icmp_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln245 = and i1 %icmp_ln249, i1 %xor_ln245" [Deit_cpp/src/attention.cpp:245]   --->   Operation 45 'and' 'and_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%select_ln245_2 = select i1 %icmp_ln247, i6 %add_ln245, i6 %q_patch_block_1" [Deit_cpp/src/attention.cpp:245]   --->   Operation 46 'select' 'select_ln245_2' <Predicate = (!icmp_ln245)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln247 = add i8 %select_ln245, i8 1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 47 'add' 'add_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %and_ln245, i1 %icmp_ln247" [Deit_cpp/src/attention.cpp:247]   --->   Operation 48 'or' 'or_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %or_ln247, i3 0, i3 %q_patch_offset_load" [Deit_cpp/src/attention.cpp:247]   --->   Operation 49 'select' 'select_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%shl_ln249_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln247, i2 0" [Deit_cpp/src/attention.cpp:249]   --->   Operation 50 'bitconcatenate' 'shl_ln249_mid1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_3)   --->   "%zext_ln252_1 = zext i10 %shl_ln249_mid1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 51 'zext' 'zext_ln252_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln252_3 = add i15 %select_ln245_1, i15 %zext_ln252_1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 52 'add' 'add_ln252_3' <Predicate = (!icmp_ln245)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln247_1 = select i1 %and_ln245, i8 %add_ln247, i8 %select_ln245" [Deit_cpp/src/attention.cpp:247]   --->   Operation 53 'select' 'select_ln247_1' <Predicate = (!icmp_ln245)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%trunc_ln252 = trunc i3 %select_ln247" [Deit_cpp/src/attention.cpp:252]   --->   Operation 54 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252_3, i32 2, i32 14" [Deit_cpp/src/attention.cpp:252]   --->   Operation 55 'partselect' 'tmp' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i1.i6, i6 %add_ln245, i1 0, i6 %add_ln245" [Deit_cpp/src/attention.cpp:252]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln252, i32 2, i32 14" [Deit_cpp/src/attention.cpp:252]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%select_ln245_3 = select i1 %icmp_ln247, i13 %tmp_1, i13 %tmp_2" [Deit_cpp/src/attention.cpp:245]   --->   Operation 58 'select' 'select_ln245_3' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%select_ln247_2 = select i1 %and_ln245, i13 %tmp, i13 %select_ln245_3" [Deit_cpp/src/attention.cpp:247]   --->   Operation 59 'select' 'select_ln247_2' <Predicate = (!icmp_ln245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i2.i4, i13 %select_ln247_2, i2 %trunc_ln252, i4 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 60 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_1)   --->   "%zext_ln252_4 = zext i19 %shl_ln1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 61 'zext' 'zext_ln252_4' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln252_2 = trunc i3 %select_ln247" [Deit_cpp/src/attention.cpp:252]   --->   Operation 62 'trunc' 'trunc_ln252_2' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln252_1 = add i64 %attn_load_read, i64 %zext_ln252_4" [Deit_cpp/src/attention.cpp:252]   --->   Operation 63 'add' 'add_ln252_1' <Predicate = (!icmp_ln245)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln252_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln252_1, i32 5, i32 63" [Deit_cpp/src/attention.cpp:252]   --->   Operation 64 'partselect' 'trunc_ln252_8' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%add_ln249 = add i3 %select_ln247, i3 1" [Deit_cpp/src/attention.cpp:249]   --->   Operation 65 'add' 'add_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln247_1 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 66 'add' 'add_ln247_1' <Predicate = (!icmp_ln245)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln247_3 = select i1 %icmp_ln247, i11 1, i11 %add_ln247_1" [Deit_cpp/src/attention.cpp:247]   --->   Operation 67 'select' 'select_ln247_3' <Predicate = (!icmp_ln245)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln249 = store i15 %add_ln245_1, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:249]   --->   Operation 68 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln249 = store i6 %select_ln245_2, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:249]   --->   Operation 69 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln249 = store i11 %select_ln247_3, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:249]   --->   Operation 70 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln249 = store i8 %select_ln247_1, i8 %k_patch" [Deit_cpp/src/attention.cpp:249]   --->   Operation 71 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln249 = store i3 %add_ln249, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:249]   --->   Operation 72 'store' 'store_ln249' <Predicate = (!icmp_ln245)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/1] (1.83ns)   --->   "%attn_stream_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %attn_stream" [Deit_cpp/src/attention.cpp:252]   --->   Operation 73 'read' 'attn_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln252_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln252_2, i4 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 74 'bitconcatenate' 'trunc_ln252_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i128 %attn_stream_read" [Deit_cpp/src/attention.cpp:252]   --->   Operation 75 'zext' 'zext_ln252_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln252_2 = add i5 %trunc_ln252_7, i5 %trunc_ln252_1_read" [Deit_cpp/src/attention.cpp:252]   --->   Operation 76 'add' 'add_ln252_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln252_3 = zext i5 %add_ln252_2" [Deit_cpp/src/attention.cpp:252]   --->   Operation 77 'zext' 'zext_ln252_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%shl_ln252 = shl i32 65535, i32 %zext_ln252_3" [Deit_cpp/src/attention.cpp:252]   --->   Operation 78 'shl' 'shl_ln252' <Predicate = true> <Delay = 1.23> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln252_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln252_2, i3 0" [Deit_cpp/src/attention.cpp:252]   --->   Operation 79 'bitconcatenate' 'shl_ln252_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln252_5 = zext i8 %shl_ln252_2" [Deit_cpp/src/attention.cpp:252]   --->   Operation 80 'zext' 'zext_ln252_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.51ns)   --->   "%shl_ln252_1 = shl i256 %zext_ln252_2, i256 %zext_ln252_5" [Deit_cpp/src/attention.cpp:252]   --->   Operation 81 'shl' 'shl_ln252_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i59 %trunc_ln252_8" [Deit_cpp/src/attention.cpp:252]   --->   Operation 82 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 83 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:252]   --->   Operation 84 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [1/1] (7.30ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.m_axi.p1i256, i64 %inout1_addr, i256 %shl_ln252_1, i32 %shl_ln252" [Deit_cpp/src/attention.cpp:252]   --->   Operation 85 'write' 'write_ln252' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 86 [5/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 86 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [4/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 87 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 88 [3/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 88 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [2/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 89 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_for_each_q_patch_of"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln247_for_each_k_patch_ln249_for_each_q_patch_offset_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln251 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:251]   --->   Operation 93 'specpipeline' 'specpipeline_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Deit_cpp/src/attention.cpp:249]   --->   Operation 94 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/5] (7.30ns)   --->   "%empty_181 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:252]   --->   Operation 95 'writeresp' 'empty_181' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.inc" [Deit_cpp/src/attention.cpp:249]   --->   Operation 96 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ attn_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ attn_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln252_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_patch_offset        (alloca           ) [ 0110000000]
k_patch               (alloca           ) [ 0110000000]
indvar_flatten        (alloca           ) [ 0110000000]
q_patch_block         (alloca           ) [ 0110000000]
indvar_flatten19      (alloca           ) [ 0110000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
trunc_ln252_1_read    (read             ) [ 0111000000]
attn_load_read        (read             ) [ 0110000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
k_patch_1             (load             ) [ 0000000000]
q_patch_block_1       (load             ) [ 0000000000]
indvar_flatten19_load (load             ) [ 0000000000]
or_ln                 (bitconcatenate   ) [ 0000000000]
shl_ln                (bitconcatenate   ) [ 0000000000]
zext_ln252            (zext             ) [ 0000000000]
add_ln252             (add              ) [ 0000000000]
icmp_ln245            (icmp             ) [ 0111111110]
add_ln245_1           (add              ) [ 0000000000]
br_ln245              (br               ) [ 0000000000]
q_patch_offset_load   (load             ) [ 0000000000]
indvar_flatten_load   (load             ) [ 0000000000]
add_ln245             (add              ) [ 0000000000]
icmp_ln247            (icmp             ) [ 0000000000]
select_ln245          (select           ) [ 0000000000]
or_ln_mid1            (bitconcatenate   ) [ 0000000000]
select_ln245_1        (select           ) [ 0000000000]
xor_ln245             (xor              ) [ 0000000000]
icmp_ln249            (icmp             ) [ 0000000000]
and_ln245             (and              ) [ 0000000000]
select_ln245_2        (select           ) [ 0000000000]
add_ln247             (add              ) [ 0000000000]
or_ln247              (or               ) [ 0000000000]
select_ln247          (select           ) [ 0000000000]
shl_ln249_mid1        (bitconcatenate   ) [ 0000000000]
zext_ln252_1          (zext             ) [ 0000000000]
add_ln252_3           (add              ) [ 0000000000]
select_ln247_1        (select           ) [ 0000000000]
trunc_ln252           (trunc            ) [ 0000000000]
tmp                   (partselect       ) [ 0000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000]
tmp_2                 (partselect       ) [ 0000000000]
select_ln245_3        (select           ) [ 0000000000]
select_ln247_2        (select           ) [ 0000000000]
shl_ln1               (bitconcatenate   ) [ 0000000000]
zext_ln252_4          (zext             ) [ 0000000000]
trunc_ln252_2         (trunc            ) [ 0101000000]
add_ln252_1           (add              ) [ 0000000000]
trunc_ln252_8         (partselect       ) [ 0101000000]
add_ln249             (add              ) [ 0000000000]
add_ln247_1           (add              ) [ 0000000000]
select_ln247_3        (select           ) [ 0000000000]
store_ln249           (store            ) [ 0000000000]
store_ln249           (store            ) [ 0000000000]
store_ln249           (store            ) [ 0000000000]
store_ln249           (store            ) [ 0000000000]
store_ln249           (store            ) [ 0000000000]
attn_stream_read      (read             ) [ 0000000000]
trunc_ln252_7         (bitconcatenate   ) [ 0000000000]
zext_ln252_2          (zext             ) [ 0000000000]
add_ln252_2           (add              ) [ 0000000000]
zext_ln252_3          (zext             ) [ 0000000000]
shl_ln252             (shl              ) [ 0100100000]
shl_ln252_2           (bitconcatenate   ) [ 0000000000]
zext_ln252_5          (zext             ) [ 0000000000]
shl_ln252_1           (shl              ) [ 0100100000]
sext_ln252            (sext             ) [ 0000000000]
inout1_addr           (getelementptr    ) [ 0100111111]
empty                 (writereq         ) [ 0000000000]
write_ln252           (write            ) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
specpipeline_ln251    (specpipeline     ) [ 0000000000]
specloopname_ln249    (specloopname     ) [ 0000000000]
empty_181             (writeresp        ) [ 0000000000]
br_ln249              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="attn_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="attn_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln252_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inout1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_for_each_q_patch_of"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln247_for_each_k_patch_ln249_for_each_q_patch_offset_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="q_patch_offset_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_offset/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="k_patch_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_patch/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="q_patch_block_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_block/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten19_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln252_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln252_1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="attn_load_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_load_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="attn_stream_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_stream_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeresp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="256" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_181/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln252_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="256" slack="1"/>
<pin id="162" dir="0" index="2" bw="256" slack="1"/>
<pin id="163" dir="0" index="3" bw="32" slack="1"/>
<pin id="164" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln252/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="15" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_patch_1_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_patch_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="q_patch_block_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="1"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_block_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten19_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="1"/>
<pin id="200" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="0" index="4" bw="1" slack="0"/>
<pin id="207" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln252_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln252_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="15" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln245_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="15" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln245_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="q_patch_offset_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_offset_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln245_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln247_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln245_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln_mid1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="15" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="0" index="4" bw="1" slack="0"/>
<pin id="275" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln245_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="15" slack="0"/>
<pin id="284" dir="0" index="2" bw="15" slack="0"/>
<pin id="285" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln245_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln245/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln249_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln245_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln245/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln245_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln247_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln247_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln247_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln249_mid1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln249_mid1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln252_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln252_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252_3/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln247_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln252_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="0" index="1" bw="15" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="5" slack="0"/>
<pin id="370" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="0"/>
<pin id="387" dir="0" index="1" bw="15" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="0" index="3" bw="5" slack="0"/>
<pin id="390" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln245_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="13" slack="0"/>
<pin id="398" dir="0" index="2" bw="13" slack="0"/>
<pin id="399" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245_3/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln247_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="13" slack="0"/>
<pin id="406" dir="0" index="2" bw="13" slack="0"/>
<pin id="407" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="19" slack="0"/>
<pin id="413" dir="0" index="1" bw="13" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="0"/>
<pin id="415" dir="0" index="3" bw="1" slack="0"/>
<pin id="416" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln252_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="19" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_4/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln252_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln252_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="0" index="1" bw="19" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln252_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="59" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln252_8/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln249_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln247_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln247_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_3/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln249_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="0" index="1" bw="15" slack="1"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln249_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="1"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln249_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="11" slack="1"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln249_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln249_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln252_7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="1"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln252_7/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln252_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="128" slack="0"/>
<pin id="498" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_2/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln252_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="2"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln252_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_3/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln252_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln252/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln252_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln252_2/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln252_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_5/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln252_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="128" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln252_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln252_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="59" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln252/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="inout1_addr_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout1_addr/3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="q_patch_offset_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="q_patch_offset "/>
</bind>
</comp>

<comp id="550" class="1005" name="k_patch_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_patch "/>
</bind>
</comp>

<comp id="557" class="1005" name="indvar_flatten_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="0"/>
<pin id="559" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="564" class="1005" name="q_patch_block_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="q_patch_block "/>
</bind>
</comp>

<comp id="571" class="1005" name="indvar_flatten19_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln252_1_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="2"/>
<pin id="580" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln252_1_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="attn_load_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="attn_load_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="icmp_ln245_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="6"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln245 "/>
</bind>
</comp>

<comp id="592" class="1005" name="trunc_ln252_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln252_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="trunc_ln252_8_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="59" slack="1"/>
<pin id="599" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln252_8 "/>
</bind>
</comp>

<comp id="602" class="1005" name="shl_ln252_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln252 "/>
</bind>
</comp>

<comp id="607" class="1005" name="shl_ln252_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="256" slack="1"/>
<pin id="609" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln252_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="inout1_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="256" slack="1"/>
<pin id="614" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="86" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="195" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="192" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="201" pin="5"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="198" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="198" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="253"><net_src comp="195" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="192" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="249" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="249" pin="2"/><net_sink comp="269" pin=3"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="286"><net_src comp="255" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="269" pin="5"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="201" pin="5"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="255" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="243" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="255" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="249" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="195" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="261" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="301" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="255" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="243" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="315" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="281" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="301" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="315" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="261" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="327" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="347" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="249" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="249" pin="2"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="225" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="255" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="375" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="385" pin="4"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="301" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="365" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="395" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="403" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="361" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="327" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="421" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="80" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="327" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="82" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="246" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="255" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="237" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="307" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="456" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="353" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="444" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="146" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="489" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="90" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="500" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="496" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="540"><net_src comp="6" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="546"><net_src comp="114" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="553"><net_src comp="118" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="560"><net_src comp="122" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="567"><net_src comp="126" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="574"><net_src comp="130" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="581"><net_src comp="134" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="586"><net_src comp="140" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="591"><net_src comp="231" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="425" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="600"><net_src comp="434" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="605"><net_src comp="509" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="610"><net_src comp="527" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="615"><net_src comp="536" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: attn_stream | {}
	Port: inout1 | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 : attn_stream | {3 }
	Port: write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 : attn_load | {1 }
	Port: write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 : trunc_ln252_1 | {1 }
	Port: write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 : inout1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		or_ln : 1
		shl_ln : 1
		zext_ln252 : 2
		add_ln252 : 3
		icmp_ln245 : 1
		add_ln245_1 : 1
		br_ln245 : 2
		add_ln245 : 1
		icmp_ln247 : 1
		select_ln245 : 2
		or_ln_mid1 : 2
		select_ln245_1 : 3
		xor_ln245 : 2
		icmp_ln249 : 1
		and_ln245 : 2
		select_ln245_2 : 2
		add_ln247 : 3
		or_ln247 : 2
		select_ln247 : 2
		shl_ln249_mid1 : 4
		zext_ln252_1 : 5
		add_ln252_3 : 6
		select_ln247_1 : 2
		trunc_ln252 : 3
		tmp : 7
		tmp_1 : 2
		tmp_2 : 4
		select_ln245_3 : 5
		select_ln247_2 : 8
		shl_ln1 : 9
		zext_ln252_4 : 10
		trunc_ln252_2 : 3
		add_ln252_1 : 11
		trunc_ln252_8 : 12
		add_ln249 : 3
		add_ln247_1 : 1
		select_ln247_3 : 2
		store_ln249 : 2
		store_ln249 : 3
		store_ln249 : 3
		store_ln249 : 3
		store_ln249 : 4
	State 3
		add_ln252_2 : 1
		zext_ln252_3 : 2
		shl_ln252 : 3
		shl_ln252_2 : 2
		zext_ln252_5 : 3
		shl_ln252_1 : 4
		inout1_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    shl   |        shl_ln252_fu_509        |    0    |    49   |
|          |       shl_ln252_1_fu_527       |    0    |   423   |
|----------|--------------------------------|---------|---------|
|          |        add_ln252_fu_225        |    0    |    22   |
|          |       add_ln245_1_fu_237       |    0    |    22   |
|          |        add_ln245_fu_249        |    0    |    13   |
|          |        add_ln247_fu_315        |    0    |    15   |
|    add   |       add_ln252_3_fu_347       |    0    |    22   |
|          |       add_ln252_1_fu_429       |    0    |    71   |
|          |        add_ln249_fu_444        |    0    |    10   |
|          |       add_ln247_1_fu_450       |    0    |    18   |
|          |       add_ln252_2_fu_500       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln245_fu_261      |    0    |    8    |
|          |      select_ln245_1_fu_281     |    0    |    15   |
|          |      select_ln245_2_fu_307     |    0    |    6    |
|  select  |       select_ln247_fu_327      |    0    |    3    |
|          |      select_ln247_1_fu_353     |    0    |    8    |
|          |      select_ln245_3_fu_395     |    0    |    12   |
|          |      select_ln247_2_fu_403     |    0    |    12   |
|          |      select_ln247_3_fu_456     |    0    |    10   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln245_fu_231       |    0    |    12   |
|   icmp   |        icmp_ln247_fu_255       |    0    |    11   |
|          |        icmp_ln249_fu_295       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln245_fu_289        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |        and_ln245_fu_301        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln247_fu_321        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | trunc_ln252_1_read_read_fu_134 |    0    |    0    |
|   read   |   attn_load_read_read_fu_140   |    0    |    0    |
|          |  attn_stream_read_read_fu_146  |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_152      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln252_write_fu_159    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          or_ln_fu_201          |    0    |    0    |
|          |          shl_ln_fu_213         |    0    |    0    |
|          |        or_ln_mid1_fu_269       |    0    |    0    |
|bitconcatenate|      shl_ln249_mid1_fu_335     |    0    |    0    |
|          |          tmp_1_fu_375          |    0    |    0    |
|          |         shl_ln1_fu_411         |    0    |    0    |
|          |      trunc_ln252_7_fu_489      |    0    |    0    |
|          |       shl_ln252_2_fu_515       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln252_fu_221       |    0    |    0    |
|          |       zext_ln252_1_fu_343      |    0    |    0    |
|   zext   |       zext_ln252_4_fu_421      |    0    |    0    |
|          |       zext_ln252_2_fu_496      |    0    |    0    |
|          |       zext_ln252_3_fu_505      |    0    |    0    |
|          |       zext_ln252_5_fu_523      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln252_fu_361       |    0    |    0    |
|          |      trunc_ln252_2_fu_425      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_365           |    0    |    0    |
|partselect|          tmp_2_fu_385          |    0    |    0    |
|          |      trunc_ln252_8_fu_434      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln252_fu_533       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   788   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  attn_load_read_reg_583  |   64   |
|    icmp_ln245_reg_588    |    1   |
| indvar_flatten19_reg_571 |   15   |
|  indvar_flatten_reg_557  |   11   |
|    inout1_addr_reg_612   |   256  |
|      k_patch_reg_550     |    8   |
|   q_patch_block_reg_564  |    6   |
|  q_patch_offset_reg_543  |    3   |
|    shl_ln252_1_reg_607   |   256  |
|     shl_ln252_reg_602    |   32   |
|trunc_ln252_1_read_reg_578|    5   |
|   trunc_ln252_2_reg_592  |    1   |
|   trunc_ln252_8_reg_597  |   59   |
+--------------------------+--------+
|           Total          |   717  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_152 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_152 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   514  ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   788  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   717  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   717  |   797  |
+-----------+--------+--------+--------+
