<stg><name>deta_LUT</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:0  %data_V_read_4 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="21" op_0_bw="21" op_1_bw="11" op_2_bw="10">
<![CDATA[
_ifconv:2  %r_V = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %data_V_read_4, i10 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="44" op_0_bw="21">
<![CDATA[
_ifconv:3  %sext_cast = sext i21 %r_V to i44

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:4  %mul = mul i44 2236963, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
_ifconv:7  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:4  %mul = mul i44 2236963, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:4  %mul = mul i44 2236963, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:4  %mul = mul i44 2236963, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:4  %mul = mul i44 2236963, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="43" op_0_bw="44">
<![CDATA[
_ifconv:5  %tmp_239 = trunc i44 %mul to i43

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv:6  %neg_mul = sub i43 0, %tmp_239

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_241 = call i18 @_ssdm_op_PartSelect.i18.i43.i32.i32(i43 %neg_mul, i32 25, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="18">
<![CDATA[
_ifconv:9  %tmp = sext i18 %tmp_241 to i22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_242 = call i19 @_ssdm_op_PartSelect.i19.i44.i32.i32(i44 %mul, i32 25, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="19">
<![CDATA[
_ifconv:11  %tmp_204 = sext i19 %tmp_242 to i22

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:12  %p_v = select i1 %tmp_240, i22 %tmp, i22 %tmp_204

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="22">
<![CDATA[
_ifconv:13  %tmp_243 = trunc i22 %p_v to i19

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:14  %neg_ti = sub i19 0, %tmp_243

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="22">
<![CDATA[
_ifconv:15  %tmp_244 = trunc i22 %p_v to i19

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:16  %tmp_205 = select i1 %tmp_240, i19 %neg_ti, i19 %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:17  %r_V_13 = sub i19 65536, %tmp_205

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_201 = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %r_V_13, i32 6, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:19  %ret_V_cast = sext i13 %tmp_201 to i14

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="19">
<![CDATA[
_ifconv:21  %tmp_246 = trunc i19 %r_V_13 to i6

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:22  %tmp_s = icmp eq i6 %tmp_246, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:23  %ret_V = add i14 1, %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_13, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="13">
<![CDATA[
_ifconv:24  %tmp_206 = sext i13 %tmp_201 to i32

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:25  %tmp_207 = sext i14 %ret_V to i32

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %tmp_208 = select i1 %tmp_s, i32 %tmp_206, i32 %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %index = select i1 %tmp_245, i32 %tmp_208, i32 %tmp_206

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_248 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:30  %icmp = icmp sgt i22 %tmp_248, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_199 = zext i32 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %deta_table8_addr = getelementptr [1024 x i5]* @deta_table8, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="deta_table8_addr"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="10">
<![CDATA[
_ifconv:33  %deta_table8_load = load i5* %deta_table8_addr, align 1

]]></Node>
<StgValue><ssdm name="deta_table8_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="10">
<![CDATA[
_ifconv:33  %deta_table8_load = load i5* %deta_table8_addr, align 1

]]></Node>
<StgValue><ssdm name="deta_table8_load"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp1 = xor i1 %tmp_247, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp2 = and i1 %icmp, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:36  %sel_tmp_cast = select i1 %sel_tmp2, i5 0, i5 -5

]]></Node>
<StgValue><ssdm name="sel_tmp_cast"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %tmp_203 = or i1 %sel_tmp2, %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:38  %ssdm_int_V_write_ass = select i1 %tmp_203, i5 %sel_tmp_cast, i5 %deta_table8_load

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="5">
<![CDATA[
_ifconv:39  ret i5 %ssdm_int_V_write_ass

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
