INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 11:19:35 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : golden_ratio
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 subf0/operator/roundingAdder/X_1_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.006ns (29.472%)  route 4.800ns (70.528%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 6.332 - 5.000 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3192, unset)         1.580     1.580    subf0/operator/roundingAdder/clk
    SLICE_X41Y42         FDRE                                         r  subf0/operator/roundingAdder/X_1_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.223     1.803 r  subf0/operator/roundingAdder/X_1_d1_reg[2]/Q
                         net (fo=2, routed)           0.356     2.159    subf0/operator/roundingAdder/X_1_d1_reg_n_0_[2]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.385 r  subf0/operator/roundingAdder/ltOp_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.385    subf0/operator/roundingAdder/ltOp_carry_i_20_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.439 r  subf0/operator/roundingAdder/ltOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.439    subf0/operator/roundingAdder/ltOp_carry_i_19_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.493 r  subf0/operator/roundingAdder/ltOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.493    subf0/operator/roundingAdder/ltOp_carry_i_18_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.547 r  subf0/operator/roundingAdder/ltOp_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.547    subf0/operator/roundingAdder/ltOp_carry__0_i_16_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.601 r  subf0/operator/roundingAdder/ltOp_carry__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.601    subf0/operator/roundingAdder/ltOp_carry__0_i_15_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.655 r  subf0/operator/roundingAdder/ltOp_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.655    subf0/operator/roundingAdder/ltOp_carry__1_i_10_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.709 r  subf0/operator/roundingAdder/ltOp_carry__1_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     2.709    subf0/operator/roundingAdder/ltOp_carry__1_i_8__1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.763 r  subf0/operator/roundingAdder/ltOp_carry__2_i_8__1/CO[3]
                         net (fo=1, routed)           0.001     2.764    subf0/operator/roundingAdder/ltOp_carry__2_i_8__1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.929 f  subf0/operator/roundingAdder/ltOp_carry__1_i_18/O[1]
                         net (fo=3, routed)           0.320     3.249    subf0/operator/roundingAdder/RoundedExpFrac[33]
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.125     3.374 r  subf0/operator/roundingAdder/ltOp_carry__1_i_7__1/O
                         net (fo=39, routed)          0.287     3.661    subf0/operator/roundingAdder/nfloat2ieee/eqOp__0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.704 r  subf0/operator/roundingAdder/ltOp_carry__1_i_11/O
                         net (fo=21, routed)          0.348     4.052    subf0/operator/roundingAdder/nfloat2ieee/fracR1__7
    SLICE_X37Y46         LUT5 (Prop_lut5_I2_O)        0.043     4.095 r  subf0/operator/roundingAdder/ltOp_carry__0_i_12/O
                         net (fo=2, routed)           0.414     4.509    subf0/operator/roundingAdder/subf0_result[10]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.043     4.552 r  subf0/operator/roundingAdder/ltOp_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     4.552    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_1[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.819 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.819    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.872 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.872    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.925 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.323     5.248    subf0/operator/roundingAdder/emit_init_reg[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.043     5.291 r  subf0/operator/roundingAdder/emit_init_i_2/O
                         net (fo=7, routed)           0.310     5.602    control_merge0/one_slot_break_r/control/cmpf0_result_alias
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.043     5.645 r  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_3_comp_1/O
                         net (fo=9, routed)           0.345     5.990    control_merge0/one_slot_break_r/control/dataReg_reg[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.043     6.033 r  control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp_1/O
                         net (fo=38, routed)          0.213     6.246    control_merge0/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.043     6.289 f  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[23]_i_1__0_comp/O
                         net (fo=2, routed)           0.105     6.394    buffer15/fifo/control/dataReg_reg[30][23]
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.043     6.437 f  buffer15/fifo/control/dataReg[23]_i_1__1/O
                         net (fo=2, routed)           0.404     6.841    buffer4/control/mux3_outs[23]
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.043     6.884 f  buffer4/control/outs[23]_i_1/O
                         net (fo=21, routed)          0.396     7.280    buffer4/control/dataReg_reg[23]
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.323 f  buffer4/control/Mint_i_48_comp/O
                         net (fo=3, routed)           0.258     7.581    buffer4/control/Mint_i_48_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.624 r  buffer4/control/Mint_i_41_comp/O
                         net (fo=21, routed)          0.485     8.108    buffer21/fifo/control/sfracX1__0
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.043     8.151 r  buffer21/fifo/control/Mint_i_5/O
                         net (fo=1, routed)           0.235     8.386    mulf0/ip/SignificandMultiplication/tile_0_mult/fracR[12]
    DSP48_X2Y20          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3192, unset)         1.332     6.332    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X2Y20          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.015     6.347    
                         clock uncertainty           -0.035     6.311    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -2.525     3.786    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 -4.600    




