
bin\Debug\lineFollow3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010e  00800200  000033cc  00003480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000033cc  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  0080030e  0080030e  0000358e  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  0000358e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 00000020  00000000  00000000  00003591  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000038c  00000000  00000000  000035b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000cc5  00000000  00000000  0000393d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000023b  00000000  00000000  00004602  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001208  00000000  00000000  0000483d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002c0  00000000  00000000  00005a48  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003e1  00000000  00000000  00005d08  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
       4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
       8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
       c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      10:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      14:	0c 94 92 01 	jmp	0x324	; 0x324 <__vector_5>
      18:	0c 94 67 01 	jmp	0x2ce	; 0x2ce <__vector_6>
      1c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      20:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      24:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      28:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      2c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      30:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      34:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      38:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      3c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      40:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      44:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      48:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      4c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      50:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      54:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      58:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      5c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      60:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      64:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      68:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      6c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      70:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      74:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      78:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      7c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      80:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      84:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      88:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      8c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      90:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      94:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      98:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      9c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      ac:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      bc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      cc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      dc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      e0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	13 e0       	ldi	r17, 0x03	; 3
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	ec ec       	ldi	r30, 0xCC	; 204
      fc:	f3 e3       	ldi	r31, 0x33	; 51
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	ae 30       	cpi	r26, 0x0E	; 14
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	13 e0       	ldi	r17, 0x03	; 3
     110:	ae e0       	ldi	r26, 0x0E	; 14
     112:	b3 e0       	ldi	r27, 0x03	; 3
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	a2 32       	cpi	r26, 0x22	; 34
     11a:	b1 07       	cpc	r27, r17
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 92 10 	call	0x2124	; 0x2124 <main>
     122:	0c 94 e4 19 	jmp	0x33c8	; 0x33c8 <_exit>

00000126 <__bad_interrupt>:
     126:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000012a <timer5_init>:
    void left_position_encoder_interrupt_init (void);
    void right_position_encoder_interrupt_init (void);


void timer5_init()
{
     12a:	df 93       	push	r29
     12c:	cf 93       	push	r28
     12e:	cd b7       	in	r28, 0x3d	; 61
     130:	de b7       	in	r29, 0x3e	; 62
	TCCR5B = 0x00;	//Stop
     132:	e1 e2       	ldi	r30, 0x21	; 33
     134:	f1 e0       	ldi	r31, 0x01	; 1
     136:	10 82       	st	Z, r1
	TCNT5H = 0xFF;	//Counter higher 8-bit value to which OCR5xH value is compared with
     138:	e5 e2       	ldi	r30, 0x25	; 37
     13a:	f1 e0       	ldi	r31, 0x01	; 1
     13c:	8f ef       	ldi	r24, 0xFF	; 255
     13e:	80 83       	st	Z, r24
	TCNT5L = 0x01;	//Counter lower 8-bit value to which OCR5xH value is compared with
     140:	e4 e2       	ldi	r30, 0x24	; 36
     142:	f1 e0       	ldi	r31, 0x01	; 1
     144:	81 e0       	ldi	r24, 0x01	; 1
     146:	80 83       	st	Z, r24
	OCR5AH = 0x00;	//Output compare register high value for Left Motor
     148:	e9 e2       	ldi	r30, 0x29	; 41
     14a:	f1 e0       	ldi	r31, 0x01	; 1
     14c:	10 82       	st	Z, r1
	OCR5AL = 0xFF;	//Output compare register low value for Left Motor
     14e:	e8 e2       	ldi	r30, 0x28	; 40
     150:	f1 e0       	ldi	r31, 0x01	; 1
     152:	8f ef       	ldi	r24, 0xFF	; 255
     154:	80 83       	st	Z, r24
	OCR5BH = 0x00;	//Output compare register high value for Right Motor
     156:	eb e2       	ldi	r30, 0x2B	; 43
     158:	f1 e0       	ldi	r31, 0x01	; 1
     15a:	10 82       	st	Z, r1
	OCR5BL = 0xFF;	//Output compare register low value for Right Motor
     15c:	ea e2       	ldi	r30, 0x2A	; 42
     15e:	f1 e0       	ldi	r31, 0x01	; 1
     160:	8f ef       	ldi	r24, 0xFF	; 255
     162:	80 83       	st	Z, r24
	OCR5CH = 0x00;	//Output compare register high value for Motor C1
     164:	ed e2       	ldi	r30, 0x2D	; 45
     166:	f1 e0       	ldi	r31, 0x01	; 1
     168:	10 82       	st	Z, r1
	OCR5CL = 0xFF;	//Output compare register low value for Motor C1
     16a:	ec e2       	ldi	r30, 0x2C	; 44
     16c:	f1 e0       	ldi	r31, 0x01	; 1
     16e:	8f ef       	ldi	r24, 0xFF	; 255
     170:	80 83       	st	Z, r24
	TCCR5A = 0xA9;	/*{COM5A1=1, COM5A0=0; COM5B1=1, COM5B0=0; COM5C1=1 COM5C0=0}
     172:	e0 e2       	ldi	r30, 0x20	; 32
     174:	f1 e0       	ldi	r31, 0x01	; 1
     176:	89 ea       	ldi	r24, 0xA9	; 169
     178:	80 83       	st	Z, r24
 					  For Overriding normal port functionality to OCRnA outputs.
				  	  {WGM51=0, WGM50=1} Along With WGM52 in TCCR5B for Selecting FAST PWM 8-bit Mode*/

	TCCR5B = 0x0B;	//WGM12=1; CS12=0, CS11=1, CS10=1 (Prescaler=64)
     17a:	e1 e2       	ldi	r30, 0x21	; 33
     17c:	f1 e0       	ldi	r31, 0x01	; 1
     17e:	8b e0       	ldi	r24, 0x0B	; 11
     180:	80 83       	st	Z, r24
}
     182:	cf 91       	pop	r28
     184:	df 91       	pop	r29
     186:	08 95       	ret

00000188 <velocity>:

void velocity (unsigned char left_motor, unsigned char right_motor)
{
     188:	df 93       	push	r29
     18a:	cf 93       	push	r28
     18c:	0f 92       	push	r0
     18e:	0f 92       	push	r0
     190:	cd b7       	in	r28, 0x3d	; 61
     192:	de b7       	in	r29, 0x3e	; 62
     194:	89 83       	std	Y+1, r24	; 0x01
     196:	6a 83       	std	Y+2, r22	; 0x02
	OCR5AL = (unsigned char)left_motor;
     198:	e8 e2       	ldi	r30, 0x28	; 40
     19a:	f1 e0       	ldi	r31, 0x01	; 1
     19c:	89 81       	ldd	r24, Y+1	; 0x01
     19e:	80 83       	st	Z, r24
	OCR5BL = (unsigned char)right_motor;
     1a0:	ea e2       	ldi	r30, 0x2A	; 42
     1a2:	f1 e0       	ldi	r31, 0x01	; 1
     1a4:	8a 81       	ldd	r24, Y+2	; 0x02
     1a6:	80 83       	st	Z, r24
}
     1a8:	0f 90       	pop	r0
     1aa:	0f 90       	pop	r0
     1ac:	cf 91       	pop	r28
     1ae:	df 91       	pop	r29
     1b0:	08 95       	ret

000001b2 <motion_pin_config>:

void motion_pin_config (void)
{
     1b2:	df 93       	push	r29
     1b4:	cf 93       	push	r28
     1b6:	cd b7       	in	r28, 0x3d	; 61
     1b8:	de b7       	in	r29, 0x3e	; 62
 DDRA = DDRA | 0x0F; //set direction of the PORTA 3 to PORTA 0 pins as output
     1ba:	a1 e2       	ldi	r26, 0x21	; 33
     1bc:	b0 e0       	ldi	r27, 0x00	; 0
     1be:	e1 e2       	ldi	r30, 0x21	; 33
     1c0:	f0 e0       	ldi	r31, 0x00	; 0
     1c2:	80 81       	ld	r24, Z
     1c4:	8f 60       	ori	r24, 0x0F	; 15
     1c6:	8c 93       	st	X, r24
 PORTA = PORTA & 0xF0; // set initial value of the PORTA 3 to PORTA 0 pins to logic 0
     1c8:	a2 e2       	ldi	r26, 0x22	; 34
     1ca:	b0 e0       	ldi	r27, 0x00	; 0
     1cc:	e2 e2       	ldi	r30, 0x22	; 34
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	80 81       	ld	r24, Z
     1d2:	80 7f       	andi	r24, 0xF0	; 240
     1d4:	8c 93       	st	X, r24
 DDRL = DDRL | 0x18;   //Setting PL3 and PL4 pins as output for PWM generation
     1d6:	aa e0       	ldi	r26, 0x0A	; 10
     1d8:	b1 e0       	ldi	r27, 0x01	; 1
     1da:	ea e0       	ldi	r30, 0x0A	; 10
     1dc:	f1 e0       	ldi	r31, 0x01	; 1
     1de:	80 81       	ld	r24, Z
     1e0:	88 61       	ori	r24, 0x18	; 24
     1e2:	8c 93       	st	X, r24
 PORTL = PORTL | 0x18; //PL3 and PL4 pins are for velocity control using PWM
     1e4:	ab e0       	ldi	r26, 0x0B	; 11
     1e6:	b1 e0       	ldi	r27, 0x01	; 1
     1e8:	eb e0       	ldi	r30, 0x0B	; 11
     1ea:	f1 e0       	ldi	r31, 0x01	; 1
     1ec:	80 81       	ld	r24, Z
     1ee:	88 61       	ori	r24, 0x18	; 24
     1f0:	8c 93       	st	X, r24
}
     1f2:	cf 91       	pop	r28
     1f4:	df 91       	pop	r29
     1f6:	08 95       	ret

000001f8 <left_encoder_pin_config>:

//Function to configure INT4 (PORTE 4) pin as input for the left position encoder
void left_encoder_pin_config (void)
{
     1f8:	df 93       	push	r29
     1fa:	cf 93       	push	r28
     1fc:	cd b7       	in	r28, 0x3d	; 61
     1fe:	de b7       	in	r29, 0x3e	; 62
	DDRE  = DDRE & 0xEF;  //Set the direction of the PORTE 4 pin as input
     200:	ad e2       	ldi	r26, 0x2D	; 45
     202:	b0 e0       	ldi	r27, 0x00	; 0
     204:	ed e2       	ldi	r30, 0x2D	; 45
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	80 81       	ld	r24, Z
     20a:	8f 7e       	andi	r24, 0xEF	; 239
     20c:	8c 93       	st	X, r24
	PORTE = PORTE | 0x10; //Enable internal pull-up for PORTE 4 pin
     20e:	ae e2       	ldi	r26, 0x2E	; 46
     210:	b0 e0       	ldi	r27, 0x00	; 0
     212:	ee e2       	ldi	r30, 0x2E	; 46
     214:	f0 e0       	ldi	r31, 0x00	; 0
     216:	80 81       	ld	r24, Z
     218:	80 61       	ori	r24, 0x10	; 16
     21a:	8c 93       	st	X, r24
}
     21c:	cf 91       	pop	r28
     21e:	df 91       	pop	r29
     220:	08 95       	ret

00000222 <right_encoder_pin_config>:

//Function to configure INT5 (PORTE 5) pin as input for the right position encoder
void right_encoder_pin_config (void)
{
     222:	df 93       	push	r29
     224:	cf 93       	push	r28
     226:	cd b7       	in	r28, 0x3d	; 61
     228:	de b7       	in	r29, 0x3e	; 62
	DDRE  = DDRE & 0xDF;  //Set the direction of the PORTE 4 pin as input
     22a:	ad e2       	ldi	r26, 0x2D	; 45
     22c:	b0 e0       	ldi	r27, 0x00	; 0
     22e:	ed e2       	ldi	r30, 0x2D	; 45
     230:	f0 e0       	ldi	r31, 0x00	; 0
     232:	80 81       	ld	r24, Z
     234:	8f 7d       	andi	r24, 0xDF	; 223
     236:	8c 93       	st	X, r24
	PORTE = PORTE | 0x20; //Enable internal pull-up for PORTE 4 pin
     238:	ae e2       	ldi	r26, 0x2E	; 46
     23a:	b0 e0       	ldi	r27, 0x00	; 0
     23c:	ee e2       	ldi	r30, 0x2E	; 46
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	80 62       	ori	r24, 0x20	; 32
     244:	8c 93       	st	X, r24
}
     246:	cf 91       	pop	r28
     248:	df 91       	pop	r29
     24a:	08 95       	ret

0000024c <left_position_encoder_interrupt_init>:

void left_position_encoder_interrupt_init (void) //Interrupt 4 enable
{
     24c:	df 93       	push	r29
     24e:	cf 93       	push	r28
     250:	cd b7       	in	r28, 0x3d	; 61
     252:	de b7       	in	r29, 0x3e	; 62
	cli(); //Clears the global interrupt
     254:	f8 94       	cli
	EICRB = EICRB | 0x02; // INT4 is set to trigger with falling edge
     256:	aa e6       	ldi	r26, 0x6A	; 106
     258:	b0 e0       	ldi	r27, 0x00	; 0
     25a:	ea e6       	ldi	r30, 0x6A	; 106
     25c:	f0 e0       	ldi	r31, 0x00	; 0
     25e:	80 81       	ld	r24, Z
     260:	82 60       	ori	r24, 0x02	; 2
     262:	8c 93       	st	X, r24
	EIMSK = EIMSK | 0x10; // Enable Interrupt INT4 for left position encoder
     264:	ad e3       	ldi	r26, 0x3D	; 61
     266:	b0 e0       	ldi	r27, 0x00	; 0
     268:	ed e3       	ldi	r30, 0x3D	; 61
     26a:	f0 e0       	ldi	r31, 0x00	; 0
     26c:	80 81       	ld	r24, Z
     26e:	80 61       	ori	r24, 0x10	; 16
     270:	8c 93       	st	X, r24
	sei();   // Enables the global interrupt
     272:	78 94       	sei
}
     274:	cf 91       	pop	r28
     276:	df 91       	pop	r29
     278:	08 95       	ret

0000027a <right_position_encoder_interrupt_init>:

void right_position_encoder_interrupt_init (void) //Interrupt 5 enable
{
     27a:	df 93       	push	r29
     27c:	cf 93       	push	r28
     27e:	cd b7       	in	r28, 0x3d	; 61
     280:	de b7       	in	r29, 0x3e	; 62
	cli(); //Clears the global interrupt
     282:	f8 94       	cli
	EICRB = EICRB | 0x08; // INT5 is set to trigger with falling edge
     284:	aa e6       	ldi	r26, 0x6A	; 106
     286:	b0 e0       	ldi	r27, 0x00	; 0
     288:	ea e6       	ldi	r30, 0x6A	; 106
     28a:	f0 e0       	ldi	r31, 0x00	; 0
     28c:	80 81       	ld	r24, Z
     28e:	88 60       	ori	r24, 0x08	; 8
     290:	8c 93       	st	X, r24
	EIMSK = EIMSK | 0x20; // Enable Interrupt INT5 for right position encoder
     292:	ad e3       	ldi	r26, 0x3D	; 61
     294:	b0 e0       	ldi	r27, 0x00	; 0
     296:	ed e3       	ldi	r30, 0x3D	; 61
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	80 81       	ld	r24, Z
     29c:	80 62       	ori	r24, 0x20	; 32
     29e:	8c 93       	st	X, r24
	sei();   // Enables the global interrupt
     2a0:	78 94       	sei
}
     2a2:	cf 91       	pop	r28
     2a4:	df 91       	pop	r29
     2a6:	08 95       	ret

000002a8 <set_motors>:

void set_motors()
{
     2a8:	df 93       	push	r29
     2aa:	cf 93       	push	r28
     2ac:	cd b7       	in	r28, 0x3d	; 61
     2ae:	de b7       	in	r29, 0x3e	; 62
    motion_pin_config();
     2b0:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <motion_pin_config>
    left_encoder_pin_config();
     2b4:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <left_encoder_pin_config>
    right_encoder_pin_config();
     2b8:	0e 94 11 01 	call	0x222	; 0x222 <right_encoder_pin_config>
    left_position_encoder_interrupt_init();
     2bc:	0e 94 26 01 	call	0x24c	; 0x24c <left_position_encoder_interrupt_init>
    right_position_encoder_interrupt_init();
     2c0:	0e 94 3d 01 	call	0x27a	; 0x27a <right_position_encoder_interrupt_init>
    timer5_init();
     2c4:	0e 94 95 00 	call	0x12a	; 0x12a <timer5_init>
}
     2c8:	cf 91       	pop	r28
     2ca:	df 91       	pop	r29
     2cc:	08 95       	ret

000002ce <__vector_6>:

//ISR for right position encoder
ISR(INT5_vect)
{
     2ce:	1f 92       	push	r1
     2d0:	0f 92       	push	r0
     2d2:	0f b6       	in	r0, 0x3f	; 63
     2d4:	0f 92       	push	r0
     2d6:	11 24       	eor	r1, r1
     2d8:	8f 93       	push	r24
     2da:	9f 93       	push	r25
     2dc:	af 93       	push	r26
     2de:	bf 93       	push	r27
     2e0:	df 93       	push	r29
     2e2:	cf 93       	push	r28
     2e4:	cd b7       	in	r28, 0x3d	; 61
     2e6:	de b7       	in	r29, 0x3e	; 62
	ShaftCountRight++;  //increment right shaft position count
     2e8:	80 91 12 03 	lds	r24, 0x0312
     2ec:	90 91 13 03 	lds	r25, 0x0313
     2f0:	a0 91 14 03 	lds	r26, 0x0314
     2f4:	b0 91 15 03 	lds	r27, 0x0315
     2f8:	01 96       	adiw	r24, 0x01	; 1
     2fa:	a1 1d       	adc	r26, r1
     2fc:	b1 1d       	adc	r27, r1
     2fe:	80 93 12 03 	sts	0x0312, r24
     302:	90 93 13 03 	sts	0x0313, r25
     306:	a0 93 14 03 	sts	0x0314, r26
     30a:	b0 93 15 03 	sts	0x0315, r27
}
     30e:	cf 91       	pop	r28
     310:	df 91       	pop	r29
     312:	bf 91       	pop	r27
     314:	af 91       	pop	r26
     316:	9f 91       	pop	r25
     318:	8f 91       	pop	r24
     31a:	0f 90       	pop	r0
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	0f 90       	pop	r0
     320:	1f 90       	pop	r1
     322:	18 95       	reti

00000324 <__vector_5>:

//ISR for left position encoder
ISR(INT4_vect)
{
     324:	1f 92       	push	r1
     326:	0f 92       	push	r0
     328:	0f b6       	in	r0, 0x3f	; 63
     32a:	0f 92       	push	r0
     32c:	11 24       	eor	r1, r1
     32e:	8f 93       	push	r24
     330:	9f 93       	push	r25
     332:	af 93       	push	r26
     334:	bf 93       	push	r27
     336:	df 93       	push	r29
     338:	cf 93       	push	r28
     33a:	cd b7       	in	r28, 0x3d	; 61
     33c:	de b7       	in	r29, 0x3e	; 62
	ShaftCountLeft++;  //increment left shaft position count
     33e:	80 91 0e 03 	lds	r24, 0x030E
     342:	90 91 0f 03 	lds	r25, 0x030F
     346:	a0 91 10 03 	lds	r26, 0x0310
     34a:	b0 91 11 03 	lds	r27, 0x0311
     34e:	01 96       	adiw	r24, 0x01	; 1
     350:	a1 1d       	adc	r26, r1
     352:	b1 1d       	adc	r27, r1
     354:	80 93 0e 03 	sts	0x030E, r24
     358:	90 93 0f 03 	sts	0x030F, r25
     35c:	a0 93 10 03 	sts	0x0310, r26
     360:	b0 93 11 03 	sts	0x0311, r27
}
     364:	cf 91       	pop	r28
     366:	df 91       	pop	r29
     368:	bf 91       	pop	r27
     36a:	af 91       	pop	r26
     36c:	9f 91       	pop	r25
     36e:	8f 91       	pop	r24
     370:	0f 90       	pop	r0
     372:	0f be       	out	0x3f, r0	; 63
     374:	0f 90       	pop	r0
     376:	1f 90       	pop	r1
     378:	18 95       	reti

0000037a <motion_set>:

//Function used for setting motor's direction
void motion_set (unsigned char Direction)
{
     37a:	df 93       	push	r29
     37c:	cf 93       	push	r28
     37e:	0f 92       	push	r0
     380:	0f 92       	push	r0
     382:	cd b7       	in	r28, 0x3d	; 61
     384:	de b7       	in	r29, 0x3e	; 62
     386:	8a 83       	std	Y+2, r24	; 0x02
 unsigned char PortARestore = 0;
     388:	19 82       	std	Y+1, r1	; 0x01

 Direction &= 0x0F; 			// removing upper nibbel as it is not needed
     38a:	8a 81       	ldd	r24, Y+2	; 0x02
     38c:	8f 70       	andi	r24, 0x0F	; 15
     38e:	8a 83       	std	Y+2, r24	; 0x02
 PortARestore = PORTA; 			// reading the PORTA's original status
     390:	e2 e2       	ldi	r30, 0x22	; 34
     392:	f0 e0       	ldi	r31, 0x00	; 0
     394:	80 81       	ld	r24, Z
     396:	89 83       	std	Y+1, r24	; 0x01
 PortARestore &= 0xF0; 			// setting lower direction nibbel to 0
     398:	89 81       	ldd	r24, Y+1	; 0x01
     39a:	80 7f       	andi	r24, 0xF0	; 240
     39c:	89 83       	std	Y+1, r24	; 0x01
 PortARestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTA status
     39e:	99 81       	ldd	r25, Y+1	; 0x01
     3a0:	8a 81       	ldd	r24, Y+2	; 0x02
     3a2:	89 2b       	or	r24, r25
     3a4:	89 83       	std	Y+1, r24	; 0x01
 PORTA = PortARestore; 			// setting the command to the port
     3a6:	e2 e2       	ldi	r30, 0x22	; 34
     3a8:	f0 e0       	ldi	r31, 0x00	; 0
     3aa:	89 81       	ldd	r24, Y+1	; 0x01
     3ac:	80 83       	st	Z, r24
}
     3ae:	0f 90       	pop	r0
     3b0:	0f 90       	pop	r0
     3b2:	cf 91       	pop	r28
     3b4:	df 91       	pop	r29
     3b6:	08 95       	ret

000003b8 <forward>:


void forward (void) //both wheels forward
{
     3b8:	df 93       	push	r29
     3ba:	cf 93       	push	r28
     3bc:	cd b7       	in	r28, 0x3d	; 61
     3be:	de b7       	in	r29, 0x3e	; 62
    motion_set(0x06);
     3c0:	86 e0       	ldi	r24, 0x06	; 6
     3c2:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     3c6:	cf 91       	pop	r28
     3c8:	df 91       	pop	r29
     3ca:	08 95       	ret

000003cc <forward_mm>:

void forward_mm(unsigned int distance)
{
     3cc:	df 93       	push	r29
     3ce:	cf 93       	push	r28
     3d0:	cd b7       	in	r28, 0x3d	; 61
     3d2:	de b7       	in	r29, 0x3e	; 62
     3d4:	2a 97       	sbiw	r28, 0x0a	; 10
     3d6:	0f b6       	in	r0, 0x3f	; 63
     3d8:	f8 94       	cli
     3da:	de bf       	out	0x3e, r29	; 62
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	cd bf       	out	0x3d, r28	; 61
     3e0:	9a 87       	std	Y+10, r25	; 0x0a
     3e2:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     3e4:	80 e0       	ldi	r24, 0x00	; 0
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	a0 e0       	ldi	r26, 0x00	; 0
     3ea:	b0 e0       	ldi	r27, 0x00	; 0
     3ec:	8d 83       	std	Y+5, r24	; 0x05
     3ee:	9e 83       	std	Y+6, r25	; 0x06
     3f0:	af 83       	std	Y+7, r26	; 0x07
     3f2:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     3f4:	19 82       	std	Y+1, r1	; 0x01
     3f6:	1a 82       	std	Y+2, r1	; 0x02
     3f8:	1b 82       	std	Y+3, r1	; 0x03
     3fa:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = distance / 5.338; // division by resolution to get shaft count
     3fc:	89 85       	ldd	r24, Y+9	; 0x09
     3fe:	9a 85       	ldd	r25, Y+10	; 0x0a
     400:	cc 01       	movw	r24, r24
     402:	a0 e0       	ldi	r26, 0x00	; 0
     404:	b0 e0       	ldi	r27, 0x00	; 0
     406:	bc 01       	movw	r22, r24
     408:	cd 01       	movw	r24, r26
     40a:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     40e:	dc 01       	movw	r26, r24
     410:	cb 01       	movw	r24, r22
     412:	bc 01       	movw	r22, r24
     414:	cd 01       	movw	r24, r26
     416:	25 ee       	ldi	r18, 0xE5	; 229
     418:	30 ed       	ldi	r19, 0xD0	; 208
     41a:	4a ea       	ldi	r20, 0xAA	; 170
     41c:	50 e4       	ldi	r21, 0x40	; 64
     41e:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     422:	dc 01       	movw	r26, r24
     424:	cb 01       	movw	r24, r22
     426:	8d 83       	std	Y+5, r24	; 0x05
     428:	9e 83       	std	Y+6, r25	; 0x06
     42a:	af 83       	std	Y+7, r26	; 0x07
     42c:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned long int) ReqdShaftCount;
     42e:	6d 81       	ldd	r22, Y+5	; 0x05
     430:	7e 81       	ldd	r23, Y+6	; 0x06
     432:	8f 81       	ldd	r24, Y+7	; 0x07
     434:	98 85       	ldd	r25, Y+8	; 0x08
     436:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     43a:	dc 01       	movw	r26, r24
     43c:	cb 01       	movw	r24, r22
     43e:	89 83       	std	Y+1, r24	; 0x01
     440:	9a 83       	std	Y+2, r25	; 0x02
     442:	ab 83       	std	Y+3, r26	; 0x03
     444:	bc 83       	std	Y+4, r27	; 0x04

	ShaftCountRight = 0;
     446:	10 92 12 03 	sts	0x0312, r1
     44a:	10 92 13 03 	sts	0x0313, r1
     44e:	10 92 14 03 	sts	0x0314, r1
     452:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     456:	10 92 0e 03 	sts	0x030E, r1
     45a:	10 92 0f 03 	sts	0x030F, r1
     45e:	10 92 10 03 	sts	0x0310, r1
     462:	10 92 11 03 	sts	0x0311, r1
    forward();
     466:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <forward>

	while(1)
	{
		if(ShaftCountRight > ReqdShaftCountInt || ShaftCountLeft > ReqdShaftCountInt)
     46a:	20 91 12 03 	lds	r18, 0x0312
     46e:	30 91 13 03 	lds	r19, 0x0313
     472:	40 91 14 03 	lds	r20, 0x0314
     476:	50 91 15 03 	lds	r21, 0x0315
     47a:	89 81       	ldd	r24, Y+1	; 0x01
     47c:	9a 81       	ldd	r25, Y+2	; 0x02
     47e:	ab 81       	ldd	r26, Y+3	; 0x03
     480:	bc 81       	ldd	r27, Y+4	; 0x04
     482:	82 17       	cp	r24, r18
     484:	93 07       	cpc	r25, r19
     486:	a4 07       	cpc	r26, r20
     488:	b5 07       	cpc	r27, r21
     48a:	88 f0       	brcs	.+34     	; 0x4ae <forward_mm+0xe2>
     48c:	20 91 0e 03 	lds	r18, 0x030E
     490:	30 91 0f 03 	lds	r19, 0x030F
     494:	40 91 10 03 	lds	r20, 0x0310
     498:	50 91 11 03 	lds	r21, 0x0311
     49c:	89 81       	ldd	r24, Y+1	; 0x01
     49e:	9a 81       	ldd	r25, Y+2	; 0x02
     4a0:	ab 81       	ldd	r26, Y+3	; 0x03
     4a2:	bc 81       	ldd	r27, Y+4	; 0x04
     4a4:	82 17       	cp	r24, r18
     4a6:	93 07       	cpc	r25, r19
     4a8:	a4 07       	cpc	r26, r20
     4aa:	b5 07       	cpc	r27, r21
     4ac:	f0 f6       	brcc	.-68     	; 0x46a <forward_mm+0x9e>
		{
			break;
		}
	}
	stop(); //Stop robot
     4ae:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     4b2:	2a 96       	adiw	r28, 0x0a	; 10
     4b4:	0f b6       	in	r0, 0x3f	; 63
     4b6:	f8 94       	cli
     4b8:	de bf       	out	0x3e, r29	; 62
     4ba:	0f be       	out	0x3f, r0	; 63
     4bc:	cd bf       	out	0x3d, r28	; 61
     4be:	cf 91       	pop	r28
     4c0:	df 91       	pop	r29
     4c2:	08 95       	ret

000004c4 <back>:

void back (void) //both wheels backward
{
     4c4:	df 93       	push	r29
     4c6:	cf 93       	push	r28
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
  motion_set(0x09);
     4cc:	89 e0       	ldi	r24, 0x09	; 9
     4ce:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     4d2:	cf 91       	pop	r28
     4d4:	df 91       	pop	r29
     4d6:	08 95       	ret

000004d8 <back_mm>:

void back_mm (unsigned int distance)
{
     4d8:	df 93       	push	r29
     4da:	cf 93       	push	r28
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
     4e0:	2a 97       	sbiw	r28, 0x0a	; 10
     4e2:	0f b6       	in	r0, 0x3f	; 63
     4e4:	f8 94       	cli
     4e6:	de bf       	out	0x3e, r29	; 62
     4e8:	0f be       	out	0x3f, r0	; 63
     4ea:	cd bf       	out	0x3d, r28	; 61
     4ec:	9a 87       	std	Y+10, r25	; 0x0a
     4ee:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	a0 e0       	ldi	r26, 0x00	; 0
     4f6:	b0 e0       	ldi	r27, 0x00	; 0
     4f8:	8d 83       	std	Y+5, r24	; 0x05
     4fa:	9e 83       	std	Y+6, r25	; 0x06
     4fc:	af 83       	std	Y+7, r26	; 0x07
     4fe:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     500:	19 82       	std	Y+1, r1	; 0x01
     502:	1a 82       	std	Y+2, r1	; 0x02
     504:	1b 82       	std	Y+3, r1	; 0x03
     506:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = distance / 5.338; // division by resolution to get shaft count
     508:	89 85       	ldd	r24, Y+9	; 0x09
     50a:	9a 85       	ldd	r25, Y+10	; 0x0a
     50c:	cc 01       	movw	r24, r24
     50e:	a0 e0       	ldi	r26, 0x00	; 0
     510:	b0 e0       	ldi	r27, 0x00	; 0
     512:	bc 01       	movw	r22, r24
     514:	cd 01       	movw	r24, r26
     516:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     51a:	dc 01       	movw	r26, r24
     51c:	cb 01       	movw	r24, r22
     51e:	bc 01       	movw	r22, r24
     520:	cd 01       	movw	r24, r26
     522:	25 ee       	ldi	r18, 0xE5	; 229
     524:	30 ed       	ldi	r19, 0xD0	; 208
     526:	4a ea       	ldi	r20, 0xAA	; 170
     528:	50 e4       	ldi	r21, 0x40	; 64
     52a:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     52e:	dc 01       	movw	r26, r24
     530:	cb 01       	movw	r24, r22
     532:	8d 83       	std	Y+5, r24	; 0x05
     534:	9e 83       	std	Y+6, r25	; 0x06
     536:	af 83       	std	Y+7, r26	; 0x07
     538:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned long int) ReqdShaftCount;
     53a:	6d 81       	ldd	r22, Y+5	; 0x05
     53c:	7e 81       	ldd	r23, Y+6	; 0x06
     53e:	8f 81       	ldd	r24, Y+7	; 0x07
     540:	98 85       	ldd	r25, Y+8	; 0x08
     542:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     546:	dc 01       	movw	r26, r24
     548:	cb 01       	movw	r24, r22
     54a:	89 83       	std	Y+1, r24	; 0x01
     54c:	9a 83       	std	Y+2, r25	; 0x02
     54e:	ab 83       	std	Y+3, r26	; 0x03
     550:	bc 83       	std	Y+4, r27	; 0x04

    //Counting any one of the shaft counts.
	ShaftCountRight = 0;
     552:	10 92 12 03 	sts	0x0312, r1
     556:	10 92 13 03 	sts	0x0313, r1
     55a:	10 92 14 03 	sts	0x0314, r1
     55e:	10 92 15 03 	sts	0x0315, r1
    back();
     562:	0e 94 62 02 	call	0x4c4	; 0x4c4 <back>

	while(1)
	{
		if(ShaftCountRight > ReqdShaftCountInt)
     566:	20 91 12 03 	lds	r18, 0x0312
     56a:	30 91 13 03 	lds	r19, 0x0313
     56e:	40 91 14 03 	lds	r20, 0x0314
     572:	50 91 15 03 	lds	r21, 0x0315
     576:	89 81       	ldd	r24, Y+1	; 0x01
     578:	9a 81       	ldd	r25, Y+2	; 0x02
     57a:	ab 81       	ldd	r26, Y+3	; 0x03
     57c:	bc 81       	ldd	r27, Y+4	; 0x04
     57e:	82 17       	cp	r24, r18
     580:	93 07       	cpc	r25, r19
     582:	a4 07       	cpc	r26, r20
     584:	b5 07       	cpc	r27, r21
     586:	78 f7       	brcc	.-34     	; 0x566 <back_mm+0x8e>
		{
			break;
		}
	}
	stop(); //Stop robot
     588:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     58c:	2a 96       	adiw	r28, 0x0a	; 10
     58e:	0f b6       	in	r0, 0x3f	; 63
     590:	f8 94       	cli
     592:	de bf       	out	0x3e, r29	; 62
     594:	0f be       	out	0x3f, r0	; 63
     596:	cd bf       	out	0x3d, r28	; 61
     598:	cf 91       	pop	r28
     59a:	df 91       	pop	r29
     59c:	08 95       	ret

0000059e <left>:

void left (void) //Left wheel backward, Right wheel forward
{
     59e:	df 93       	push	r29
     5a0:	cf 93       	push	r28
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
  motion_set(0x05);
     5a6:	85 e0       	ldi	r24, 0x05	; 5
     5a8:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     5ac:	cf 91       	pop	r28
     5ae:	df 91       	pop	r29
     5b0:	08 95       	ret

000005b2 <left_degrees>:

void left_degrees(unsigned int degrees)
{
     5b2:	df 93       	push	r29
     5b4:	cf 93       	push	r28
     5b6:	cd b7       	in	r28, 0x3d	; 61
     5b8:	de b7       	in	r29, 0x3e	; 62
     5ba:	2c 97       	sbiw	r28, 0x0c	; 12
     5bc:	0f b6       	in	r0, 0x3f	; 63
     5be:	f8 94       	cli
     5c0:	de bf       	out	0x3e, r29	; 62
     5c2:	0f be       	out	0x3f, r0	; 63
     5c4:	cd bf       	out	0x3d, r28	; 61
     5c6:	9a 87       	std	Y+10, r25	; 0x0a
     5c8:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	a0 e0       	ldi	r26, 0x00	; 0
     5d0:	b0 e0       	ldi	r27, 0x00	; 0
     5d2:	8d 83       	std	Y+5, r24	; 0x05
     5d4:	9e 83       	std	Y+6, r25	; 0x06
     5d6:	af 83       	std	Y+7, r26	; 0x07
     5d8:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     5da:	19 82       	std	Y+1, r1	; 0x01
     5dc:	1a 82       	std	Y+2, r1	; 0x02
     5de:	1b 82       	std	Y+3, r1	; 0x03
     5e0:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees/ 4.090; // division by resolution to get shaft count
     5e2:	89 85       	ldd	r24, Y+9	; 0x09
     5e4:	9a 85       	ldd	r25, Y+10	; 0x0a
     5e6:	cc 01       	movw	r24, r24
     5e8:	a0 e0       	ldi	r26, 0x00	; 0
     5ea:	b0 e0       	ldi	r27, 0x00	; 0
     5ec:	bc 01       	movw	r22, r24
     5ee:	cd 01       	movw	r24, r26
     5f0:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     5f4:	dc 01       	movw	r26, r24
     5f6:	cb 01       	movw	r24, r22
     5f8:	bc 01       	movw	r22, r24
     5fa:	cd 01       	movw	r24, r26
     5fc:	28 e4       	ldi	r18, 0x48	; 72
     5fe:	31 ee       	ldi	r19, 0xE1	; 225
     600:	42 e8       	ldi	r20, 0x82	; 130
     602:	50 e4       	ldi	r21, 0x40	; 64
     604:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     608:	dc 01       	movw	r26, r24
     60a:	cb 01       	movw	r24, r22
     60c:	8d 83       	std	Y+5, r24	; 0x05
     60e:	9e 83       	std	Y+6, r25	; 0x06
     610:	af 83       	std	Y+7, r26	; 0x07
     612:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     614:	6d 81       	ldd	r22, Y+5	; 0x05
     616:	7e 81       	ldd	r23, Y+6	; 0x06
     618:	8f 81       	ldd	r24, Y+7	; 0x07
     61a:	98 85       	ldd	r25, Y+8	; 0x08
     61c:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     620:	dc 01       	movw	r26, r24
     622:	cb 01       	movw	r24, r22
     624:	cc 01       	movw	r24, r24
     626:	a0 e0       	ldi	r26, 0x00	; 0
     628:	b0 e0       	ldi	r27, 0x00	; 0
     62a:	89 83       	std	Y+1, r24	; 0x01
     62c:	9a 83       	std	Y+2, r25	; 0x02
     62e:	ab 83       	std	Y+3, r26	; 0x03
     630:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     632:	10 92 12 03 	sts	0x0312, r1
     636:	10 92 13 03 	sts	0x0313, r1
     63a:	10 92 14 03 	sts	0x0314, r1
     63e:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     642:	10 92 0e 03 	sts	0x030E, r1
     646:	10 92 0f 03 	sts	0x030F, r1
     64a:	10 92 10 03 	sts	0x0310, r1
     64e:	10 92 11 03 	sts	0x0311, r1

    left();
     652:	0e 94 cf 02 	call	0x59e	; 0x59e <left>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     656:	20 91 12 03 	lds	r18, 0x0312
     65a:	30 91 13 03 	lds	r19, 0x0313
     65e:	40 91 14 03 	lds	r20, 0x0314
     662:	50 91 15 03 	lds	r21, 0x0315
     666:	1c 86       	std	Y+12, r1	; 0x0c
     668:	89 81       	ldd	r24, Y+1	; 0x01
     66a:	9a 81       	ldd	r25, Y+2	; 0x02
     66c:	ab 81       	ldd	r26, Y+3	; 0x03
     66e:	bc 81       	ldd	r27, Y+4	; 0x04
     670:	28 17       	cp	r18, r24
     672:	39 07       	cpc	r19, r25
     674:	4a 07       	cpc	r20, r26
     676:	5b 07       	cpc	r21, r27
     678:	10 f0       	brcs	.+4      	; 0x67e <left_degrees+0xcc>
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	8c 87       	std	Y+12, r24	; 0x0c
     67e:	20 91 0e 03 	lds	r18, 0x030E
     682:	30 91 0f 03 	lds	r19, 0x030F
     686:	40 91 10 03 	lds	r20, 0x0310
     68a:	50 91 11 03 	lds	r21, 0x0311
     68e:	1b 86       	std	Y+11, r1	; 0x0b
     690:	89 81       	ldd	r24, Y+1	; 0x01
     692:	9a 81       	ldd	r25, Y+2	; 0x02
     694:	ab 81       	ldd	r26, Y+3	; 0x03
     696:	bc 81       	ldd	r27, Y+4	; 0x04
     698:	28 17       	cp	r18, r24
     69a:	39 07       	cpc	r19, r25
     69c:	4a 07       	cpc	r20, r26
     69e:	5b 07       	cpc	r21, r27
     6a0:	10 f0       	brcs	.+4      	; 0x6a6 <left_degrees+0xf4>
     6a2:	91 e0       	ldi	r25, 0x01	; 1
     6a4:	9b 87       	std	Y+11, r25	; 0x0b
     6a6:	8c 85       	ldd	r24, Y+12	; 0x0c
     6a8:	9b 85       	ldd	r25, Y+11	; 0x0b
     6aa:	89 2b       	or	r24, r25
     6ac:	88 23       	and	r24, r24
     6ae:	99 f2       	breq	.-90     	; 0x656 <left_degrees+0xa4>
		break;
	}
	stop(); //Stop robot
     6b0:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     6b4:	2c 96       	adiw	r28, 0x0c	; 12
     6b6:	0f b6       	in	r0, 0x3f	; 63
     6b8:	f8 94       	cli
     6ba:	de bf       	out	0x3e, r29	; 62
     6bc:	0f be       	out	0x3f, r0	; 63
     6be:	cd bf       	out	0x3d, r28	; 61
     6c0:	cf 91       	pop	r28
     6c2:	df 91       	pop	r29
     6c4:	08 95       	ret

000006c6 <right>:

void right (void) //Left wheel forward, Right wheel backward
{
     6c6:	df 93       	push	r29
     6c8:	cf 93       	push	r28
     6ca:	cd b7       	in	r28, 0x3d	; 61
     6cc:	de b7       	in	r29, 0x3e	; 62
  motion_set(0x0A);
     6ce:	8a e0       	ldi	r24, 0x0A	; 10
     6d0:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     6d4:	cf 91       	pop	r28
     6d6:	df 91       	pop	r29
     6d8:	08 95       	ret

000006da <right_degrees>:

void right_degrees(unsigned int degrees)
{
     6da:	df 93       	push	r29
     6dc:	cf 93       	push	r28
     6de:	cd b7       	in	r28, 0x3d	; 61
     6e0:	de b7       	in	r29, 0x3e	; 62
     6e2:	2c 97       	sbiw	r28, 0x0c	; 12
     6e4:	0f b6       	in	r0, 0x3f	; 63
     6e6:	f8 94       	cli
     6e8:	de bf       	out	0x3e, r29	; 62
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	cd bf       	out	0x3d, r28	; 61
     6ee:	9a 87       	std	Y+10, r25	; 0x0a
     6f0:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     6f2:	80 e0       	ldi	r24, 0x00	; 0
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	a0 e0       	ldi	r26, 0x00	; 0
     6f8:	b0 e0       	ldi	r27, 0x00	; 0
     6fa:	8d 83       	std	Y+5, r24	; 0x05
     6fc:	9e 83       	std	Y+6, r25	; 0x06
     6fe:	af 83       	std	Y+7, r26	; 0x07
     700:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     702:	19 82       	std	Y+1, r1	; 0x01
     704:	1a 82       	std	Y+2, r1	; 0x02
     706:	1b 82       	std	Y+3, r1	; 0x03
     708:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees/ 4.090; // division by resolution to get shaft count
     70a:	89 85       	ldd	r24, Y+9	; 0x09
     70c:	9a 85       	ldd	r25, Y+10	; 0x0a
     70e:	cc 01       	movw	r24, r24
     710:	a0 e0       	ldi	r26, 0x00	; 0
     712:	b0 e0       	ldi	r27, 0x00	; 0
     714:	bc 01       	movw	r22, r24
     716:	cd 01       	movw	r24, r26
     718:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     71c:	dc 01       	movw	r26, r24
     71e:	cb 01       	movw	r24, r22
     720:	bc 01       	movw	r22, r24
     722:	cd 01       	movw	r24, r26
     724:	28 e4       	ldi	r18, 0x48	; 72
     726:	31 ee       	ldi	r19, 0xE1	; 225
     728:	42 e8       	ldi	r20, 0x82	; 130
     72a:	50 e4       	ldi	r21, 0x40	; 64
     72c:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     730:	dc 01       	movw	r26, r24
     732:	cb 01       	movw	r24, r22
     734:	8d 83       	std	Y+5, r24	; 0x05
     736:	9e 83       	std	Y+6, r25	; 0x06
     738:	af 83       	std	Y+7, r26	; 0x07
     73a:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     73c:	6d 81       	ldd	r22, Y+5	; 0x05
     73e:	7e 81       	ldd	r23, Y+6	; 0x06
     740:	8f 81       	ldd	r24, Y+7	; 0x07
     742:	98 85       	ldd	r25, Y+8	; 0x08
     744:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     748:	dc 01       	movw	r26, r24
     74a:	cb 01       	movw	r24, r22
     74c:	cc 01       	movw	r24, r24
     74e:	a0 e0       	ldi	r26, 0x00	; 0
     750:	b0 e0       	ldi	r27, 0x00	; 0
     752:	89 83       	std	Y+1, r24	; 0x01
     754:	9a 83       	std	Y+2, r25	; 0x02
     756:	ab 83       	std	Y+3, r26	; 0x03
     758:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     75a:	10 92 12 03 	sts	0x0312, r1
     75e:	10 92 13 03 	sts	0x0313, r1
     762:	10 92 14 03 	sts	0x0314, r1
     766:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     76a:	10 92 0e 03 	sts	0x030E, r1
     76e:	10 92 0f 03 	sts	0x030F, r1
     772:	10 92 10 03 	sts	0x0310, r1
     776:	10 92 11 03 	sts	0x0311, r1

    right();
     77a:	0e 94 63 03 	call	0x6c6	; 0x6c6 <right>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     77e:	20 91 12 03 	lds	r18, 0x0312
     782:	30 91 13 03 	lds	r19, 0x0313
     786:	40 91 14 03 	lds	r20, 0x0314
     78a:	50 91 15 03 	lds	r21, 0x0315
     78e:	1c 86       	std	Y+12, r1	; 0x0c
     790:	89 81       	ldd	r24, Y+1	; 0x01
     792:	9a 81       	ldd	r25, Y+2	; 0x02
     794:	ab 81       	ldd	r26, Y+3	; 0x03
     796:	bc 81       	ldd	r27, Y+4	; 0x04
     798:	28 17       	cp	r18, r24
     79a:	39 07       	cpc	r19, r25
     79c:	4a 07       	cpc	r20, r26
     79e:	5b 07       	cpc	r21, r27
     7a0:	10 f0       	brcs	.+4      	; 0x7a6 <right_degrees+0xcc>
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	8c 87       	std	Y+12, r24	; 0x0c
     7a6:	20 91 0e 03 	lds	r18, 0x030E
     7aa:	30 91 0f 03 	lds	r19, 0x030F
     7ae:	40 91 10 03 	lds	r20, 0x0310
     7b2:	50 91 11 03 	lds	r21, 0x0311
     7b6:	1b 86       	std	Y+11, r1	; 0x0b
     7b8:	89 81       	ldd	r24, Y+1	; 0x01
     7ba:	9a 81       	ldd	r25, Y+2	; 0x02
     7bc:	ab 81       	ldd	r26, Y+3	; 0x03
     7be:	bc 81       	ldd	r27, Y+4	; 0x04
     7c0:	28 17       	cp	r18, r24
     7c2:	39 07       	cpc	r19, r25
     7c4:	4a 07       	cpc	r20, r26
     7c6:	5b 07       	cpc	r21, r27
     7c8:	10 f0       	brcs	.+4      	; 0x7ce <right_degrees+0xf4>
     7ca:	91 e0       	ldi	r25, 0x01	; 1
     7cc:	9b 87       	std	Y+11, r25	; 0x0b
     7ce:	8c 85       	ldd	r24, Y+12	; 0x0c
     7d0:	9b 85       	ldd	r25, Y+11	; 0x0b
     7d2:	89 2b       	or	r24, r25
     7d4:	88 23       	and	r24, r24
     7d6:	99 f2       	breq	.-90     	; 0x77e <right_degrees+0xa4>
		break;
	}
	stop(); //Stop robot
     7d8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     7dc:	2c 96       	adiw	r28, 0x0c	; 12
     7de:	0f b6       	in	r0, 0x3f	; 63
     7e0:	f8 94       	cli
     7e2:	de bf       	out	0x3e, r29	; 62
     7e4:	0f be       	out	0x3f, r0	; 63
     7e6:	cd bf       	out	0x3d, r28	; 61
     7e8:	cf 91       	pop	r28
     7ea:	df 91       	pop	r29
     7ec:	08 95       	ret

000007ee <soft_left>:


void soft_left (void) //Left wheel stationary, Right wheel forward
{
     7ee:	df 93       	push	r29
     7f0:	cf 93       	push	r28
     7f2:	cd b7       	in	r28, 0x3d	; 61
     7f4:	de b7       	in	r29, 0x3e	; 62
 motion_set(0x04);
     7f6:	84 e0       	ldi	r24, 0x04	; 4
     7f8:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     7fc:	cf 91       	pop	r28
     7fe:	df 91       	pop	r29
     800:	08 95       	ret

00000802 <soft_left_degrees>:

void soft_left_degrees(unsigned int degrees)
{
     802:	df 93       	push	r29
     804:	cf 93       	push	r28
     806:	cd b7       	in	r28, 0x3d	; 61
     808:	de b7       	in	r29, 0x3e	; 62
     80a:	2c 97       	sbiw	r28, 0x0c	; 12
     80c:	0f b6       	in	r0, 0x3f	; 63
     80e:	f8 94       	cli
     810:	de bf       	out	0x3e, r29	; 62
     812:	0f be       	out	0x3f, r0	; 63
     814:	cd bf       	out	0x3d, r28	; 61
     816:	9a 87       	std	Y+10, r25	; 0x0a
     818:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	a0 e0       	ldi	r26, 0x00	; 0
     820:	b0 e0       	ldi	r27, 0x00	; 0
     822:	8d 83       	std	Y+5, r24	; 0x05
     824:	9e 83       	std	Y+6, r25	; 0x06
     826:	af 83       	std	Y+7, r26	; 0x07
     828:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     82a:	19 82       	std	Y+1, r1	; 0x01
     82c:	1a 82       	std	Y+2, r1	; 0x02
     82e:	1b 82       	std	Y+3, r1	; 0x03
     830:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees * 2 / 4.090; // division by resolution to get shaft count
     832:	89 85       	ldd	r24, Y+9	; 0x09
     834:	9a 85       	ldd	r25, Y+10	; 0x0a
     836:	cc 01       	movw	r24, r24
     838:	a0 e0       	ldi	r26, 0x00	; 0
     83a:	b0 e0       	ldi	r27, 0x00	; 0
     83c:	bc 01       	movw	r22, r24
     83e:	cd 01       	movw	r24, r26
     840:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     844:	9b 01       	movw	r18, r22
     846:	ac 01       	movw	r20, r24
     848:	ca 01       	movw	r24, r20
     84a:	b9 01       	movw	r22, r18
     84c:	0e 94 03 14 	call	0x2806	; 0x2806 <__addsf3>
     850:	dc 01       	movw	r26, r24
     852:	cb 01       	movw	r24, r22
     854:	bc 01       	movw	r22, r24
     856:	cd 01       	movw	r24, r26
     858:	28 e4       	ldi	r18, 0x48	; 72
     85a:	31 ee       	ldi	r19, 0xE1	; 225
     85c:	42 e8       	ldi	r20, 0x82	; 130
     85e:	50 e4       	ldi	r21, 0x40	; 64
     860:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     864:	dc 01       	movw	r26, r24
     866:	cb 01       	movw	r24, r22
     868:	8d 83       	std	Y+5, r24	; 0x05
     86a:	9e 83       	std	Y+6, r25	; 0x06
     86c:	af 83       	std	Y+7, r26	; 0x07
     86e:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     870:	6d 81       	ldd	r22, Y+5	; 0x05
     872:	7e 81       	ldd	r23, Y+6	; 0x06
     874:	8f 81       	ldd	r24, Y+7	; 0x07
     876:	98 85       	ldd	r25, Y+8	; 0x08
     878:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     87c:	dc 01       	movw	r26, r24
     87e:	cb 01       	movw	r24, r22
     880:	cc 01       	movw	r24, r24
     882:	a0 e0       	ldi	r26, 0x00	; 0
     884:	b0 e0       	ldi	r27, 0x00	; 0
     886:	89 83       	std	Y+1, r24	; 0x01
     888:	9a 83       	std	Y+2, r25	; 0x02
     88a:	ab 83       	std	Y+3, r26	; 0x03
     88c:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     88e:	10 92 12 03 	sts	0x0312, r1
     892:	10 92 13 03 	sts	0x0313, r1
     896:	10 92 14 03 	sts	0x0314, r1
     89a:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     89e:	10 92 0e 03 	sts	0x030E, r1
     8a2:	10 92 0f 03 	sts	0x030F, r1
     8a6:	10 92 10 03 	sts	0x0310, r1
     8aa:	10 92 11 03 	sts	0x0311, r1

    soft_left();
     8ae:	0e 94 f7 03 	call	0x7ee	; 0x7ee <soft_left>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     8b2:	20 91 12 03 	lds	r18, 0x0312
     8b6:	30 91 13 03 	lds	r19, 0x0313
     8ba:	40 91 14 03 	lds	r20, 0x0314
     8be:	50 91 15 03 	lds	r21, 0x0315
     8c2:	1c 86       	std	Y+12, r1	; 0x0c
     8c4:	89 81       	ldd	r24, Y+1	; 0x01
     8c6:	9a 81       	ldd	r25, Y+2	; 0x02
     8c8:	ab 81       	ldd	r26, Y+3	; 0x03
     8ca:	bc 81       	ldd	r27, Y+4	; 0x04
     8cc:	28 17       	cp	r18, r24
     8ce:	39 07       	cpc	r19, r25
     8d0:	4a 07       	cpc	r20, r26
     8d2:	5b 07       	cpc	r21, r27
     8d4:	10 f0       	brcs	.+4      	; 0x8da <soft_left_degrees+0xd8>
     8d6:	81 e0       	ldi	r24, 0x01	; 1
     8d8:	8c 87       	std	Y+12, r24	; 0x0c
     8da:	20 91 0e 03 	lds	r18, 0x030E
     8de:	30 91 0f 03 	lds	r19, 0x030F
     8e2:	40 91 10 03 	lds	r20, 0x0310
     8e6:	50 91 11 03 	lds	r21, 0x0311
     8ea:	1b 86       	std	Y+11, r1	; 0x0b
     8ec:	89 81       	ldd	r24, Y+1	; 0x01
     8ee:	9a 81       	ldd	r25, Y+2	; 0x02
     8f0:	ab 81       	ldd	r26, Y+3	; 0x03
     8f2:	bc 81       	ldd	r27, Y+4	; 0x04
     8f4:	28 17       	cp	r18, r24
     8f6:	39 07       	cpc	r19, r25
     8f8:	4a 07       	cpc	r20, r26
     8fa:	5b 07       	cpc	r21, r27
     8fc:	10 f0       	brcs	.+4      	; 0x902 <soft_left_degrees+0x100>
     8fe:	91 e0       	ldi	r25, 0x01	; 1
     900:	9b 87       	std	Y+11, r25	; 0x0b
     902:	8c 85       	ldd	r24, Y+12	; 0x0c
     904:	9b 85       	ldd	r25, Y+11	; 0x0b
     906:	89 2b       	or	r24, r25
     908:	88 23       	and	r24, r24
     90a:	99 f2       	breq	.-90     	; 0x8b2 <soft_left_degrees+0xb0>
		break;
	}
	stop(); //Stop robot
     90c:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     910:	2c 96       	adiw	r28, 0x0c	; 12
     912:	0f b6       	in	r0, 0x3f	; 63
     914:	f8 94       	cli
     916:	de bf       	out	0x3e, r29	; 62
     918:	0f be       	out	0x3f, r0	; 63
     91a:	cd bf       	out	0x3d, r28	; 61
     91c:	cf 91       	pop	r28
     91e:	df 91       	pop	r29
     920:	08 95       	ret

00000922 <soft_right>:

void soft_right (void) //Left wheel forward, Right wheel is stationary
{
     922:	df 93       	push	r29
     924:	cf 93       	push	r28
     926:	cd b7       	in	r28, 0x3d	; 61
     928:	de b7       	in	r29, 0x3e	; 62
 motion_set(0x02);
     92a:	82 e0       	ldi	r24, 0x02	; 2
     92c:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     930:	cf 91       	pop	r28
     932:	df 91       	pop	r29
     934:	08 95       	ret

00000936 <soft_right_degrees>:

void soft_right_degrees(unsigned int degrees)
{
     936:	df 93       	push	r29
     938:	cf 93       	push	r28
     93a:	cd b7       	in	r28, 0x3d	; 61
     93c:	de b7       	in	r29, 0x3e	; 62
     93e:	2c 97       	sbiw	r28, 0x0c	; 12
     940:	0f b6       	in	r0, 0x3f	; 63
     942:	f8 94       	cli
     944:	de bf       	out	0x3e, r29	; 62
     946:	0f be       	out	0x3f, r0	; 63
     948:	cd bf       	out	0x3d, r28	; 61
     94a:	9a 87       	std	Y+10, r25	; 0x0a
     94c:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	a0 e0       	ldi	r26, 0x00	; 0
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	8d 83       	std	Y+5, r24	; 0x05
     958:	9e 83       	std	Y+6, r25	; 0x06
     95a:	af 83       	std	Y+7, r26	; 0x07
     95c:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     95e:	19 82       	std	Y+1, r1	; 0x01
     960:	1a 82       	std	Y+2, r1	; 0x02
     962:	1b 82       	std	Y+3, r1	; 0x03
     964:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees * 2 / 4.090; // division by resolution to get shaft count
     966:	89 85       	ldd	r24, Y+9	; 0x09
     968:	9a 85       	ldd	r25, Y+10	; 0x0a
     96a:	cc 01       	movw	r24, r24
     96c:	a0 e0       	ldi	r26, 0x00	; 0
     96e:	b0 e0       	ldi	r27, 0x00	; 0
     970:	bc 01       	movw	r22, r24
     972:	cd 01       	movw	r24, r26
     974:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     978:	9b 01       	movw	r18, r22
     97a:	ac 01       	movw	r20, r24
     97c:	ca 01       	movw	r24, r20
     97e:	b9 01       	movw	r22, r18
     980:	0e 94 03 14 	call	0x2806	; 0x2806 <__addsf3>
     984:	dc 01       	movw	r26, r24
     986:	cb 01       	movw	r24, r22
     988:	bc 01       	movw	r22, r24
     98a:	cd 01       	movw	r24, r26
     98c:	28 e4       	ldi	r18, 0x48	; 72
     98e:	31 ee       	ldi	r19, 0xE1	; 225
     990:	42 e8       	ldi	r20, 0x82	; 130
     992:	50 e4       	ldi	r21, 0x40	; 64
     994:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     998:	dc 01       	movw	r26, r24
     99a:	cb 01       	movw	r24, r22
     99c:	8d 83       	std	Y+5, r24	; 0x05
     99e:	9e 83       	std	Y+6, r25	; 0x06
     9a0:	af 83       	std	Y+7, r26	; 0x07
     9a2:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     9a4:	6d 81       	ldd	r22, Y+5	; 0x05
     9a6:	7e 81       	ldd	r23, Y+6	; 0x06
     9a8:	8f 81       	ldd	r24, Y+7	; 0x07
     9aa:	98 85       	ldd	r25, Y+8	; 0x08
     9ac:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     9b0:	dc 01       	movw	r26, r24
     9b2:	cb 01       	movw	r24, r22
     9b4:	cc 01       	movw	r24, r24
     9b6:	a0 e0       	ldi	r26, 0x00	; 0
     9b8:	b0 e0       	ldi	r27, 0x00	; 0
     9ba:	89 83       	std	Y+1, r24	; 0x01
     9bc:	9a 83       	std	Y+2, r25	; 0x02
     9be:	ab 83       	std	Y+3, r26	; 0x03
     9c0:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     9c2:	10 92 12 03 	sts	0x0312, r1
     9c6:	10 92 13 03 	sts	0x0313, r1
     9ca:	10 92 14 03 	sts	0x0314, r1
     9ce:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     9d2:	10 92 0e 03 	sts	0x030E, r1
     9d6:	10 92 0f 03 	sts	0x030F, r1
     9da:	10 92 10 03 	sts	0x0310, r1
     9de:	10 92 11 03 	sts	0x0311, r1

    soft_right();
     9e2:	0e 94 91 04 	call	0x922	; 0x922 <soft_right>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     9e6:	20 91 12 03 	lds	r18, 0x0312
     9ea:	30 91 13 03 	lds	r19, 0x0313
     9ee:	40 91 14 03 	lds	r20, 0x0314
     9f2:	50 91 15 03 	lds	r21, 0x0315
     9f6:	1c 86       	std	Y+12, r1	; 0x0c
     9f8:	89 81       	ldd	r24, Y+1	; 0x01
     9fa:	9a 81       	ldd	r25, Y+2	; 0x02
     9fc:	ab 81       	ldd	r26, Y+3	; 0x03
     9fe:	bc 81       	ldd	r27, Y+4	; 0x04
     a00:	28 17       	cp	r18, r24
     a02:	39 07       	cpc	r19, r25
     a04:	4a 07       	cpc	r20, r26
     a06:	5b 07       	cpc	r21, r27
     a08:	10 f0       	brcs	.+4      	; 0xa0e <soft_right_degrees+0xd8>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	8c 87       	std	Y+12, r24	; 0x0c
     a0e:	20 91 0e 03 	lds	r18, 0x030E
     a12:	30 91 0f 03 	lds	r19, 0x030F
     a16:	40 91 10 03 	lds	r20, 0x0310
     a1a:	50 91 11 03 	lds	r21, 0x0311
     a1e:	1b 86       	std	Y+11, r1	; 0x0b
     a20:	89 81       	ldd	r24, Y+1	; 0x01
     a22:	9a 81       	ldd	r25, Y+2	; 0x02
     a24:	ab 81       	ldd	r26, Y+3	; 0x03
     a26:	bc 81       	ldd	r27, Y+4	; 0x04
     a28:	28 17       	cp	r18, r24
     a2a:	39 07       	cpc	r19, r25
     a2c:	4a 07       	cpc	r20, r26
     a2e:	5b 07       	cpc	r21, r27
     a30:	10 f0       	brcs	.+4      	; 0xa36 <soft_right_degrees+0x100>
     a32:	91 e0       	ldi	r25, 0x01	; 1
     a34:	9b 87       	std	Y+11, r25	; 0x0b
     a36:	8c 85       	ldd	r24, Y+12	; 0x0c
     a38:	9b 85       	ldd	r25, Y+11	; 0x0b
     a3a:	89 2b       	or	r24, r25
     a3c:	88 23       	and	r24, r24
     a3e:	99 f2       	breq	.-90     	; 0x9e6 <soft_right_degrees+0xb0>
		break;
	}
	stop(); //Stop robot
     a40:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     a44:	2c 96       	adiw	r28, 0x0c	; 12
     a46:	0f b6       	in	r0, 0x3f	; 63
     a48:	f8 94       	cli
     a4a:	de bf       	out	0x3e, r29	; 62
     a4c:	0f be       	out	0x3f, r0	; 63
     a4e:	cd bf       	out	0x3d, r28	; 61
     a50:	cf 91       	pop	r28
     a52:	df 91       	pop	r29
     a54:	08 95       	ret

00000a56 <soft_left_2>:

void soft_left_2 (void) //Left wheel backward, right wheel stationary
{
     a56:	df 93       	push	r29
     a58:	cf 93       	push	r28
     a5a:	cd b7       	in	r28, 0x3d	; 61
     a5c:	de b7       	in	r29, 0x3e	; 62
 motion_set(0x01);
     a5e:	81 e0       	ldi	r24, 0x01	; 1
     a60:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     a64:	cf 91       	pop	r28
     a66:	df 91       	pop	r29
     a68:	08 95       	ret

00000a6a <soft_left_degrees_2>:

void soft_left_degrees_2(unsigned int degrees)
{
     a6a:	df 93       	push	r29
     a6c:	cf 93       	push	r28
     a6e:	cd b7       	in	r28, 0x3d	; 61
     a70:	de b7       	in	r29, 0x3e	; 62
     a72:	2c 97       	sbiw	r28, 0x0c	; 12
     a74:	0f b6       	in	r0, 0x3f	; 63
     a76:	f8 94       	cli
     a78:	de bf       	out	0x3e, r29	; 62
     a7a:	0f be       	out	0x3f, r0	; 63
     a7c:	cd bf       	out	0x3d, r28	; 61
     a7e:	9a 87       	std	Y+10, r25	; 0x0a
     a80:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     a82:	80 e0       	ldi	r24, 0x00	; 0
     a84:	90 e0       	ldi	r25, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	b0 e0       	ldi	r27, 0x00	; 0
     a8a:	8d 83       	std	Y+5, r24	; 0x05
     a8c:	9e 83       	std	Y+6, r25	; 0x06
     a8e:	af 83       	std	Y+7, r26	; 0x07
     a90:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     a92:	19 82       	std	Y+1, r1	; 0x01
     a94:	1a 82       	std	Y+2, r1	; 0x02
     a96:	1b 82       	std	Y+3, r1	; 0x03
     a98:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees * 2 / 4.090; // division by resolution to get shaft count
     a9a:	89 85       	ldd	r24, Y+9	; 0x09
     a9c:	9a 85       	ldd	r25, Y+10	; 0x0a
     a9e:	cc 01       	movw	r24, r24
     aa0:	a0 e0       	ldi	r26, 0x00	; 0
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	bc 01       	movw	r22, r24
     aa6:	cd 01       	movw	r24, r26
     aa8:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     aac:	9b 01       	movw	r18, r22
     aae:	ac 01       	movw	r20, r24
     ab0:	ca 01       	movw	r24, r20
     ab2:	b9 01       	movw	r22, r18
     ab4:	0e 94 03 14 	call	0x2806	; 0x2806 <__addsf3>
     ab8:	dc 01       	movw	r26, r24
     aba:	cb 01       	movw	r24, r22
     abc:	bc 01       	movw	r22, r24
     abe:	cd 01       	movw	r24, r26
     ac0:	28 e4       	ldi	r18, 0x48	; 72
     ac2:	31 ee       	ldi	r19, 0xE1	; 225
     ac4:	42 e8       	ldi	r20, 0x82	; 130
     ac6:	50 e4       	ldi	r21, 0x40	; 64
     ac8:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     acc:	dc 01       	movw	r26, r24
     ace:	cb 01       	movw	r24, r22
     ad0:	8d 83       	std	Y+5, r24	; 0x05
     ad2:	9e 83       	std	Y+6, r25	; 0x06
     ad4:	af 83       	std	Y+7, r26	; 0x07
     ad6:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     ad8:	6d 81       	ldd	r22, Y+5	; 0x05
     ada:	7e 81       	ldd	r23, Y+6	; 0x06
     adc:	8f 81       	ldd	r24, Y+7	; 0x07
     ade:	98 85       	ldd	r25, Y+8	; 0x08
     ae0:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     ae4:	dc 01       	movw	r26, r24
     ae6:	cb 01       	movw	r24, r22
     ae8:	cc 01       	movw	r24, r24
     aea:	a0 e0       	ldi	r26, 0x00	; 0
     aec:	b0 e0       	ldi	r27, 0x00	; 0
     aee:	89 83       	std	Y+1, r24	; 0x01
     af0:	9a 83       	std	Y+2, r25	; 0x02
     af2:	ab 83       	std	Y+3, r26	; 0x03
     af4:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     af6:	10 92 12 03 	sts	0x0312, r1
     afa:	10 92 13 03 	sts	0x0313, r1
     afe:	10 92 14 03 	sts	0x0314, r1
     b02:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     b06:	10 92 0e 03 	sts	0x030E, r1
     b0a:	10 92 0f 03 	sts	0x030F, r1
     b0e:	10 92 10 03 	sts	0x0310, r1
     b12:	10 92 11 03 	sts	0x0311, r1

    soft_left_2();
     b16:	0e 94 2b 05 	call	0xa56	; 0xa56 <soft_left_2>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     b1a:	20 91 12 03 	lds	r18, 0x0312
     b1e:	30 91 13 03 	lds	r19, 0x0313
     b22:	40 91 14 03 	lds	r20, 0x0314
     b26:	50 91 15 03 	lds	r21, 0x0315
     b2a:	1c 86       	std	Y+12, r1	; 0x0c
     b2c:	89 81       	ldd	r24, Y+1	; 0x01
     b2e:	9a 81       	ldd	r25, Y+2	; 0x02
     b30:	ab 81       	ldd	r26, Y+3	; 0x03
     b32:	bc 81       	ldd	r27, Y+4	; 0x04
     b34:	28 17       	cp	r18, r24
     b36:	39 07       	cpc	r19, r25
     b38:	4a 07       	cpc	r20, r26
     b3a:	5b 07       	cpc	r21, r27
     b3c:	10 f0       	brcs	.+4      	; 0xb42 <soft_left_degrees_2+0xd8>
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	8c 87       	std	Y+12, r24	; 0x0c
     b42:	20 91 0e 03 	lds	r18, 0x030E
     b46:	30 91 0f 03 	lds	r19, 0x030F
     b4a:	40 91 10 03 	lds	r20, 0x0310
     b4e:	50 91 11 03 	lds	r21, 0x0311
     b52:	1b 86       	std	Y+11, r1	; 0x0b
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	9a 81       	ldd	r25, Y+2	; 0x02
     b58:	ab 81       	ldd	r26, Y+3	; 0x03
     b5a:	bc 81       	ldd	r27, Y+4	; 0x04
     b5c:	28 17       	cp	r18, r24
     b5e:	39 07       	cpc	r19, r25
     b60:	4a 07       	cpc	r20, r26
     b62:	5b 07       	cpc	r21, r27
     b64:	10 f0       	brcs	.+4      	; 0xb6a <soft_left_degrees_2+0x100>
     b66:	91 e0       	ldi	r25, 0x01	; 1
     b68:	9b 87       	std	Y+11, r25	; 0x0b
     b6a:	8c 85       	ldd	r24, Y+12	; 0x0c
     b6c:	9b 85       	ldd	r25, Y+11	; 0x0b
     b6e:	89 2b       	or	r24, r25
     b70:	88 23       	and	r24, r24
     b72:	99 f2       	breq	.-90     	; 0xb1a <soft_left_degrees_2+0xb0>
		break;
	}
	stop(); //Stop robot
     b74:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     b78:	2c 96       	adiw	r28, 0x0c	; 12
     b7a:	0f b6       	in	r0, 0x3f	; 63
     b7c:	f8 94       	cli
     b7e:	de bf       	out	0x3e, r29	; 62
     b80:	0f be       	out	0x3f, r0	; 63
     b82:	cd bf       	out	0x3d, r28	; 61
     b84:	cf 91       	pop	r28
     b86:	df 91       	pop	r29
     b88:	08 95       	ret

00000b8a <soft_right_2>:

void soft_right_2 (void) //Left wheel stationary, Right wheel backward
{
     b8a:	df 93       	push	r29
     b8c:	cf 93       	push	r28
     b8e:	cd b7       	in	r28, 0x3d	; 61
     b90:	de b7       	in	r29, 0x3e	; 62
 motion_set(0x08);
     b92:	88 e0       	ldi	r24, 0x08	; 8
     b94:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     b98:	cf 91       	pop	r28
     b9a:	df 91       	pop	r29
     b9c:	08 95       	ret

00000b9e <right_degrees_2>:

void right_degrees_2(unsigned int degrees)
{
     b9e:	df 93       	push	r29
     ba0:	cf 93       	push	r28
     ba2:	cd b7       	in	r28, 0x3d	; 61
     ba4:	de b7       	in	r29, 0x3e	; 62
     ba6:	2c 97       	sbiw	r28, 0x0c	; 12
     ba8:	0f b6       	in	r0, 0x3f	; 63
     baa:	f8 94       	cli
     bac:	de bf       	out	0x3e, r29	; 62
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	cd bf       	out	0x3d, r28	; 61
     bb2:	9a 87       	std	Y+10, r25	; 0x0a
     bb4:	89 87       	std	Y+9, r24	; 0x09
    float ReqdShaftCount = 0;
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	a0 e0       	ldi	r26, 0x00	; 0
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	8d 83       	std	Y+5, r24	; 0x05
     bc0:	9e 83       	std	Y+6, r25	; 0x06
     bc2:	af 83       	std	Y+7, r26	; 0x07
     bc4:	b8 87       	std	Y+8, r27	; 0x08
	unsigned long int ReqdShaftCountInt = 0;
     bc6:	19 82       	std	Y+1, r1	; 0x01
     bc8:	1a 82       	std	Y+2, r1	; 0x02
     bca:	1b 82       	std	Y+3, r1	; 0x03
     bcc:	1c 82       	std	Y+4, r1	; 0x04

	ReqdShaftCount = (float) degrees * 2 / 4.090; // division by resolution to get shaft count
     bce:	89 85       	ldd	r24, Y+9	; 0x09
     bd0:	9a 85       	ldd	r25, Y+10	; 0x0a
     bd2:	cc 01       	movw	r24, r24
     bd4:	a0 e0       	ldi	r26, 0x00	; 0
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	bc 01       	movw	r22, r24
     bda:	cd 01       	movw	r24, r26
     bdc:	0e 94 18 17 	call	0x2e30	; 0x2e30 <__floatunsisf>
     be0:	9b 01       	movw	r18, r22
     be2:	ac 01       	movw	r20, r24
     be4:	ca 01       	movw	r24, r20
     be6:	b9 01       	movw	r22, r18
     be8:	0e 94 03 14 	call	0x2806	; 0x2806 <__addsf3>
     bec:	dc 01       	movw	r26, r24
     bee:	cb 01       	movw	r24, r22
     bf0:	bc 01       	movw	r22, r24
     bf2:	cd 01       	movw	r24, r26
     bf4:	28 e4       	ldi	r18, 0x48	; 72
     bf6:	31 ee       	ldi	r19, 0xE1	; 225
     bf8:	42 e8       	ldi	r20, 0x82	; 130
     bfa:	50 e4       	ldi	r21, 0x40	; 64
     bfc:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <__divsf3>
     c00:	dc 01       	movw	r26, r24
     c02:	cb 01       	movw	r24, r22
     c04:	8d 83       	std	Y+5, r24	; 0x05
     c06:	9e 83       	std	Y+6, r25	; 0x06
     c08:	af 83       	std	Y+7, r26	; 0x07
     c0a:	b8 87       	std	Y+8, r27	; 0x08
	ReqdShaftCountInt = (unsigned int) ReqdShaftCount;
     c0c:	6d 81       	ldd	r22, Y+5	; 0x05
     c0e:	7e 81       	ldd	r23, Y+6	; 0x06
     c10:	8f 81       	ldd	r24, Y+7	; 0x07
     c12:	98 85       	ldd	r25, Y+8	; 0x08
     c14:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     c18:	dc 01       	movw	r26, r24
     c1a:	cb 01       	movw	r24, r22
     c1c:	cc 01       	movw	r24, r24
     c1e:	a0 e0       	ldi	r26, 0x00	; 0
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	89 83       	std	Y+1, r24	; 0x01
     c24:	9a 83       	std	Y+2, r25	; 0x02
     c26:	ab 83       	std	Y+3, r26	; 0x03
     c28:	bc 83       	std	Y+4, r27	; 0x04
	ShaftCountRight = 0;
     c2a:	10 92 12 03 	sts	0x0312, r1
     c2e:	10 92 13 03 	sts	0x0313, r1
     c32:	10 92 14 03 	sts	0x0314, r1
     c36:	10 92 15 03 	sts	0x0315, r1
	ShaftCountLeft = 0;
     c3a:	10 92 0e 03 	sts	0x030E, r1
     c3e:	10 92 0f 03 	sts	0x030F, r1
     c42:	10 92 10 03 	sts	0x0310, r1
     c46:	10 92 11 03 	sts	0x0311, r1

    soft_right_2();
     c4a:	0e 94 c5 05 	call	0xb8a	; 0xb8a <soft_right_2>

	while (1)
	{
		if((ShaftCountRight >= ReqdShaftCountInt) | (ShaftCountLeft >= ReqdShaftCountInt))
     c4e:	20 91 12 03 	lds	r18, 0x0312
     c52:	30 91 13 03 	lds	r19, 0x0313
     c56:	40 91 14 03 	lds	r20, 0x0314
     c5a:	50 91 15 03 	lds	r21, 0x0315
     c5e:	1c 86       	std	Y+12, r1	; 0x0c
     c60:	89 81       	ldd	r24, Y+1	; 0x01
     c62:	9a 81       	ldd	r25, Y+2	; 0x02
     c64:	ab 81       	ldd	r26, Y+3	; 0x03
     c66:	bc 81       	ldd	r27, Y+4	; 0x04
     c68:	28 17       	cp	r18, r24
     c6a:	39 07       	cpc	r19, r25
     c6c:	4a 07       	cpc	r20, r26
     c6e:	5b 07       	cpc	r21, r27
     c70:	10 f0       	brcs	.+4      	; 0xc76 <right_degrees_2+0xd8>
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	8c 87       	std	Y+12, r24	; 0x0c
     c76:	20 91 0e 03 	lds	r18, 0x030E
     c7a:	30 91 0f 03 	lds	r19, 0x030F
     c7e:	40 91 10 03 	lds	r20, 0x0310
     c82:	50 91 11 03 	lds	r21, 0x0311
     c86:	1b 86       	std	Y+11, r1	; 0x0b
     c88:	89 81       	ldd	r24, Y+1	; 0x01
     c8a:	9a 81       	ldd	r25, Y+2	; 0x02
     c8c:	ab 81       	ldd	r26, Y+3	; 0x03
     c8e:	bc 81       	ldd	r27, Y+4	; 0x04
     c90:	28 17       	cp	r18, r24
     c92:	39 07       	cpc	r19, r25
     c94:	4a 07       	cpc	r20, r26
     c96:	5b 07       	cpc	r21, r27
     c98:	10 f0       	brcs	.+4      	; 0xc9e <right_degrees_2+0x100>
     c9a:	91 e0       	ldi	r25, 0x01	; 1
     c9c:	9b 87       	std	Y+11, r25	; 0x0b
     c9e:	8c 85       	ldd	r24, Y+12	; 0x0c
     ca0:	9b 85       	ldd	r25, Y+11	; 0x0b
     ca2:	89 2b       	or	r24, r25
     ca4:	88 23       	and	r24, r24
     ca6:	99 f2       	breq	.-90     	; 0xc4e <right_degrees_2+0xb0>
		break;
	}
	stop(); //Stop robot
     ca8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <stop>
}
     cac:	2c 96       	adiw	r28, 0x0c	; 12
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	f8 94       	cli
     cb2:	de bf       	out	0x3e, r29	; 62
     cb4:	0f be       	out	0x3f, r0	; 63
     cb6:	cd bf       	out	0x3d, r28	; 61
     cb8:	cf 91       	pop	r28
     cba:	df 91       	pop	r29
     cbc:	08 95       	ret

00000cbe <stop>:

void stop (void) //hard stop
{
     cbe:	df 93       	push	r29
     cc0:	cf 93       	push	r28
     cc2:	cd b7       	in	r28, 0x3d	; 61
     cc4:	de b7       	in	r29, 0x3e	; 62
  motion_set(0x00);
     cc6:	80 e0       	ldi	r24, 0x00	; 0
     cc8:	0e 94 bd 01 	call	0x37a	; 0x37a <motion_set>
}
     ccc:	cf 91       	pop	r28
     cce:	df 91       	pop	r29
     cd0:	08 95       	ret

00000cd2 <set_lcd>:
unsigned int hundred;
unsigned int thousand;
unsigned int million;

void set_lcd()
{
     cd2:	df 93       	push	r29
     cd4:	cf 93       	push	r28
     cd6:	cd b7       	in	r28, 0x3d	; 61
     cd8:	de b7       	in	r29, 0x3e	; 62
    lcd_port_config();
     cda:	0e 94 74 06 	call	0xce8	; 0xce8 <lcd_port_config>
    lcd_init();
     cde:	0e 94 88 0b 	call	0x1710	; 0x1710 <lcd_init>
}
     ce2:	cf 91       	pop	r28
     ce4:	df 91       	pop	r29
     ce6:	08 95       	ret

00000ce8 <lcd_port_config>:

void lcd_port_config (void)
{
     ce8:	df 93       	push	r29
     cea:	cf 93       	push	r28
     cec:	cd b7       	in	r28, 0x3d	; 61
     cee:	de b7       	in	r29, 0x3e	; 62
 DDRC = DDRC | 0xF7; //all the LCD pin's direction set as output
     cf0:	a7 e2       	ldi	r26, 0x27	; 39
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	e7 e2       	ldi	r30, 0x27	; 39
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	87 6f       	ori	r24, 0xF7	; 247
     cfc:	8c 93       	st	X, r24
 PORTC = PORTC & 0x80; // all the LCD pins are set to logic 0 except PORTC 7
     cfe:	a8 e2       	ldi	r26, 0x28	; 40
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e8 e2       	ldi	r30, 0x28	; 40
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	80 78       	andi	r24, 0x80	; 128
     d0a:	8c 93       	st	X, r24
}
     d0c:	cf 91       	pop	r28
     d0e:	df 91       	pop	r29
     d10:	08 95       	ret

00000d12 <lcd_set_4bit>:

//Function to Reset LCD
void lcd_set_4bit()
{
     d12:	0f 93       	push	r16
     d14:	1f 93       	push	r17
     d16:	df 93       	push	r29
     d18:	cf 93       	push	r28
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
     d1e:	c0 57       	subi	r28, 0x70	; 112
     d20:	d0 40       	sbci	r29, 0x00	; 0
     d22:	0f b6       	in	r0, 0x3f	; 63
     d24:	f8 94       	cli
     d26:	de bf       	out	0x3e, r29	; 62
     d28:	0f be       	out	0x3f, r0	; 63
     d2a:	cd bf       	out	0x3d, r28	; 61
     d2c:	fe 01       	movw	r30, r28
     d2e:	e3 59       	subi	r30, 0x93	; 147
     d30:	ff 4f       	sbci	r31, 0xFF	; 255
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	a0 e8       	ldi	r26, 0x80	; 128
     d38:	bf e3       	ldi	r27, 0x3F	; 63
     d3a:	80 83       	st	Z, r24
     d3c:	91 83       	std	Z+1, r25	; 0x01
     d3e:	a2 83       	std	Z+2, r26	; 0x02
     d40:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d42:	8e 01       	movw	r16, r28
     d44:	07 59       	subi	r16, 0x97	; 151
     d46:	1f 4f       	sbci	r17, 0xFF	; 255
     d48:	fe 01       	movw	r30, r28
     d4a:	e3 59       	subi	r30, 0x93	; 147
     d4c:	ff 4f       	sbci	r31, 0xFF	; 255
     d4e:	60 81       	ld	r22, Z
     d50:	71 81       	ldd	r23, Z+1	; 0x01
     d52:	82 81       	ldd	r24, Z+2	; 0x02
     d54:	93 81       	ldd	r25, Z+3	; 0x03
     d56:	26 e6       	ldi	r18, 0x66	; 102
     d58:	36 e6       	ldi	r19, 0x66	; 102
     d5a:	46 e6       	ldi	r20, 0x66	; 102
     d5c:	55 e4       	ldi	r21, 0x45	; 69
     d5e:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
     d62:	dc 01       	movw	r26, r24
     d64:	cb 01       	movw	r24, r22
     d66:	f8 01       	movw	r30, r16
     d68:	80 83       	st	Z, r24
     d6a:	91 83       	std	Z+1, r25	; 0x01
     d6c:	a2 83       	std	Z+2, r26	; 0x02
     d6e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     d70:	fe 01       	movw	r30, r28
     d72:	e7 59       	subi	r30, 0x97	; 151
     d74:	ff 4f       	sbci	r31, 0xFF	; 255
     d76:	60 81       	ld	r22, Z
     d78:	71 81       	ldd	r23, Z+1	; 0x01
     d7a:	82 81       	ldd	r24, Z+2	; 0x02
     d7c:	93 81       	ldd	r25, Z+3	; 0x03
     d7e:	20 e0       	ldi	r18, 0x00	; 0
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	40 e8       	ldi	r20, 0x80	; 128
     d84:	5f e3       	ldi	r21, 0x3F	; 63
     d86:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
     d8a:	88 23       	and	r24, r24
     d8c:	44 f4       	brge	.+16     	; 0xd9e <lcd_set_4bit+0x8c>
		__ticks = 1;
     d8e:	fe 01       	movw	r30, r28
     d90:	e9 59       	subi	r30, 0x99	; 153
     d92:	ff 4f       	sbci	r31, 0xFF	; 255
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	91 83       	std	Z+1, r25	; 0x01
     d9a:	80 83       	st	Z, r24
     d9c:	64 c0       	rjmp	.+200    	; 0xe66 <lcd_set_4bit+0x154>
	else if (__tmp > 65535)
     d9e:	fe 01       	movw	r30, r28
     da0:	e7 59       	subi	r30, 0x97	; 151
     da2:	ff 4f       	sbci	r31, 0xFF	; 255
     da4:	60 81       	ld	r22, Z
     da6:	71 81       	ldd	r23, Z+1	; 0x01
     da8:	82 81       	ldd	r24, Z+2	; 0x02
     daa:	93 81       	ldd	r25, Z+3	; 0x03
     dac:	20 e0       	ldi	r18, 0x00	; 0
     dae:	3f ef       	ldi	r19, 0xFF	; 255
     db0:	4f e7       	ldi	r20, 0x7F	; 127
     db2:	57 e4       	ldi	r21, 0x47	; 71
     db4:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
     db8:	18 16       	cp	r1, r24
     dba:	0c f0       	brlt	.+2      	; 0xdbe <lcd_set_4bit+0xac>
     dbc:	43 c0       	rjmp	.+134    	; 0xe44 <lcd_set_4bit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     dbe:	fe 01       	movw	r30, r28
     dc0:	e3 59       	subi	r30, 0x93	; 147
     dc2:	ff 4f       	sbci	r31, 0xFF	; 255
     dc4:	60 81       	ld	r22, Z
     dc6:	71 81       	ldd	r23, Z+1	; 0x01
     dc8:	82 81       	ldd	r24, Z+2	; 0x02
     dca:	93 81       	ldd	r25, Z+3	; 0x03
     dcc:	20 e0       	ldi	r18, 0x00	; 0
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	40 e2       	ldi	r20, 0x20	; 32
     dd2:	51 e4       	ldi	r21, 0x41	; 65
     dd4:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
     dd8:	dc 01       	movw	r26, r24
     dda:	cb 01       	movw	r24, r22
     ddc:	8e 01       	movw	r16, r28
     dde:	09 59       	subi	r16, 0x99	; 153
     de0:	1f 4f       	sbci	r17, 0xFF	; 255
     de2:	bc 01       	movw	r22, r24
     de4:	cd 01       	movw	r24, r26
     de6:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     dea:	dc 01       	movw	r26, r24
     dec:	cb 01       	movw	r24, r22
     dee:	f8 01       	movw	r30, r16
     df0:	91 83       	std	Z+1, r25	; 0x01
     df2:	80 83       	st	Z, r24
     df4:	1f c0       	rjmp	.+62     	; 0xe34 <lcd_set_4bit+0x122>
     df6:	fe 01       	movw	r30, r28
     df8:	eb 59       	subi	r30, 0x9B	; 155
     dfa:	ff 4f       	sbci	r31, 0xFF	; 255
     dfc:	80 e7       	ldi	r24, 0x70	; 112
     dfe:	91 e0       	ldi	r25, 0x01	; 1
     e00:	91 83       	std	Z+1, r25	; 0x01
     e02:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e04:	fe 01       	movw	r30, r28
     e06:	eb 59       	subi	r30, 0x9B	; 155
     e08:	ff 4f       	sbci	r31, 0xFF	; 255
     e0a:	80 81       	ld	r24, Z
     e0c:	91 81       	ldd	r25, Z+1	; 0x01
     e0e:	01 97       	sbiw	r24, 0x01	; 1
     e10:	f1 f7       	brne	.-4      	; 0xe0e <lcd_set_4bit+0xfc>
     e12:	fe 01       	movw	r30, r28
     e14:	eb 59       	subi	r30, 0x9B	; 155
     e16:	ff 4f       	sbci	r31, 0xFF	; 255
     e18:	91 83       	std	Z+1, r25	; 0x01
     e1a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e1c:	de 01       	movw	r26, r28
     e1e:	a9 59       	subi	r26, 0x99	; 153
     e20:	bf 4f       	sbci	r27, 0xFF	; 255
     e22:	fe 01       	movw	r30, r28
     e24:	e9 59       	subi	r30, 0x99	; 153
     e26:	ff 4f       	sbci	r31, 0xFF	; 255
     e28:	80 81       	ld	r24, Z
     e2a:	91 81       	ldd	r25, Z+1	; 0x01
     e2c:	01 97       	sbiw	r24, 0x01	; 1
     e2e:	11 96       	adiw	r26, 0x01	; 1
     e30:	9c 93       	st	X, r25
     e32:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e34:	fe 01       	movw	r30, r28
     e36:	e9 59       	subi	r30, 0x99	; 153
     e38:	ff 4f       	sbci	r31, 0xFF	; 255
     e3a:	80 81       	ld	r24, Z
     e3c:	91 81       	ldd	r25, Z+1	; 0x01
     e3e:	00 97       	sbiw	r24, 0x00	; 0
     e40:	d1 f6       	brne	.-76     	; 0xdf6 <lcd_set_4bit+0xe4>
     e42:	27 c0       	rjmp	.+78     	; 0xe92 <lcd_set_4bit+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e44:	8e 01       	movw	r16, r28
     e46:	09 59       	subi	r16, 0x99	; 153
     e48:	1f 4f       	sbci	r17, 0xFF	; 255
     e4a:	fe 01       	movw	r30, r28
     e4c:	e7 59       	subi	r30, 0x97	; 151
     e4e:	ff 4f       	sbci	r31, 0xFF	; 255
     e50:	60 81       	ld	r22, Z
     e52:	71 81       	ldd	r23, Z+1	; 0x01
     e54:	82 81       	ldd	r24, Z+2	; 0x02
     e56:	93 81       	ldd	r25, Z+3	; 0x03
     e58:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     e5c:	dc 01       	movw	r26, r24
     e5e:	cb 01       	movw	r24, r22
     e60:	f8 01       	movw	r30, r16
     e62:	91 83       	std	Z+1, r25	; 0x01
     e64:	80 83       	st	Z, r24
     e66:	de 01       	movw	r26, r28
     e68:	ad 59       	subi	r26, 0x9D	; 157
     e6a:	bf 4f       	sbci	r27, 0xFF	; 255
     e6c:	fe 01       	movw	r30, r28
     e6e:	e9 59       	subi	r30, 0x99	; 153
     e70:	ff 4f       	sbci	r31, 0xFF	; 255
     e72:	80 81       	ld	r24, Z
     e74:	91 81       	ldd	r25, Z+1	; 0x01
     e76:	8d 93       	st	X+, r24
     e78:	9c 93       	st	X, r25
     e7a:	fe 01       	movw	r30, r28
     e7c:	ed 59       	subi	r30, 0x9D	; 157
     e7e:	ff 4f       	sbci	r31, 0xFF	; 255
     e80:	80 81       	ld	r24, Z
     e82:	91 81       	ldd	r25, Z+1	; 0x01
     e84:	01 97       	sbiw	r24, 0x01	; 1
     e86:	f1 f7       	brne	.-4      	; 0xe84 <lcd_set_4bit+0x172>
     e88:	fe 01       	movw	r30, r28
     e8a:	ed 59       	subi	r30, 0x9D	; 157
     e8c:	ff 4f       	sbci	r31, 0xFF	; 255
     e8e:	91 83       	std	Z+1, r25	; 0x01
     e90:	80 83       	st	Z, r24
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     e92:	a8 e2       	ldi	r26, 0x28	; 40
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	e8 e2       	ldi	r30, 0x28	; 40
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	8e 7f       	andi	r24, 0xFE	; 254
     e9e:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     ea0:	a8 e2       	ldi	r26, 0x28	; 40
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e8 e2       	ldi	r30, 0x28	; 40
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	8d 7f       	andi	r24, 0xFD	; 253
     eac:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
     eae:	e8 e2       	ldi	r30, 0x28	; 40
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 e3       	ldi	r24, 0x30	; 48
     eb4:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
     eb6:	a8 e2       	ldi	r26, 0x28	; 40
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	e8 e2       	ldi	r30, 0x28	; 40
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	84 60       	ori	r24, 0x04	; 4
     ec2:	8c 93       	st	X, r24
     ec4:	fe 01       	movw	r30, r28
     ec6:	e1 5a       	subi	r30, 0xA1	; 161
     ec8:	ff 4f       	sbci	r31, 0xFF	; 255
     eca:	80 e0       	ldi	r24, 0x00	; 0
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	a0 ea       	ldi	r26, 0xA0	; 160
     ed0:	b0 e4       	ldi	r27, 0x40	; 64
     ed2:	80 83       	st	Z, r24
     ed4:	91 83       	std	Z+1, r25	; 0x01
     ed6:	a2 83       	std	Z+2, r26	; 0x02
     ed8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     eda:	8e 01       	movw	r16, r28
     edc:	05 5a       	subi	r16, 0xA5	; 165
     ede:	1f 4f       	sbci	r17, 0xFF	; 255
     ee0:	fe 01       	movw	r30, r28
     ee2:	e1 5a       	subi	r30, 0xA1	; 161
     ee4:	ff 4f       	sbci	r31, 0xFF	; 255
     ee6:	60 81       	ld	r22, Z
     ee8:	71 81       	ldd	r23, Z+1	; 0x01
     eea:	82 81       	ldd	r24, Z+2	; 0x02
     eec:	93 81       	ldd	r25, Z+3	; 0x03
     eee:	26 e6       	ldi	r18, 0x66	; 102
     ef0:	36 e6       	ldi	r19, 0x66	; 102
     ef2:	46 e6       	ldi	r20, 0x66	; 102
     ef4:	55 e4       	ldi	r21, 0x45	; 69
     ef6:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
     efa:	dc 01       	movw	r26, r24
     efc:	cb 01       	movw	r24, r22
     efe:	f8 01       	movw	r30, r16
     f00:	80 83       	st	Z, r24
     f02:	91 83       	std	Z+1, r25	; 0x01
     f04:	a2 83       	std	Z+2, r26	; 0x02
     f06:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f08:	fe 01       	movw	r30, r28
     f0a:	e5 5a       	subi	r30, 0xA5	; 165
     f0c:	ff 4f       	sbci	r31, 0xFF	; 255
     f0e:	60 81       	ld	r22, Z
     f10:	71 81       	ldd	r23, Z+1	; 0x01
     f12:	82 81       	ldd	r24, Z+2	; 0x02
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	20 e0       	ldi	r18, 0x00	; 0
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	40 e8       	ldi	r20, 0x80	; 128
     f1c:	5f e3       	ldi	r21, 0x3F	; 63
     f1e:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
     f22:	88 23       	and	r24, r24
     f24:	44 f4       	brge	.+16     	; 0xf36 <lcd_set_4bit+0x224>
		__ticks = 1;
     f26:	fe 01       	movw	r30, r28
     f28:	e7 5a       	subi	r30, 0xA7	; 167
     f2a:	ff 4f       	sbci	r31, 0xFF	; 255
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	91 83       	std	Z+1, r25	; 0x01
     f32:	80 83       	st	Z, r24
     f34:	64 c0       	rjmp	.+200    	; 0xffe <lcd_set_4bit+0x2ec>
	else if (__tmp > 65535)
     f36:	fe 01       	movw	r30, r28
     f38:	e5 5a       	subi	r30, 0xA5	; 165
     f3a:	ff 4f       	sbci	r31, 0xFF	; 255
     f3c:	60 81       	ld	r22, Z
     f3e:	71 81       	ldd	r23, Z+1	; 0x01
     f40:	82 81       	ldd	r24, Z+2	; 0x02
     f42:	93 81       	ldd	r25, Z+3	; 0x03
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	3f ef       	ldi	r19, 0xFF	; 255
     f48:	4f e7       	ldi	r20, 0x7F	; 127
     f4a:	57 e4       	ldi	r21, 0x47	; 71
     f4c:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
     f50:	18 16       	cp	r1, r24
     f52:	0c f0       	brlt	.+2      	; 0xf56 <lcd_set_4bit+0x244>
     f54:	43 c0       	rjmp	.+134    	; 0xfdc <lcd_set_4bit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f56:	fe 01       	movw	r30, r28
     f58:	e1 5a       	subi	r30, 0xA1	; 161
     f5a:	ff 4f       	sbci	r31, 0xFF	; 255
     f5c:	60 81       	ld	r22, Z
     f5e:	71 81       	ldd	r23, Z+1	; 0x01
     f60:	82 81       	ldd	r24, Z+2	; 0x02
     f62:	93 81       	ldd	r25, Z+3	; 0x03
     f64:	20 e0       	ldi	r18, 0x00	; 0
     f66:	30 e0       	ldi	r19, 0x00	; 0
     f68:	40 e2       	ldi	r20, 0x20	; 32
     f6a:	51 e4       	ldi	r21, 0x41	; 65
     f6c:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
     f70:	dc 01       	movw	r26, r24
     f72:	cb 01       	movw	r24, r22
     f74:	8e 01       	movw	r16, r28
     f76:	07 5a       	subi	r16, 0xA7	; 167
     f78:	1f 4f       	sbci	r17, 0xFF	; 255
     f7a:	bc 01       	movw	r22, r24
     f7c:	cd 01       	movw	r24, r26
     f7e:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     f82:	dc 01       	movw	r26, r24
     f84:	cb 01       	movw	r24, r22
     f86:	f8 01       	movw	r30, r16
     f88:	91 83       	std	Z+1, r25	; 0x01
     f8a:	80 83       	st	Z, r24
     f8c:	1f c0       	rjmp	.+62     	; 0xfcc <lcd_set_4bit+0x2ba>
     f8e:	fe 01       	movw	r30, r28
     f90:	e9 5a       	subi	r30, 0xA9	; 169
     f92:	ff 4f       	sbci	r31, 0xFF	; 255
     f94:	80 e7       	ldi	r24, 0x70	; 112
     f96:	91 e0       	ldi	r25, 0x01	; 1
     f98:	91 83       	std	Z+1, r25	; 0x01
     f9a:	80 83       	st	Z, r24
     f9c:	fe 01       	movw	r30, r28
     f9e:	e9 5a       	subi	r30, 0xA9	; 169
     fa0:	ff 4f       	sbci	r31, 0xFF	; 255
     fa2:	80 81       	ld	r24, Z
     fa4:	91 81       	ldd	r25, Z+1	; 0x01
     fa6:	01 97       	sbiw	r24, 0x01	; 1
     fa8:	f1 f7       	brne	.-4      	; 0xfa6 <lcd_set_4bit+0x294>
     faa:	fe 01       	movw	r30, r28
     fac:	e9 5a       	subi	r30, 0xA9	; 169
     fae:	ff 4f       	sbci	r31, 0xFF	; 255
     fb0:	91 83       	std	Z+1, r25	; 0x01
     fb2:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fb4:	de 01       	movw	r26, r28
     fb6:	a7 5a       	subi	r26, 0xA7	; 167
     fb8:	bf 4f       	sbci	r27, 0xFF	; 255
     fba:	fe 01       	movw	r30, r28
     fbc:	e7 5a       	subi	r30, 0xA7	; 167
     fbe:	ff 4f       	sbci	r31, 0xFF	; 255
     fc0:	80 81       	ld	r24, Z
     fc2:	91 81       	ldd	r25, Z+1	; 0x01
     fc4:	01 97       	sbiw	r24, 0x01	; 1
     fc6:	11 96       	adiw	r26, 0x01	; 1
     fc8:	9c 93       	st	X, r25
     fca:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fcc:	fe 01       	movw	r30, r28
     fce:	e7 5a       	subi	r30, 0xA7	; 167
     fd0:	ff 4f       	sbci	r31, 0xFF	; 255
     fd2:	80 81       	ld	r24, Z
     fd4:	91 81       	ldd	r25, Z+1	; 0x01
     fd6:	00 97       	sbiw	r24, 0x00	; 0
     fd8:	d1 f6       	brne	.-76     	; 0xf8e <lcd_set_4bit+0x27c>
     fda:	27 c0       	rjmp	.+78     	; 0x102a <lcd_set_4bit+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fdc:	8e 01       	movw	r16, r28
     fde:	07 5a       	subi	r16, 0xA7	; 167
     fe0:	1f 4f       	sbci	r17, 0xFF	; 255
     fe2:	fe 01       	movw	r30, r28
     fe4:	e5 5a       	subi	r30, 0xA5	; 165
     fe6:	ff 4f       	sbci	r31, 0xFF	; 255
     fe8:	60 81       	ld	r22, Z
     fea:	71 81       	ldd	r23, Z+1	; 0x01
     fec:	82 81       	ldd	r24, Z+2	; 0x02
     fee:	93 81       	ldd	r25, Z+3	; 0x03
     ff0:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
     ff4:	dc 01       	movw	r26, r24
     ff6:	cb 01       	movw	r24, r22
     ff8:	f8 01       	movw	r30, r16
     ffa:	91 83       	std	Z+1, r25	; 0x01
     ffc:	80 83       	st	Z, r24
     ffe:	de 01       	movw	r26, r28
    1000:	ab 5a       	subi	r26, 0xAB	; 171
    1002:	bf 4f       	sbci	r27, 0xFF	; 255
    1004:	fe 01       	movw	r30, r28
    1006:	e7 5a       	subi	r30, 0xA7	; 167
    1008:	ff 4f       	sbci	r31, 0xFF	; 255
    100a:	80 81       	ld	r24, Z
    100c:	91 81       	ldd	r25, Z+1	; 0x01
    100e:	8d 93       	st	X+, r24
    1010:	9c 93       	st	X, r25
    1012:	fe 01       	movw	r30, r28
    1014:	eb 5a       	subi	r30, 0xAB	; 171
    1016:	ff 4f       	sbci	r31, 0xFF	; 255
    1018:	80 81       	ld	r24, Z
    101a:	91 81       	ldd	r25, Z+1	; 0x01
    101c:	01 97       	sbiw	r24, 0x01	; 1
    101e:	f1 f7       	brne	.-4      	; 0x101c <lcd_set_4bit+0x30a>
    1020:	fe 01       	movw	r30, r28
    1022:	eb 5a       	subi	r30, 0xAB	; 171
    1024:	ff 4f       	sbci	r31, 0xFF	; 255
    1026:	91 83       	std	Z+1, r25	; 0x01
    1028:	80 83       	st	Z, r24
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
    102a:	a8 e2       	ldi	r26, 0x28	; 40
    102c:	b0 e0       	ldi	r27, 0x00	; 0
    102e:	e8 e2       	ldi	r30, 0x28	; 40
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	80 81       	ld	r24, Z
    1034:	8b 7f       	andi	r24, 0xFB	; 251
    1036:	8c 93       	st	X, r24
    1038:	fe 01       	movw	r30, r28
    103a:	ef 5a       	subi	r30, 0xAF	; 175
    103c:	ff 4f       	sbci	r31, 0xFF	; 255
    103e:	80 e0       	ldi	r24, 0x00	; 0
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	a0 e8       	ldi	r26, 0x80	; 128
    1044:	bf e3       	ldi	r27, 0x3F	; 63
    1046:	80 83       	st	Z, r24
    1048:	91 83       	std	Z+1, r25	; 0x01
    104a:	a2 83       	std	Z+2, r26	; 0x02
    104c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    104e:	8e 01       	movw	r16, r28
    1050:	03 5b       	subi	r16, 0xB3	; 179
    1052:	1f 4f       	sbci	r17, 0xFF	; 255
    1054:	fe 01       	movw	r30, r28
    1056:	ef 5a       	subi	r30, 0xAF	; 175
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	60 81       	ld	r22, Z
    105c:	71 81       	ldd	r23, Z+1	; 0x01
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	93 81       	ldd	r25, Z+3	; 0x03
    1062:	26 e6       	ldi	r18, 0x66	; 102
    1064:	36 e6       	ldi	r19, 0x66	; 102
    1066:	46 e6       	ldi	r20, 0x66	; 102
    1068:	55 e4       	ldi	r21, 0x45	; 69
    106a:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    106e:	dc 01       	movw	r26, r24
    1070:	cb 01       	movw	r24, r22
    1072:	f8 01       	movw	r30, r16
    1074:	80 83       	st	Z, r24
    1076:	91 83       	std	Z+1, r25	; 0x01
    1078:	a2 83       	std	Z+2, r26	; 0x02
    107a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    107c:	fe 01       	movw	r30, r28
    107e:	e3 5b       	subi	r30, 0xB3	; 179
    1080:	ff 4f       	sbci	r31, 0xFF	; 255
    1082:	60 81       	ld	r22, Z
    1084:	71 81       	ldd	r23, Z+1	; 0x01
    1086:	82 81       	ldd	r24, Z+2	; 0x02
    1088:	93 81       	ldd	r25, Z+3	; 0x03
    108a:	20 e0       	ldi	r18, 0x00	; 0
    108c:	30 e0       	ldi	r19, 0x00	; 0
    108e:	40 e8       	ldi	r20, 0x80	; 128
    1090:	5f e3       	ldi	r21, 0x3F	; 63
    1092:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1096:	88 23       	and	r24, r24
    1098:	44 f4       	brge	.+16     	; 0x10aa <lcd_set_4bit+0x398>
		__ticks = 1;
    109a:	fe 01       	movw	r30, r28
    109c:	e5 5b       	subi	r30, 0xB5	; 181
    109e:	ff 4f       	sbci	r31, 0xFF	; 255
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	91 83       	std	Z+1, r25	; 0x01
    10a6:	80 83       	st	Z, r24
    10a8:	64 c0       	rjmp	.+200    	; 0x1172 <lcd_set_4bit+0x460>
	else if (__tmp > 65535)
    10aa:	fe 01       	movw	r30, r28
    10ac:	e3 5b       	subi	r30, 0xB3	; 179
    10ae:	ff 4f       	sbci	r31, 0xFF	; 255
    10b0:	60 81       	ld	r22, Z
    10b2:	71 81       	ldd	r23, Z+1	; 0x01
    10b4:	82 81       	ldd	r24, Z+2	; 0x02
    10b6:	93 81       	ldd	r25, Z+3	; 0x03
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	3f ef       	ldi	r19, 0xFF	; 255
    10bc:	4f e7       	ldi	r20, 0x7F	; 127
    10be:	57 e4       	ldi	r21, 0x47	; 71
    10c0:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    10c4:	18 16       	cp	r1, r24
    10c6:	0c f0       	brlt	.+2      	; 0x10ca <lcd_set_4bit+0x3b8>
    10c8:	43 c0       	rjmp	.+134    	; 0x1150 <lcd_set_4bit+0x43e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10ca:	fe 01       	movw	r30, r28
    10cc:	ef 5a       	subi	r30, 0xAF	; 175
    10ce:	ff 4f       	sbci	r31, 0xFF	; 255
    10d0:	60 81       	ld	r22, Z
    10d2:	71 81       	ldd	r23, Z+1	; 0x01
    10d4:	82 81       	ldd	r24, Z+2	; 0x02
    10d6:	93 81       	ldd	r25, Z+3	; 0x03
    10d8:	20 e0       	ldi	r18, 0x00	; 0
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	40 e2       	ldi	r20, 0x20	; 32
    10de:	51 e4       	ldi	r21, 0x41	; 65
    10e0:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    10e4:	dc 01       	movw	r26, r24
    10e6:	cb 01       	movw	r24, r22
    10e8:	8e 01       	movw	r16, r28
    10ea:	05 5b       	subi	r16, 0xB5	; 181
    10ec:	1f 4f       	sbci	r17, 0xFF	; 255
    10ee:	bc 01       	movw	r22, r24
    10f0:	cd 01       	movw	r24, r26
    10f2:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    10f6:	dc 01       	movw	r26, r24
    10f8:	cb 01       	movw	r24, r22
    10fa:	f8 01       	movw	r30, r16
    10fc:	91 83       	std	Z+1, r25	; 0x01
    10fe:	80 83       	st	Z, r24
    1100:	1f c0       	rjmp	.+62     	; 0x1140 <lcd_set_4bit+0x42e>
    1102:	fe 01       	movw	r30, r28
    1104:	e7 5b       	subi	r30, 0xB7	; 183
    1106:	ff 4f       	sbci	r31, 0xFF	; 255
    1108:	80 e7       	ldi	r24, 0x70	; 112
    110a:	91 e0       	ldi	r25, 0x01	; 1
    110c:	91 83       	std	Z+1, r25	; 0x01
    110e:	80 83       	st	Z, r24
    1110:	fe 01       	movw	r30, r28
    1112:	e7 5b       	subi	r30, 0xB7	; 183
    1114:	ff 4f       	sbci	r31, 0xFF	; 255
    1116:	80 81       	ld	r24, Z
    1118:	91 81       	ldd	r25, Z+1	; 0x01
    111a:	01 97       	sbiw	r24, 0x01	; 1
    111c:	f1 f7       	brne	.-4      	; 0x111a <lcd_set_4bit+0x408>
    111e:	fe 01       	movw	r30, r28
    1120:	e7 5b       	subi	r30, 0xB7	; 183
    1122:	ff 4f       	sbci	r31, 0xFF	; 255
    1124:	91 83       	std	Z+1, r25	; 0x01
    1126:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1128:	de 01       	movw	r26, r28
    112a:	a5 5b       	subi	r26, 0xB5	; 181
    112c:	bf 4f       	sbci	r27, 0xFF	; 255
    112e:	fe 01       	movw	r30, r28
    1130:	e5 5b       	subi	r30, 0xB5	; 181
    1132:	ff 4f       	sbci	r31, 0xFF	; 255
    1134:	80 81       	ld	r24, Z
    1136:	91 81       	ldd	r25, Z+1	; 0x01
    1138:	01 97       	sbiw	r24, 0x01	; 1
    113a:	11 96       	adiw	r26, 0x01	; 1
    113c:	9c 93       	st	X, r25
    113e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1140:	fe 01       	movw	r30, r28
    1142:	e5 5b       	subi	r30, 0xB5	; 181
    1144:	ff 4f       	sbci	r31, 0xFF	; 255
    1146:	80 81       	ld	r24, Z
    1148:	91 81       	ldd	r25, Z+1	; 0x01
    114a:	00 97       	sbiw	r24, 0x00	; 0
    114c:	d1 f6       	brne	.-76     	; 0x1102 <lcd_set_4bit+0x3f0>
    114e:	27 c0       	rjmp	.+78     	; 0x119e <lcd_set_4bit+0x48c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1150:	8e 01       	movw	r16, r28
    1152:	05 5b       	subi	r16, 0xB5	; 181
    1154:	1f 4f       	sbci	r17, 0xFF	; 255
    1156:	fe 01       	movw	r30, r28
    1158:	e3 5b       	subi	r30, 0xB3	; 179
    115a:	ff 4f       	sbci	r31, 0xFF	; 255
    115c:	60 81       	ld	r22, Z
    115e:	71 81       	ldd	r23, Z+1	; 0x01
    1160:	82 81       	ldd	r24, Z+2	; 0x02
    1162:	93 81       	ldd	r25, Z+3	; 0x03
    1164:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1168:	dc 01       	movw	r26, r24
    116a:	cb 01       	movw	r24, r22
    116c:	f8 01       	movw	r30, r16
    116e:	91 83       	std	Z+1, r25	; 0x01
    1170:	80 83       	st	Z, r24
    1172:	de 01       	movw	r26, r28
    1174:	a9 5b       	subi	r26, 0xB9	; 185
    1176:	bf 4f       	sbci	r27, 0xFF	; 255
    1178:	fe 01       	movw	r30, r28
    117a:	e5 5b       	subi	r30, 0xB5	; 181
    117c:	ff 4f       	sbci	r31, 0xFF	; 255
    117e:	80 81       	ld	r24, Z
    1180:	91 81       	ldd	r25, Z+1	; 0x01
    1182:	8d 93       	st	X+, r24
    1184:	9c 93       	st	X, r25
    1186:	fe 01       	movw	r30, r28
    1188:	e9 5b       	subi	r30, 0xB9	; 185
    118a:	ff 4f       	sbci	r31, 0xFF	; 255
    118c:	80 81       	ld	r24, Z
    118e:	91 81       	ldd	r25, Z+1	; 0x01
    1190:	01 97       	sbiw	r24, 0x01	; 1
    1192:	f1 f7       	brne	.-4      	; 0x1190 <lcd_set_4bit+0x47e>
    1194:	fe 01       	movw	r30, r28
    1196:	e9 5b       	subi	r30, 0xB9	; 185
    1198:	ff 4f       	sbci	r31, 0xFF	; 255
    119a:	91 83       	std	Z+1, r25	; 0x01
    119c:	80 83       	st	Z, r24

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
    119e:	a8 e2       	ldi	r26, 0x28	; 40
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	e8 e2       	ldi	r30, 0x28	; 40
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	8e 7f       	andi	r24, 0xFE	; 254
    11aa:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
    11ac:	a8 e2       	ldi	r26, 0x28	; 40
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	e8 e2       	ldi	r30, 0x28	; 40
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	80 81       	ld	r24, Z
    11b6:	8d 7f       	andi	r24, 0xFD	; 253
    11b8:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
    11ba:	e8 e2       	ldi	r30, 0x28	; 40
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	80 e3       	ldi	r24, 0x30	; 48
    11c0:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
    11c2:	a8 e2       	ldi	r26, 0x28	; 40
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e8 e2       	ldi	r30, 0x28	; 40
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	84 60       	ori	r24, 0x04	; 4
    11ce:	8c 93       	st	X, r24
    11d0:	fe 01       	movw	r30, r28
    11d2:	ed 5b       	subi	r30, 0xBD	; 189
    11d4:	ff 4f       	sbci	r31, 0xFF	; 255
    11d6:	80 e0       	ldi	r24, 0x00	; 0
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	a0 ea       	ldi	r26, 0xA0	; 160
    11dc:	b0 e4       	ldi	r27, 0x40	; 64
    11de:	80 83       	st	Z, r24
    11e0:	91 83       	std	Z+1, r25	; 0x01
    11e2:	a2 83       	std	Z+2, r26	; 0x02
    11e4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11e6:	8e 01       	movw	r16, r28
    11e8:	01 5c       	subi	r16, 0xC1	; 193
    11ea:	1f 4f       	sbci	r17, 0xFF	; 255
    11ec:	fe 01       	movw	r30, r28
    11ee:	ed 5b       	subi	r30, 0xBD	; 189
    11f0:	ff 4f       	sbci	r31, 0xFF	; 255
    11f2:	60 81       	ld	r22, Z
    11f4:	71 81       	ldd	r23, Z+1	; 0x01
    11f6:	82 81       	ldd	r24, Z+2	; 0x02
    11f8:	93 81       	ldd	r25, Z+3	; 0x03
    11fa:	26 e6       	ldi	r18, 0x66	; 102
    11fc:	36 e6       	ldi	r19, 0x66	; 102
    11fe:	46 e6       	ldi	r20, 0x66	; 102
    1200:	55 e4       	ldi	r21, 0x45	; 69
    1202:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1206:	dc 01       	movw	r26, r24
    1208:	cb 01       	movw	r24, r22
    120a:	f8 01       	movw	r30, r16
    120c:	80 83       	st	Z, r24
    120e:	91 83       	std	Z+1, r25	; 0x01
    1210:	a2 83       	std	Z+2, r26	; 0x02
    1212:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1214:	fe 01       	movw	r30, r28
    1216:	ff 96       	adiw	r30, 0x3f	; 63
    1218:	60 81       	ld	r22, Z
    121a:	71 81       	ldd	r23, Z+1	; 0x01
    121c:	82 81       	ldd	r24, Z+2	; 0x02
    121e:	93 81       	ldd	r25, Z+3	; 0x03
    1220:	20 e0       	ldi	r18, 0x00	; 0
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	40 e8       	ldi	r20, 0x80	; 128
    1226:	5f e3       	ldi	r21, 0x3F	; 63
    1228:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    122c:	88 23       	and	r24, r24
    122e:	2c f4       	brge	.+10     	; 0x123a <lcd_set_4bit+0x528>
		__ticks = 1;
    1230:	81 e0       	ldi	r24, 0x01	; 1
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	9e af       	std	Y+62, r25	; 0x3e
    1236:	8d af       	std	Y+61, r24	; 0x3d
    1238:	46 c0       	rjmp	.+140    	; 0x12c6 <lcd_set_4bit+0x5b4>
	else if (__tmp > 65535)
    123a:	fe 01       	movw	r30, r28
    123c:	ff 96       	adiw	r30, 0x3f	; 63
    123e:	60 81       	ld	r22, Z
    1240:	71 81       	ldd	r23, Z+1	; 0x01
    1242:	82 81       	ldd	r24, Z+2	; 0x02
    1244:	93 81       	ldd	r25, Z+3	; 0x03
    1246:	20 e0       	ldi	r18, 0x00	; 0
    1248:	3f ef       	ldi	r19, 0xFF	; 255
    124a:	4f e7       	ldi	r20, 0x7F	; 127
    124c:	57 e4       	ldi	r21, 0x47	; 71
    124e:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1252:	18 16       	cp	r1, r24
    1254:	64 f5       	brge	.+88     	; 0x12ae <lcd_set_4bit+0x59c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1256:	fe 01       	movw	r30, r28
    1258:	ed 5b       	subi	r30, 0xBD	; 189
    125a:	ff 4f       	sbci	r31, 0xFF	; 255
    125c:	60 81       	ld	r22, Z
    125e:	71 81       	ldd	r23, Z+1	; 0x01
    1260:	82 81       	ldd	r24, Z+2	; 0x02
    1262:	93 81       	ldd	r25, Z+3	; 0x03
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	40 e2       	ldi	r20, 0x20	; 32
    126a:	51 e4       	ldi	r21, 0x41	; 65
    126c:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1270:	dc 01       	movw	r26, r24
    1272:	cb 01       	movw	r24, r22
    1274:	bc 01       	movw	r22, r24
    1276:	cd 01       	movw	r24, r26
    1278:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    127c:	dc 01       	movw	r26, r24
    127e:	cb 01       	movw	r24, r22
    1280:	9e af       	std	Y+62, r25	; 0x3e
    1282:	8d af       	std	Y+61, r24	; 0x3d
    1284:	0f c0       	rjmp	.+30     	; 0x12a4 <lcd_set_4bit+0x592>
    1286:	80 e7       	ldi	r24, 0x70	; 112
    1288:	91 e0       	ldi	r25, 0x01	; 1
    128a:	9c af       	std	Y+60, r25	; 0x3c
    128c:	8b af       	std	Y+59, r24	; 0x3b
    128e:	8b ad       	ldd	r24, Y+59	; 0x3b
    1290:	9c ad       	ldd	r25, Y+60	; 0x3c
    1292:	01 97       	sbiw	r24, 0x01	; 1
    1294:	f1 f7       	brne	.-4      	; 0x1292 <lcd_set_4bit+0x580>
    1296:	9c af       	std	Y+60, r25	; 0x3c
    1298:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    129a:	8d ad       	ldd	r24, Y+61	; 0x3d
    129c:	9e ad       	ldd	r25, Y+62	; 0x3e
    129e:	01 97       	sbiw	r24, 0x01	; 1
    12a0:	9e af       	std	Y+62, r25	; 0x3e
    12a2:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12a4:	8d ad       	ldd	r24, Y+61	; 0x3d
    12a6:	9e ad       	ldd	r25, Y+62	; 0x3e
    12a8:	00 97       	sbiw	r24, 0x00	; 0
    12aa:	69 f7       	brne	.-38     	; 0x1286 <lcd_set_4bit+0x574>
    12ac:	16 c0       	rjmp	.+44     	; 0x12da <lcd_set_4bit+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12ae:	fe 01       	movw	r30, r28
    12b0:	ff 96       	adiw	r30, 0x3f	; 63
    12b2:	60 81       	ld	r22, Z
    12b4:	71 81       	ldd	r23, Z+1	; 0x01
    12b6:	82 81       	ldd	r24, Z+2	; 0x02
    12b8:	93 81       	ldd	r25, Z+3	; 0x03
    12ba:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    12be:	dc 01       	movw	r26, r24
    12c0:	cb 01       	movw	r24, r22
    12c2:	9e af       	std	Y+62, r25	; 0x3e
    12c4:	8d af       	std	Y+61, r24	; 0x3d
    12c6:	8d ad       	ldd	r24, Y+61	; 0x3d
    12c8:	9e ad       	ldd	r25, Y+62	; 0x3e
    12ca:	9a af       	std	Y+58, r25	; 0x3a
    12cc:	89 af       	std	Y+57, r24	; 0x39
    12ce:	89 ad       	ldd	r24, Y+57	; 0x39
    12d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    12d2:	01 97       	sbiw	r24, 0x01	; 1
    12d4:	f1 f7       	brne	.-4      	; 0x12d2 <lcd_set_4bit+0x5c0>
    12d6:	9a af       	std	Y+58, r25	; 0x3a
    12d8:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
    12da:	a8 e2       	ldi	r26, 0x28	; 40
    12dc:	b0 e0       	ldi	r27, 0x00	; 0
    12de:	e8 e2       	ldi	r30, 0x28	; 40
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	8b 7f       	andi	r24, 0xFB	; 251
    12e6:	8c 93       	st	X, r24
    12e8:	80 e0       	ldi	r24, 0x00	; 0
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	a0 e8       	ldi	r26, 0x80	; 128
    12ee:	bf e3       	ldi	r27, 0x3F	; 63
    12f0:	8d ab       	std	Y+53, r24	; 0x35
    12f2:	9e ab       	std	Y+54, r25	; 0x36
    12f4:	af ab       	std	Y+55, r26	; 0x37
    12f6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12f8:	6d a9       	ldd	r22, Y+53	; 0x35
    12fa:	7e a9       	ldd	r23, Y+54	; 0x36
    12fc:	8f a9       	ldd	r24, Y+55	; 0x37
    12fe:	98 ad       	ldd	r25, Y+56	; 0x38
    1300:	26 e6       	ldi	r18, 0x66	; 102
    1302:	36 e6       	ldi	r19, 0x66	; 102
    1304:	46 e6       	ldi	r20, 0x66	; 102
    1306:	55 e4       	ldi	r21, 0x45	; 69
    1308:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    130c:	dc 01       	movw	r26, r24
    130e:	cb 01       	movw	r24, r22
    1310:	89 ab       	std	Y+49, r24	; 0x31
    1312:	9a ab       	std	Y+50, r25	; 0x32
    1314:	ab ab       	std	Y+51, r26	; 0x33
    1316:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1318:	69 a9       	ldd	r22, Y+49	; 0x31
    131a:	7a a9       	ldd	r23, Y+50	; 0x32
    131c:	8b a9       	ldd	r24, Y+51	; 0x33
    131e:	9c a9       	ldd	r25, Y+52	; 0x34
    1320:	20 e0       	ldi	r18, 0x00	; 0
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	40 e8       	ldi	r20, 0x80	; 128
    1326:	5f e3       	ldi	r21, 0x3F	; 63
    1328:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    132c:	88 23       	and	r24, r24
    132e:	2c f4       	brge	.+10     	; 0x133a <lcd_set_4bit+0x628>
		__ticks = 1;
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	98 ab       	std	Y+48, r25	; 0x30
    1336:	8f a7       	std	Y+47, r24	; 0x2f
    1338:	3f c0       	rjmp	.+126    	; 0x13b8 <lcd_set_4bit+0x6a6>
	else if (__tmp > 65535)
    133a:	69 a9       	ldd	r22, Y+49	; 0x31
    133c:	7a a9       	ldd	r23, Y+50	; 0x32
    133e:	8b a9       	ldd	r24, Y+51	; 0x33
    1340:	9c a9       	ldd	r25, Y+52	; 0x34
    1342:	20 e0       	ldi	r18, 0x00	; 0
    1344:	3f ef       	ldi	r19, 0xFF	; 255
    1346:	4f e7       	ldi	r20, 0x7F	; 127
    1348:	57 e4       	ldi	r21, 0x47	; 71
    134a:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    134e:	18 16       	cp	r1, r24
    1350:	4c f5       	brge	.+82     	; 0x13a4 <lcd_set_4bit+0x692>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1352:	6d a9       	ldd	r22, Y+53	; 0x35
    1354:	7e a9       	ldd	r23, Y+54	; 0x36
    1356:	8f a9       	ldd	r24, Y+55	; 0x37
    1358:	98 ad       	ldd	r25, Y+56	; 0x38
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	40 e2       	ldi	r20, 0x20	; 32
    1360:	51 e4       	ldi	r21, 0x41	; 65
    1362:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1366:	dc 01       	movw	r26, r24
    1368:	cb 01       	movw	r24, r22
    136a:	bc 01       	movw	r22, r24
    136c:	cd 01       	movw	r24, r26
    136e:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1372:	dc 01       	movw	r26, r24
    1374:	cb 01       	movw	r24, r22
    1376:	98 ab       	std	Y+48, r25	; 0x30
    1378:	8f a7       	std	Y+47, r24	; 0x2f
    137a:	0f c0       	rjmp	.+30     	; 0x139a <lcd_set_4bit+0x688>
    137c:	80 e7       	ldi	r24, 0x70	; 112
    137e:	91 e0       	ldi	r25, 0x01	; 1
    1380:	9e a7       	std	Y+46, r25	; 0x2e
    1382:	8d a7       	std	Y+45, r24	; 0x2d
    1384:	8d a5       	ldd	r24, Y+45	; 0x2d
    1386:	9e a5       	ldd	r25, Y+46	; 0x2e
    1388:	01 97       	sbiw	r24, 0x01	; 1
    138a:	f1 f7       	brne	.-4      	; 0x1388 <lcd_set_4bit+0x676>
    138c:	9e a7       	std	Y+46, r25	; 0x2e
    138e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1390:	8f a5       	ldd	r24, Y+47	; 0x2f
    1392:	98 a9       	ldd	r25, Y+48	; 0x30
    1394:	01 97       	sbiw	r24, 0x01	; 1
    1396:	98 ab       	std	Y+48, r25	; 0x30
    1398:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    139a:	8f a5       	ldd	r24, Y+47	; 0x2f
    139c:	98 a9       	ldd	r25, Y+48	; 0x30
    139e:	00 97       	sbiw	r24, 0x00	; 0
    13a0:	69 f7       	brne	.-38     	; 0x137c <lcd_set_4bit+0x66a>
    13a2:	14 c0       	rjmp	.+40     	; 0x13cc <lcd_set_4bit+0x6ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13a4:	69 a9       	ldd	r22, Y+49	; 0x31
    13a6:	7a a9       	ldd	r23, Y+50	; 0x32
    13a8:	8b a9       	ldd	r24, Y+51	; 0x33
    13aa:	9c a9       	ldd	r25, Y+52	; 0x34
    13ac:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    13b0:	dc 01       	movw	r26, r24
    13b2:	cb 01       	movw	r24, r22
    13b4:	98 ab       	std	Y+48, r25	; 0x30
    13b6:	8f a7       	std	Y+47, r24	; 0x2f
    13b8:	8f a5       	ldd	r24, Y+47	; 0x2f
    13ba:	98 a9       	ldd	r25, Y+48	; 0x30
    13bc:	9c a7       	std	Y+44, r25	; 0x2c
    13be:	8b a7       	std	Y+43, r24	; 0x2b
    13c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    13c2:	9c a5       	ldd	r25, Y+44	; 0x2c
    13c4:	01 97       	sbiw	r24, 0x01	; 1
    13c6:	f1 f7       	brne	.-4      	; 0x13c4 <lcd_set_4bit+0x6b2>
    13c8:	9c a7       	std	Y+44, r25	; 0x2c
    13ca:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
    13cc:	a8 e2       	ldi	r26, 0x28	; 40
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	e8 e2       	ldi	r30, 0x28	; 40
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	8e 7f       	andi	r24, 0xFE	; 254
    13d8:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
    13da:	a8 e2       	ldi	r26, 0x28	; 40
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	e8 e2       	ldi	r30, 0x28	; 40
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	8d 7f       	andi	r24, 0xFD	; 253
    13e6:	8c 93       	st	X, r24
	lcd_port = 0x30;				//Sending 3
    13e8:	e8 e2       	ldi	r30, 0x28	; 40
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 e3       	ldi	r24, 0x30	; 48
    13ee:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
    13f0:	a8 e2       	ldi	r26, 0x28	; 40
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e8 e2       	ldi	r30, 0x28	; 40
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	84 60       	ori	r24, 0x04	; 4
    13fc:	8c 93       	st	X, r24
    13fe:	80 e0       	ldi	r24, 0x00	; 0
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	a0 ea       	ldi	r26, 0xA0	; 160
    1404:	b0 e4       	ldi	r27, 0x40	; 64
    1406:	8f a3       	std	Y+39, r24	; 0x27
    1408:	98 a7       	std	Y+40, r25	; 0x28
    140a:	a9 a7       	std	Y+41, r26	; 0x29
    140c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    140e:	6f a1       	ldd	r22, Y+39	; 0x27
    1410:	78 a5       	ldd	r23, Y+40	; 0x28
    1412:	89 a5       	ldd	r24, Y+41	; 0x29
    1414:	9a a5       	ldd	r25, Y+42	; 0x2a
    1416:	26 e6       	ldi	r18, 0x66	; 102
    1418:	36 e6       	ldi	r19, 0x66	; 102
    141a:	46 e6       	ldi	r20, 0x66	; 102
    141c:	55 e4       	ldi	r21, 0x45	; 69
    141e:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1422:	dc 01       	movw	r26, r24
    1424:	cb 01       	movw	r24, r22
    1426:	8b a3       	std	Y+35, r24	; 0x23
    1428:	9c a3       	std	Y+36, r25	; 0x24
    142a:	ad a3       	std	Y+37, r26	; 0x25
    142c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    142e:	6b a1       	ldd	r22, Y+35	; 0x23
    1430:	7c a1       	ldd	r23, Y+36	; 0x24
    1432:	8d a1       	ldd	r24, Y+37	; 0x25
    1434:	9e a1       	ldd	r25, Y+38	; 0x26
    1436:	20 e0       	ldi	r18, 0x00	; 0
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	40 e8       	ldi	r20, 0x80	; 128
    143c:	5f e3       	ldi	r21, 0x3F	; 63
    143e:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1442:	88 23       	and	r24, r24
    1444:	2c f4       	brge	.+10     	; 0x1450 <lcd_set_4bit+0x73e>
		__ticks = 1;
    1446:	81 e0       	ldi	r24, 0x01	; 1
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	9a a3       	std	Y+34, r25	; 0x22
    144c:	89 a3       	std	Y+33, r24	; 0x21
    144e:	3f c0       	rjmp	.+126    	; 0x14ce <lcd_set_4bit+0x7bc>
	else if (__tmp > 65535)
    1450:	6b a1       	ldd	r22, Y+35	; 0x23
    1452:	7c a1       	ldd	r23, Y+36	; 0x24
    1454:	8d a1       	ldd	r24, Y+37	; 0x25
    1456:	9e a1       	ldd	r25, Y+38	; 0x26
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	3f ef       	ldi	r19, 0xFF	; 255
    145c:	4f e7       	ldi	r20, 0x7F	; 127
    145e:	57 e4       	ldi	r21, 0x47	; 71
    1460:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1464:	18 16       	cp	r1, r24
    1466:	4c f5       	brge	.+82     	; 0x14ba <lcd_set_4bit+0x7a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1468:	6f a1       	ldd	r22, Y+39	; 0x27
    146a:	78 a5       	ldd	r23, Y+40	; 0x28
    146c:	89 a5       	ldd	r24, Y+41	; 0x29
    146e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1470:	20 e0       	ldi	r18, 0x00	; 0
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	40 e2       	ldi	r20, 0x20	; 32
    1476:	51 e4       	ldi	r21, 0x41	; 65
    1478:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    147c:	dc 01       	movw	r26, r24
    147e:	cb 01       	movw	r24, r22
    1480:	bc 01       	movw	r22, r24
    1482:	cd 01       	movw	r24, r26
    1484:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	9a a3       	std	Y+34, r25	; 0x22
    148e:	89 a3       	std	Y+33, r24	; 0x21
    1490:	0f c0       	rjmp	.+30     	; 0x14b0 <lcd_set_4bit+0x79e>
    1492:	80 e7       	ldi	r24, 0x70	; 112
    1494:	91 e0       	ldi	r25, 0x01	; 1
    1496:	98 a3       	std	Y+32, r25	; 0x20
    1498:	8f 8f       	std	Y+31, r24	; 0x1f
    149a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    149c:	98 a1       	ldd	r25, Y+32	; 0x20
    149e:	01 97       	sbiw	r24, 0x01	; 1
    14a0:	f1 f7       	brne	.-4      	; 0x149e <lcd_set_4bit+0x78c>
    14a2:	98 a3       	std	Y+32, r25	; 0x20
    14a4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14a6:	89 a1       	ldd	r24, Y+33	; 0x21
    14a8:	9a a1       	ldd	r25, Y+34	; 0x22
    14aa:	01 97       	sbiw	r24, 0x01	; 1
    14ac:	9a a3       	std	Y+34, r25	; 0x22
    14ae:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14b0:	89 a1       	ldd	r24, Y+33	; 0x21
    14b2:	9a a1       	ldd	r25, Y+34	; 0x22
    14b4:	00 97       	sbiw	r24, 0x00	; 0
    14b6:	69 f7       	brne	.-38     	; 0x1492 <lcd_set_4bit+0x780>
    14b8:	14 c0       	rjmp	.+40     	; 0x14e2 <lcd_set_4bit+0x7d0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14ba:	6b a1       	ldd	r22, Y+35	; 0x23
    14bc:	7c a1       	ldd	r23, Y+36	; 0x24
    14be:	8d a1       	ldd	r24, Y+37	; 0x25
    14c0:	9e a1       	ldd	r25, Y+38	; 0x26
    14c2:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    14c6:	dc 01       	movw	r26, r24
    14c8:	cb 01       	movw	r24, r22
    14ca:	9a a3       	std	Y+34, r25	; 0x22
    14cc:	89 a3       	std	Y+33, r24	; 0x21
    14ce:	89 a1       	ldd	r24, Y+33	; 0x21
    14d0:	9a a1       	ldd	r25, Y+34	; 0x22
    14d2:	9e 8f       	std	Y+30, r25	; 0x1e
    14d4:	8d 8f       	std	Y+29, r24	; 0x1d
    14d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14d8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14da:	01 97       	sbiw	r24, 0x01	; 1
    14dc:	f1 f7       	brne	.-4      	; 0x14da <lcd_set_4bit+0x7c8>
    14de:	9e 8f       	std	Y+30, r25	; 0x1e
    14e0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
    14e2:	a8 e2       	ldi	r26, 0x28	; 40
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	e8 e2       	ldi	r30, 0x28	; 40
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	8b 7f       	andi	r24, 0xFB	; 251
    14ee:	8c 93       	st	X, r24
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	a0 e8       	ldi	r26, 0x80	; 128
    14f6:	bf e3       	ldi	r27, 0x3F	; 63
    14f8:	89 8f       	std	Y+25, r24	; 0x19
    14fa:	9a 8f       	std	Y+26, r25	; 0x1a
    14fc:	ab 8f       	std	Y+27, r26	; 0x1b
    14fe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1500:	69 8d       	ldd	r22, Y+25	; 0x19
    1502:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1504:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1506:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1508:	26 e6       	ldi	r18, 0x66	; 102
    150a:	36 e6       	ldi	r19, 0x66	; 102
    150c:	46 e6       	ldi	r20, 0x66	; 102
    150e:	55 e4       	ldi	r21, 0x45	; 69
    1510:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1514:	dc 01       	movw	r26, r24
    1516:	cb 01       	movw	r24, r22
    1518:	8d 8b       	std	Y+21, r24	; 0x15
    151a:	9e 8b       	std	Y+22, r25	; 0x16
    151c:	af 8b       	std	Y+23, r26	; 0x17
    151e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1520:	6d 89       	ldd	r22, Y+21	; 0x15
    1522:	7e 89       	ldd	r23, Y+22	; 0x16
    1524:	8f 89       	ldd	r24, Y+23	; 0x17
    1526:	98 8d       	ldd	r25, Y+24	; 0x18
    1528:	20 e0       	ldi	r18, 0x00	; 0
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	40 e8       	ldi	r20, 0x80	; 128
    152e:	5f e3       	ldi	r21, 0x3F	; 63
    1530:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1534:	88 23       	and	r24, r24
    1536:	2c f4       	brge	.+10     	; 0x1542 <lcd_set_4bit+0x830>
		__ticks = 1;
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	9c 8b       	std	Y+20, r25	; 0x14
    153e:	8b 8b       	std	Y+19, r24	; 0x13
    1540:	3f c0       	rjmp	.+126    	; 0x15c0 <lcd_set_4bit+0x8ae>
	else if (__tmp > 65535)
    1542:	6d 89       	ldd	r22, Y+21	; 0x15
    1544:	7e 89       	ldd	r23, Y+22	; 0x16
    1546:	8f 89       	ldd	r24, Y+23	; 0x17
    1548:	98 8d       	ldd	r25, Y+24	; 0x18
    154a:	20 e0       	ldi	r18, 0x00	; 0
    154c:	3f ef       	ldi	r19, 0xFF	; 255
    154e:	4f e7       	ldi	r20, 0x7F	; 127
    1550:	57 e4       	ldi	r21, 0x47	; 71
    1552:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1556:	18 16       	cp	r1, r24
    1558:	4c f5       	brge	.+82     	; 0x15ac <lcd_set_4bit+0x89a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    155a:	69 8d       	ldd	r22, Y+25	; 0x19
    155c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    155e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1560:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1562:	20 e0       	ldi	r18, 0x00	; 0
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	40 e2       	ldi	r20, 0x20	; 32
    1568:	51 e4       	ldi	r21, 0x41	; 65
    156a:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    156e:	dc 01       	movw	r26, r24
    1570:	cb 01       	movw	r24, r22
    1572:	bc 01       	movw	r22, r24
    1574:	cd 01       	movw	r24, r26
    1576:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    157a:	dc 01       	movw	r26, r24
    157c:	cb 01       	movw	r24, r22
    157e:	9c 8b       	std	Y+20, r25	; 0x14
    1580:	8b 8b       	std	Y+19, r24	; 0x13
    1582:	0f c0       	rjmp	.+30     	; 0x15a2 <lcd_set_4bit+0x890>
    1584:	80 e7       	ldi	r24, 0x70	; 112
    1586:	91 e0       	ldi	r25, 0x01	; 1
    1588:	9a 8b       	std	Y+18, r25	; 0x12
    158a:	89 8b       	std	Y+17, r24	; 0x11
    158c:	89 89       	ldd	r24, Y+17	; 0x11
    158e:	9a 89       	ldd	r25, Y+18	; 0x12
    1590:	01 97       	sbiw	r24, 0x01	; 1
    1592:	f1 f7       	brne	.-4      	; 0x1590 <lcd_set_4bit+0x87e>
    1594:	9a 8b       	std	Y+18, r25	; 0x12
    1596:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1598:	8b 89       	ldd	r24, Y+19	; 0x13
    159a:	9c 89       	ldd	r25, Y+20	; 0x14
    159c:	01 97       	sbiw	r24, 0x01	; 1
    159e:	9c 8b       	std	Y+20, r25	; 0x14
    15a0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15a2:	8b 89       	ldd	r24, Y+19	; 0x13
    15a4:	9c 89       	ldd	r25, Y+20	; 0x14
    15a6:	00 97       	sbiw	r24, 0x00	; 0
    15a8:	69 f7       	brne	.-38     	; 0x1584 <lcd_set_4bit+0x872>
    15aa:	14 c0       	rjmp	.+40     	; 0x15d4 <lcd_set_4bit+0x8c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15ac:	6d 89       	ldd	r22, Y+21	; 0x15
    15ae:	7e 89       	ldd	r23, Y+22	; 0x16
    15b0:	8f 89       	ldd	r24, Y+23	; 0x17
    15b2:	98 8d       	ldd	r25, Y+24	; 0x18
    15b4:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    15b8:	dc 01       	movw	r26, r24
    15ba:	cb 01       	movw	r24, r22
    15bc:	9c 8b       	std	Y+20, r25	; 0x14
    15be:	8b 8b       	std	Y+19, r24	; 0x13
    15c0:	8b 89       	ldd	r24, Y+19	; 0x13
    15c2:	9c 89       	ldd	r25, Y+20	; 0x14
    15c4:	98 8b       	std	Y+16, r25	; 0x10
    15c6:	8f 87       	std	Y+15, r24	; 0x0f
    15c8:	8f 85       	ldd	r24, Y+15	; 0x0f
    15ca:	98 89       	ldd	r25, Y+16	; 0x10
    15cc:	01 97       	sbiw	r24, 0x01	; 1
    15ce:	f1 f7       	brne	.-4      	; 0x15cc <lcd_set_4bit+0x8ba>
    15d0:	98 8b       	std	Y+16, r25	; 0x10
    15d2:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
    15d4:	a8 e2       	ldi	r26, 0x28	; 40
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	e8 e2       	ldi	r30, 0x28	; 40
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	8e 7f       	andi	r24, 0xFE	; 254
    15e0:	8c 93       	st	X, r24
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
    15e2:	a8 e2       	ldi	r26, 0x28	; 40
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	e8 e2       	ldi	r30, 0x28	; 40
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	8d 7f       	andi	r24, 0xFD	; 253
    15ee:	8c 93       	st	X, r24
	lcd_port = 0x20;				//Sending 2 to initialise LCD 4-bit mode
    15f0:	e8 e2       	ldi	r30, 0x28	; 40
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	80 e2       	ldi	r24, 0x20	; 32
    15f6:	80 83       	st	Z, r24
	sbit(lcd_port,EN);				//Set Enable Pin
    15f8:	a8 e2       	ldi	r26, 0x28	; 40
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	e8 e2       	ldi	r30, 0x28	; 40
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	84 60       	ori	r24, 0x04	; 4
    1604:	8c 93       	st	X, r24
    1606:	80 e0       	ldi	r24, 0x00	; 0
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	a0 ea       	ldi	r26, 0xA0	; 160
    160c:	b0 e4       	ldi	r27, 0x40	; 64
    160e:	8b 87       	std	Y+11, r24	; 0x0b
    1610:	9c 87       	std	Y+12, r25	; 0x0c
    1612:	ad 87       	std	Y+13, r26	; 0x0d
    1614:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1616:	6b 85       	ldd	r22, Y+11	; 0x0b
    1618:	7c 85       	ldd	r23, Y+12	; 0x0c
    161a:	8d 85       	ldd	r24, Y+13	; 0x0d
    161c:	9e 85       	ldd	r25, Y+14	; 0x0e
    161e:	26 e6       	ldi	r18, 0x66	; 102
    1620:	36 e6       	ldi	r19, 0x66	; 102
    1622:	46 e6       	ldi	r20, 0x66	; 102
    1624:	55 e4       	ldi	r21, 0x45	; 69
    1626:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    162a:	dc 01       	movw	r26, r24
    162c:	cb 01       	movw	r24, r22
    162e:	8f 83       	std	Y+7, r24	; 0x07
    1630:	98 87       	std	Y+8, r25	; 0x08
    1632:	a9 87       	std	Y+9, r26	; 0x09
    1634:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1636:	6f 81       	ldd	r22, Y+7	; 0x07
    1638:	78 85       	ldd	r23, Y+8	; 0x08
    163a:	89 85       	ldd	r24, Y+9	; 0x09
    163c:	9a 85       	ldd	r25, Y+10	; 0x0a
    163e:	20 e0       	ldi	r18, 0x00	; 0
    1640:	30 e0       	ldi	r19, 0x00	; 0
    1642:	40 e8       	ldi	r20, 0x80	; 128
    1644:	5f e3       	ldi	r21, 0x3F	; 63
    1646:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    164a:	88 23       	and	r24, r24
    164c:	2c f4       	brge	.+10     	; 0x1658 <lcd_set_4bit+0x946>
		__ticks = 1;
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	9e 83       	std	Y+6, r25	; 0x06
    1654:	8d 83       	std	Y+5, r24	; 0x05
    1656:	3f c0       	rjmp	.+126    	; 0x16d6 <lcd_set_4bit+0x9c4>
	else if (__tmp > 65535)
    1658:	6f 81       	ldd	r22, Y+7	; 0x07
    165a:	78 85       	ldd	r23, Y+8	; 0x08
    165c:	89 85       	ldd	r24, Y+9	; 0x09
    165e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1660:	20 e0       	ldi	r18, 0x00	; 0
    1662:	3f ef       	ldi	r19, 0xFF	; 255
    1664:	4f e7       	ldi	r20, 0x7F	; 127
    1666:	57 e4       	ldi	r21, 0x47	; 71
    1668:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    166c:	18 16       	cp	r1, r24
    166e:	4c f5       	brge	.+82     	; 0x16c2 <lcd_set_4bit+0x9b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1670:	6b 85       	ldd	r22, Y+11	; 0x0b
    1672:	7c 85       	ldd	r23, Y+12	; 0x0c
    1674:	8d 85       	ldd	r24, Y+13	; 0x0d
    1676:	9e 85       	ldd	r25, Y+14	; 0x0e
    1678:	20 e0       	ldi	r18, 0x00	; 0
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	40 e2       	ldi	r20, 0x20	; 32
    167e:	51 e4       	ldi	r21, 0x41	; 65
    1680:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1684:	dc 01       	movw	r26, r24
    1686:	cb 01       	movw	r24, r22
    1688:	bc 01       	movw	r22, r24
    168a:	cd 01       	movw	r24, r26
    168c:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1690:	dc 01       	movw	r26, r24
    1692:	cb 01       	movw	r24, r22
    1694:	9e 83       	std	Y+6, r25	; 0x06
    1696:	8d 83       	std	Y+5, r24	; 0x05
    1698:	0f c0       	rjmp	.+30     	; 0x16b8 <lcd_set_4bit+0x9a6>
    169a:	80 e7       	ldi	r24, 0x70	; 112
    169c:	91 e0       	ldi	r25, 0x01	; 1
    169e:	9c 83       	std	Y+4, r25	; 0x04
    16a0:	8b 83       	std	Y+3, r24	; 0x03
    16a2:	8b 81       	ldd	r24, Y+3	; 0x03
    16a4:	9c 81       	ldd	r25, Y+4	; 0x04
    16a6:	01 97       	sbiw	r24, 0x01	; 1
    16a8:	f1 f7       	brne	.-4      	; 0x16a6 <lcd_set_4bit+0x994>
    16aa:	9c 83       	std	Y+4, r25	; 0x04
    16ac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16ae:	8d 81       	ldd	r24, Y+5	; 0x05
    16b0:	9e 81       	ldd	r25, Y+6	; 0x06
    16b2:	01 97       	sbiw	r24, 0x01	; 1
    16b4:	9e 83       	std	Y+6, r25	; 0x06
    16b6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16b8:	8d 81       	ldd	r24, Y+5	; 0x05
    16ba:	9e 81       	ldd	r25, Y+6	; 0x06
    16bc:	00 97       	sbiw	r24, 0x00	; 0
    16be:	69 f7       	brne	.-38     	; 0x169a <lcd_set_4bit+0x988>
    16c0:	14 c0       	rjmp	.+40     	; 0x16ea <lcd_set_4bit+0x9d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16c2:	6f 81       	ldd	r22, Y+7	; 0x07
    16c4:	78 85       	ldd	r23, Y+8	; 0x08
    16c6:	89 85       	ldd	r24, Y+9	; 0x09
    16c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    16ca:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	9e 83       	std	Y+6, r25	; 0x06
    16d4:	8d 83       	std	Y+5, r24	; 0x05
    16d6:	8d 81       	ldd	r24, Y+5	; 0x05
    16d8:	9e 81       	ldd	r25, Y+6	; 0x06
    16da:	9a 83       	std	Y+2, r25	; 0x02
    16dc:	89 83       	std	Y+1, r24	; 0x01
    16de:	89 81       	ldd	r24, Y+1	; 0x01
    16e0:	9a 81       	ldd	r25, Y+2	; 0x02
    16e2:	01 97       	sbiw	r24, 0x01	; 1
    16e4:	f1 f7       	brne	.-4      	; 0x16e2 <lcd_set_4bit+0x9d0>
    16e6:	9a 83       	std	Y+2, r25	; 0x02
    16e8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
    16ea:	a8 e2       	ldi	r26, 0x28	; 40
    16ec:	b0 e0       	ldi	r27, 0x00	; 0
    16ee:	e8 e2       	ldi	r30, 0x28	; 40
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	8b 7f       	andi	r24, 0xFB	; 251
    16f6:	8c 93       	st	X, r24


}
    16f8:	c0 59       	subi	r28, 0x90	; 144
    16fa:	df 4f       	sbci	r29, 0xFF	; 255
    16fc:	0f b6       	in	r0, 0x3f	; 63
    16fe:	f8 94       	cli
    1700:	de bf       	out	0x3e, r29	; 62
    1702:	0f be       	out	0x3f, r0	; 63
    1704:	cd bf       	out	0x3d, r28	; 61
    1706:	cf 91       	pop	r28
    1708:	df 91       	pop	r29
    170a:	1f 91       	pop	r17
    170c:	0f 91       	pop	r16
    170e:	08 95       	ret

00001710 <lcd_init>:

//Function to Initialize LCD
void lcd_init()
{
    1710:	df 93       	push	r29
    1712:	cf 93       	push	r28
    1714:	cd b7       	in	r28, 0x3d	; 61
    1716:	de b7       	in	r29, 0x3e	; 62
    1718:	2e 97       	sbiw	r28, 0x0e	; 14
    171a:	0f b6       	in	r0, 0x3f	; 63
    171c:	f8 94       	cli
    171e:	de bf       	out	0x3e, r29	; 62
    1720:	0f be       	out	0x3f, r0	; 63
    1722:	cd bf       	out	0x3d, r28	; 61
	lcd_set_4bit();
    1724:	0e 94 89 06 	call	0xd12	; 0xd12 <lcd_set_4bit>
    1728:	80 e0       	ldi	r24, 0x00	; 0
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	a0 e8       	ldi	r26, 0x80	; 128
    172e:	bf e3       	ldi	r27, 0x3F	; 63
    1730:	8b 87       	std	Y+11, r24	; 0x0b
    1732:	9c 87       	std	Y+12, r25	; 0x0c
    1734:	ad 87       	std	Y+13, r26	; 0x0d
    1736:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1738:	6b 85       	ldd	r22, Y+11	; 0x0b
    173a:	7c 85       	ldd	r23, Y+12	; 0x0c
    173c:	8d 85       	ldd	r24, Y+13	; 0x0d
    173e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1740:	26 e6       	ldi	r18, 0x66	; 102
    1742:	36 e6       	ldi	r19, 0x66	; 102
    1744:	46 e6       	ldi	r20, 0x66	; 102
    1746:	55 e4       	ldi	r21, 0x45	; 69
    1748:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    174c:	dc 01       	movw	r26, r24
    174e:	cb 01       	movw	r24, r22
    1750:	8f 83       	std	Y+7, r24	; 0x07
    1752:	98 87       	std	Y+8, r25	; 0x08
    1754:	a9 87       	std	Y+9, r26	; 0x09
    1756:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1758:	6f 81       	ldd	r22, Y+7	; 0x07
    175a:	78 85       	ldd	r23, Y+8	; 0x08
    175c:	89 85       	ldd	r24, Y+9	; 0x09
    175e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1760:	20 e0       	ldi	r18, 0x00	; 0
    1762:	30 e0       	ldi	r19, 0x00	; 0
    1764:	40 e8       	ldi	r20, 0x80	; 128
    1766:	5f e3       	ldi	r21, 0x3F	; 63
    1768:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    176c:	88 23       	and	r24, r24
    176e:	2c f4       	brge	.+10     	; 0x177a <lcd_init+0x6a>
		__ticks = 1;
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	9e 83       	std	Y+6, r25	; 0x06
    1776:	8d 83       	std	Y+5, r24	; 0x05
    1778:	3f c0       	rjmp	.+126    	; 0x17f8 <lcd_init+0xe8>
	else if (__tmp > 65535)
    177a:	6f 81       	ldd	r22, Y+7	; 0x07
    177c:	78 85       	ldd	r23, Y+8	; 0x08
    177e:	89 85       	ldd	r24, Y+9	; 0x09
    1780:	9a 85       	ldd	r25, Y+10	; 0x0a
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	3f ef       	ldi	r19, 0xFF	; 255
    1786:	4f e7       	ldi	r20, 0x7F	; 127
    1788:	57 e4       	ldi	r21, 0x47	; 71
    178a:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    178e:	18 16       	cp	r1, r24
    1790:	4c f5       	brge	.+82     	; 0x17e4 <lcd_init+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1792:	6b 85       	ldd	r22, Y+11	; 0x0b
    1794:	7c 85       	ldd	r23, Y+12	; 0x0c
    1796:	8d 85       	ldd	r24, Y+13	; 0x0d
    1798:	9e 85       	ldd	r25, Y+14	; 0x0e
    179a:	20 e0       	ldi	r18, 0x00	; 0
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	40 e2       	ldi	r20, 0x20	; 32
    17a0:	51 e4       	ldi	r21, 0x41	; 65
    17a2:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    17a6:	dc 01       	movw	r26, r24
    17a8:	cb 01       	movw	r24, r22
    17aa:	bc 01       	movw	r22, r24
    17ac:	cd 01       	movw	r24, r26
    17ae:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    17b2:	dc 01       	movw	r26, r24
    17b4:	cb 01       	movw	r24, r22
    17b6:	9e 83       	std	Y+6, r25	; 0x06
    17b8:	8d 83       	std	Y+5, r24	; 0x05
    17ba:	0f c0       	rjmp	.+30     	; 0x17da <lcd_init+0xca>
    17bc:	80 e7       	ldi	r24, 0x70	; 112
    17be:	91 e0       	ldi	r25, 0x01	; 1
    17c0:	9c 83       	std	Y+4, r25	; 0x04
    17c2:	8b 83       	std	Y+3, r24	; 0x03
    17c4:	8b 81       	ldd	r24, Y+3	; 0x03
    17c6:	9c 81       	ldd	r25, Y+4	; 0x04
    17c8:	01 97       	sbiw	r24, 0x01	; 1
    17ca:	f1 f7       	brne	.-4      	; 0x17c8 <lcd_init+0xb8>
    17cc:	9c 83       	std	Y+4, r25	; 0x04
    17ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17d0:	8d 81       	ldd	r24, Y+5	; 0x05
    17d2:	9e 81       	ldd	r25, Y+6	; 0x06
    17d4:	01 97       	sbiw	r24, 0x01	; 1
    17d6:	9e 83       	std	Y+6, r25	; 0x06
    17d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17da:	8d 81       	ldd	r24, Y+5	; 0x05
    17dc:	9e 81       	ldd	r25, Y+6	; 0x06
    17de:	00 97       	sbiw	r24, 0x00	; 0
    17e0:	69 f7       	brne	.-38     	; 0x17bc <lcd_init+0xac>
    17e2:	14 c0       	rjmp	.+40     	; 0x180c <lcd_init+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17e4:	6f 81       	ldd	r22, Y+7	; 0x07
    17e6:	78 85       	ldd	r23, Y+8	; 0x08
    17e8:	89 85       	ldd	r24, Y+9	; 0x09
    17ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ec:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    17f0:	dc 01       	movw	r26, r24
    17f2:	cb 01       	movw	r24, r22
    17f4:	9e 83       	std	Y+6, r25	; 0x06
    17f6:	8d 83       	std	Y+5, r24	; 0x05
    17f8:	8d 81       	ldd	r24, Y+5	; 0x05
    17fa:	9e 81       	ldd	r25, Y+6	; 0x06
    17fc:	9a 83       	std	Y+2, r25	; 0x02
    17fe:	89 83       	std	Y+1, r24	; 0x01
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	9a 81       	ldd	r25, Y+2	; 0x02
    1804:	01 97       	sbiw	r24, 0x01	; 1
    1806:	f1 f7       	brne	.-4      	; 0x1804 <lcd_init+0xf4>
    1808:	9a 83       	std	Y+2, r25	; 0x02
    180a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

	lcd_wr_command(0x28);			//LCD 4-bit mode and 2 lines.
    180c:	88 e2       	ldi	r24, 0x28	; 40
    180e:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
	lcd_wr_command(0x01);
    1812:	81 e0       	ldi	r24, 0x01	; 1
    1814:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
	lcd_wr_command(0x06);
    1818:	86 e0       	ldi	r24, 0x06	; 6
    181a:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
	lcd_wr_command(0x0E);
    181e:	8e e0       	ldi	r24, 0x0E	; 14
    1820:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
	lcd_wr_command(0x80);
    1824:	80 e8       	ldi	r24, 0x80	; 128
    1826:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>

}
    182a:	2e 96       	adiw	r28, 0x0e	; 14
    182c:	0f b6       	in	r0, 0x3f	; 63
    182e:	f8 94       	cli
    1830:	de bf       	out	0x3e, r29	; 62
    1832:	0f be       	out	0x3f, r0	; 63
    1834:	cd bf       	out	0x3d, r28	; 61
    1836:	cf 91       	pop	r28
    1838:	df 91       	pop	r29
    183a:	08 95       	ret

0000183c <lcd_wr_command>:


//Function to Write Command on LCD
void lcd_wr_command(unsigned char cmd)
{
    183c:	df 93       	push	r29
    183e:	cf 93       	push	r28
    1840:	cd b7       	in	r28, 0x3d	; 61
    1842:	de b7       	in	r29, 0x3e	; 62
    1844:	6e 97       	sbiw	r28, 0x1e	; 30
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	de bf       	out	0x3e, r29	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	cd bf       	out	0x3d, r28	; 61
    1850:	8e 8f       	std	Y+30, r24	; 0x1e
	unsigned char temp;
	temp = cmd;
    1852:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1854:	8d 8f       	std	Y+29, r24	; 0x1d
	temp = temp & 0xF0;
    1856:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1858:	80 7f       	andi	r24, 0xF0	; 240
    185a:	8d 8f       	std	Y+29, r24	; 0x1d
	lcd_port &= 0x0F;
    185c:	a8 e2       	ldi	r26, 0x28	; 40
    185e:	b0 e0       	ldi	r27, 0x00	; 0
    1860:	e8 e2       	ldi	r30, 0x28	; 40
    1862:	f0 e0       	ldi	r31, 0x00	; 0
    1864:	80 81       	ld	r24, Z
    1866:	8f 70       	andi	r24, 0x0F	; 15
    1868:	8c 93       	st	X, r24
	lcd_port |= temp;
    186a:	a8 e2       	ldi	r26, 0x28	; 40
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	e8 e2       	ldi	r30, 0x28	; 40
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	90 81       	ld	r25, Z
    1874:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1876:	89 2b       	or	r24, r25
    1878:	8c 93       	st	X, r24
	cbit(lcd_port,RS);
    187a:	a8 e2       	ldi	r26, 0x28	; 40
    187c:	b0 e0       	ldi	r27, 0x00	; 0
    187e:	e8 e2       	ldi	r30, 0x28	; 40
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	8e 7f       	andi	r24, 0xFE	; 254
    1886:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
    1888:	a8 e2       	ldi	r26, 0x28	; 40
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	e8 e2       	ldi	r30, 0x28	; 40
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	80 81       	ld	r24, Z
    1892:	8d 7f       	andi	r24, 0xFD	; 253
    1894:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
    1896:	a8 e2       	ldi	r26, 0x28	; 40
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	e8 e2       	ldi	r30, 0x28	; 40
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	84 60       	ori	r24, 0x04	; 4
    18a2:	8c 93       	st	X, r24
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	a0 ea       	ldi	r26, 0xA0	; 160
    18aa:	b0 e4       	ldi	r27, 0x40	; 64
    18ac:	89 8f       	std	Y+25, r24	; 0x19
    18ae:	9a 8f       	std	Y+26, r25	; 0x1a
    18b0:	ab 8f       	std	Y+27, r26	; 0x1b
    18b2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b4:	69 8d       	ldd	r22, Y+25	; 0x19
    18b6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    18b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    18ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    18bc:	26 e6       	ldi	r18, 0x66	; 102
    18be:	36 e6       	ldi	r19, 0x66	; 102
    18c0:	46 e6       	ldi	r20, 0x66	; 102
    18c2:	55 e4       	ldi	r21, 0x45	; 69
    18c4:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    18c8:	dc 01       	movw	r26, r24
    18ca:	cb 01       	movw	r24, r22
    18cc:	8d 8b       	std	Y+21, r24	; 0x15
    18ce:	9e 8b       	std	Y+22, r25	; 0x16
    18d0:	af 8b       	std	Y+23, r26	; 0x17
    18d2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    18d4:	6d 89       	ldd	r22, Y+21	; 0x15
    18d6:	7e 89       	ldd	r23, Y+22	; 0x16
    18d8:	8f 89       	ldd	r24, Y+23	; 0x17
    18da:	98 8d       	ldd	r25, Y+24	; 0x18
    18dc:	20 e0       	ldi	r18, 0x00	; 0
    18de:	30 e0       	ldi	r19, 0x00	; 0
    18e0:	40 e8       	ldi	r20, 0x80	; 128
    18e2:	5f e3       	ldi	r21, 0x3F	; 63
    18e4:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    18e8:	88 23       	and	r24, r24
    18ea:	2c f4       	brge	.+10     	; 0x18f6 <lcd_wr_command+0xba>
		__ticks = 1;
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	9c 8b       	std	Y+20, r25	; 0x14
    18f2:	8b 8b       	std	Y+19, r24	; 0x13
    18f4:	3f c0       	rjmp	.+126    	; 0x1974 <lcd_wr_command+0x138>
	else if (__tmp > 65535)
    18f6:	6d 89       	ldd	r22, Y+21	; 0x15
    18f8:	7e 89       	ldd	r23, Y+22	; 0x16
    18fa:	8f 89       	ldd	r24, Y+23	; 0x17
    18fc:	98 8d       	ldd	r25, Y+24	; 0x18
    18fe:	20 e0       	ldi	r18, 0x00	; 0
    1900:	3f ef       	ldi	r19, 0xFF	; 255
    1902:	4f e7       	ldi	r20, 0x7F	; 127
    1904:	57 e4       	ldi	r21, 0x47	; 71
    1906:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    190a:	18 16       	cp	r1, r24
    190c:	4c f5       	brge	.+82     	; 0x1960 <lcd_wr_command+0x124>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    190e:	69 8d       	ldd	r22, Y+25	; 0x19
    1910:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1912:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1914:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	40 e2       	ldi	r20, 0x20	; 32
    191c:	51 e4       	ldi	r21, 0x41	; 65
    191e:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1922:	dc 01       	movw	r26, r24
    1924:	cb 01       	movw	r24, r22
    1926:	bc 01       	movw	r22, r24
    1928:	cd 01       	movw	r24, r26
    192a:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    192e:	dc 01       	movw	r26, r24
    1930:	cb 01       	movw	r24, r22
    1932:	9c 8b       	std	Y+20, r25	; 0x14
    1934:	8b 8b       	std	Y+19, r24	; 0x13
    1936:	0f c0       	rjmp	.+30     	; 0x1956 <lcd_wr_command+0x11a>
    1938:	80 e7       	ldi	r24, 0x70	; 112
    193a:	91 e0       	ldi	r25, 0x01	; 1
    193c:	9a 8b       	std	Y+18, r25	; 0x12
    193e:	89 8b       	std	Y+17, r24	; 0x11
    1940:	89 89       	ldd	r24, Y+17	; 0x11
    1942:	9a 89       	ldd	r25, Y+18	; 0x12
    1944:	01 97       	sbiw	r24, 0x01	; 1
    1946:	f1 f7       	brne	.-4      	; 0x1944 <lcd_wr_command+0x108>
    1948:	9a 8b       	std	Y+18, r25	; 0x12
    194a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    194c:	8b 89       	ldd	r24, Y+19	; 0x13
    194e:	9c 89       	ldd	r25, Y+20	; 0x14
    1950:	01 97       	sbiw	r24, 0x01	; 1
    1952:	9c 8b       	std	Y+20, r25	; 0x14
    1954:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1956:	8b 89       	ldd	r24, Y+19	; 0x13
    1958:	9c 89       	ldd	r25, Y+20	; 0x14
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	69 f7       	brne	.-38     	; 0x1938 <lcd_wr_command+0xfc>
    195e:	14 c0       	rjmp	.+40     	; 0x1988 <lcd_wr_command+0x14c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1960:	6d 89       	ldd	r22, Y+21	; 0x15
    1962:	7e 89       	ldd	r23, Y+22	; 0x16
    1964:	8f 89       	ldd	r24, Y+23	; 0x17
    1966:	98 8d       	ldd	r25, Y+24	; 0x18
    1968:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    196c:	dc 01       	movw	r26, r24
    196e:	cb 01       	movw	r24, r22
    1970:	9c 8b       	std	Y+20, r25	; 0x14
    1972:	8b 8b       	std	Y+19, r24	; 0x13
    1974:	8b 89       	ldd	r24, Y+19	; 0x13
    1976:	9c 89       	ldd	r25, Y+20	; 0x14
    1978:	98 8b       	std	Y+16, r25	; 0x10
    197a:	8f 87       	std	Y+15, r24	; 0x0f
    197c:	8f 85       	ldd	r24, Y+15	; 0x0f
    197e:	98 89       	ldd	r25, Y+16	; 0x10
    1980:	01 97       	sbiw	r24, 0x01	; 1
    1982:	f1 f7       	brne	.-4      	; 0x1980 <lcd_wr_command+0x144>
    1984:	98 8b       	std	Y+16, r25	; 0x10
    1986:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	cbit(lcd_port,EN);
    1988:	a8 e2       	ldi	r26, 0x28	; 40
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	e8 e2       	ldi	r30, 0x28	; 40
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	8b 7f       	andi	r24, 0xFB	; 251
    1994:	8c 93       	st	X, r24

	cmd = cmd & 0x0F;
    1996:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1998:	8f 70       	andi	r24, 0x0F	; 15
    199a:	8e 8f       	std	Y+30, r24	; 0x1e
	cmd = cmd<<4;
    199c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    199e:	82 95       	swap	r24
    19a0:	80 7f       	andi	r24, 0xF0	; 240
    19a2:	8e 8f       	std	Y+30, r24	; 0x1e
	lcd_port &= 0x0F;
    19a4:	a8 e2       	ldi	r26, 0x28	; 40
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	e8 e2       	ldi	r30, 0x28	; 40
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	8f 70       	andi	r24, 0x0F	; 15
    19b0:	8c 93       	st	X, r24
	lcd_port |= cmd;
    19b2:	a8 e2       	ldi	r26, 0x28	; 40
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	e8 e2       	ldi	r30, 0x28	; 40
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	90 81       	ld	r25, Z
    19bc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    19be:	89 2b       	or	r24, r25
    19c0:	8c 93       	st	X, r24
	cbit(lcd_port,RS);
    19c2:	a8 e2       	ldi	r26, 0x28	; 40
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	e8 e2       	ldi	r30, 0x28	; 40
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	8e 7f       	andi	r24, 0xFE	; 254
    19ce:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
    19d0:	a8 e2       	ldi	r26, 0x28	; 40
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	e8 e2       	ldi	r30, 0x28	; 40
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	80 81       	ld	r24, Z
    19da:	8d 7f       	andi	r24, 0xFD	; 253
    19dc:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
    19de:	a8 e2       	ldi	r26, 0x28	; 40
    19e0:	b0 e0       	ldi	r27, 0x00	; 0
    19e2:	e8 e2       	ldi	r30, 0x28	; 40
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 81       	ld	r24, Z
    19e8:	84 60       	ori	r24, 0x04	; 4
    19ea:	8c 93       	st	X, r24
    19ec:	80 e0       	ldi	r24, 0x00	; 0
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	a0 ea       	ldi	r26, 0xA0	; 160
    19f2:	b0 e4       	ldi	r27, 0x40	; 64
    19f4:	8b 87       	std	Y+11, r24	; 0x0b
    19f6:	9c 87       	std	Y+12, r25	; 0x0c
    19f8:	ad 87       	std	Y+13, r26	; 0x0d
    19fa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    19fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a00:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a02:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a04:	26 e6       	ldi	r18, 0x66	; 102
    1a06:	36 e6       	ldi	r19, 0x66	; 102
    1a08:	46 e6       	ldi	r20, 0x66	; 102
    1a0a:	55 e4       	ldi	r21, 0x45	; 69
    1a0c:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1a10:	dc 01       	movw	r26, r24
    1a12:	cb 01       	movw	r24, r22
    1a14:	8f 83       	std	Y+7, r24	; 0x07
    1a16:	98 87       	std	Y+8, r25	; 0x08
    1a18:	a9 87       	std	Y+9, r26	; 0x09
    1a1a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a1c:	6f 81       	ldd	r22, Y+7	; 0x07
    1a1e:	78 85       	ldd	r23, Y+8	; 0x08
    1a20:	89 85       	ldd	r24, Y+9	; 0x09
    1a22:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a24:	20 e0       	ldi	r18, 0x00	; 0
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	40 e8       	ldi	r20, 0x80	; 128
    1a2a:	5f e3       	ldi	r21, 0x3F	; 63
    1a2c:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1a30:	88 23       	and	r24, r24
    1a32:	2c f4       	brge	.+10     	; 0x1a3e <lcd_wr_command+0x202>
		__ticks = 1;
    1a34:	81 e0       	ldi	r24, 0x01	; 1
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	9e 83       	std	Y+6, r25	; 0x06
    1a3a:	8d 83       	std	Y+5, r24	; 0x05
    1a3c:	3f c0       	rjmp	.+126    	; 0x1abc <lcd_wr_command+0x280>
	else if (__tmp > 65535)
    1a3e:	6f 81       	ldd	r22, Y+7	; 0x07
    1a40:	78 85       	ldd	r23, Y+8	; 0x08
    1a42:	89 85       	ldd	r24, Y+9	; 0x09
    1a44:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a46:	20 e0       	ldi	r18, 0x00	; 0
    1a48:	3f ef       	ldi	r19, 0xFF	; 255
    1a4a:	4f e7       	ldi	r20, 0x7F	; 127
    1a4c:	57 e4       	ldi	r21, 0x47	; 71
    1a4e:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1a52:	18 16       	cp	r1, r24
    1a54:	4c f5       	brge	.+82     	; 0x1aa8 <lcd_wr_command+0x26c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a56:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a58:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a5a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a5c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a5e:	20 e0       	ldi	r18, 0x00	; 0
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	40 e2       	ldi	r20, 0x20	; 32
    1a64:	51 e4       	ldi	r21, 0x41	; 65
    1a66:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1a6a:	dc 01       	movw	r26, r24
    1a6c:	cb 01       	movw	r24, r22
    1a6e:	bc 01       	movw	r22, r24
    1a70:	cd 01       	movw	r24, r26
    1a72:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1a76:	dc 01       	movw	r26, r24
    1a78:	cb 01       	movw	r24, r22
    1a7a:	9e 83       	std	Y+6, r25	; 0x06
    1a7c:	8d 83       	std	Y+5, r24	; 0x05
    1a7e:	0f c0       	rjmp	.+30     	; 0x1a9e <lcd_wr_command+0x262>
    1a80:	80 e7       	ldi	r24, 0x70	; 112
    1a82:	91 e0       	ldi	r25, 0x01	; 1
    1a84:	9c 83       	std	Y+4, r25	; 0x04
    1a86:	8b 83       	std	Y+3, r24	; 0x03
    1a88:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a8c:	01 97       	sbiw	r24, 0x01	; 1
    1a8e:	f1 f7       	brne	.-4      	; 0x1a8c <lcd_wr_command+0x250>
    1a90:	9c 83       	std	Y+4, r25	; 0x04
    1a92:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a94:	8d 81       	ldd	r24, Y+5	; 0x05
    1a96:	9e 81       	ldd	r25, Y+6	; 0x06
    1a98:	01 97       	sbiw	r24, 0x01	; 1
    1a9a:	9e 83       	std	Y+6, r25	; 0x06
    1a9c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a9e:	8d 81       	ldd	r24, Y+5	; 0x05
    1aa0:	9e 81       	ldd	r25, Y+6	; 0x06
    1aa2:	00 97       	sbiw	r24, 0x00	; 0
    1aa4:	69 f7       	brne	.-38     	; 0x1a80 <lcd_wr_command+0x244>
    1aa6:	14 c0       	rjmp	.+40     	; 0x1ad0 <lcd_wr_command+0x294>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1aa8:	6f 81       	ldd	r22, Y+7	; 0x07
    1aaa:	78 85       	ldd	r23, Y+8	; 0x08
    1aac:	89 85       	ldd	r24, Y+9	; 0x09
    1aae:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ab0:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1ab4:	dc 01       	movw	r26, r24
    1ab6:	cb 01       	movw	r24, r22
    1ab8:	9e 83       	std	Y+6, r25	; 0x06
    1aba:	8d 83       	std	Y+5, r24	; 0x05
    1abc:	8d 81       	ldd	r24, Y+5	; 0x05
    1abe:	9e 81       	ldd	r25, Y+6	; 0x06
    1ac0:	9a 83       	std	Y+2, r25	; 0x02
    1ac2:	89 83       	std	Y+1, r24	; 0x01
    1ac4:	89 81       	ldd	r24, Y+1	; 0x01
    1ac6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ac8:	01 97       	sbiw	r24, 0x01	; 1
    1aca:	f1 f7       	brne	.-4      	; 0x1ac8 <lcd_wr_command+0x28c>
    1acc:	9a 83       	std	Y+2, r25	; 0x02
    1ace:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	cbit(lcd_port,EN);
    1ad0:	a8 e2       	ldi	r26, 0x28	; 40
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	e8 e2       	ldi	r30, 0x28	; 40
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	80 81       	ld	r24, Z
    1ada:	8b 7f       	andi	r24, 0xFB	; 251
    1adc:	8c 93       	st	X, r24
}
    1ade:	6e 96       	adiw	r28, 0x1e	; 30
    1ae0:	0f b6       	in	r0, 0x3f	; 63
    1ae2:	f8 94       	cli
    1ae4:	de bf       	out	0x3e, r29	; 62
    1ae6:	0f be       	out	0x3f, r0	; 63
    1ae8:	cd bf       	out	0x3d, r28	; 61
    1aea:	cf 91       	pop	r28
    1aec:	df 91       	pop	r29
    1aee:	08 95       	ret

00001af0 <lcd_wr_char>:

//Function to Write Data on LCD
void lcd_wr_char(char letter)
{
    1af0:	df 93       	push	r29
    1af2:	cf 93       	push	r28
    1af4:	cd b7       	in	r28, 0x3d	; 61
    1af6:	de b7       	in	r29, 0x3e	; 62
    1af8:	6e 97       	sbiw	r28, 0x1e	; 30
    1afa:	0f b6       	in	r0, 0x3f	; 63
    1afc:	f8 94       	cli
    1afe:	de bf       	out	0x3e, r29	; 62
    1b00:	0f be       	out	0x3f, r0	; 63
    1b02:	cd bf       	out	0x3d, r28	; 61
    1b04:	8e 8f       	std	Y+30, r24	; 0x1e
	char temp;
	temp = letter;
    1b06:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1b08:	8d 8f       	std	Y+29, r24	; 0x1d
	temp = (temp & 0xF0);
    1b0a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b0c:	80 7f       	andi	r24, 0xF0	; 240
    1b0e:	8d 8f       	std	Y+29, r24	; 0x1d
	lcd_port &= 0x0F;
    1b10:	a8 e2       	ldi	r26, 0x28	; 40
    1b12:	b0 e0       	ldi	r27, 0x00	; 0
    1b14:	e8 e2       	ldi	r30, 0x28	; 40
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	80 81       	ld	r24, Z
    1b1a:	8f 70       	andi	r24, 0x0F	; 15
    1b1c:	8c 93       	st	X, r24
	lcd_port |= temp;
    1b1e:	a8 e2       	ldi	r26, 0x28	; 40
    1b20:	b0 e0       	ldi	r27, 0x00	; 0
    1b22:	e8 e2       	ldi	r30, 0x28	; 40
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	80 81       	ld	r24, Z
    1b28:	98 2f       	mov	r25, r24
    1b2a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b2c:	89 2b       	or	r24, r25
    1b2e:	8c 93       	st	X, r24
	sbit(lcd_port,RS);
    1b30:	a8 e2       	ldi	r26, 0x28	; 40
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	e8 e2       	ldi	r30, 0x28	; 40
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	80 81       	ld	r24, Z
    1b3a:	81 60       	ori	r24, 0x01	; 1
    1b3c:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
    1b3e:	a8 e2       	ldi	r26, 0x28	; 40
    1b40:	b0 e0       	ldi	r27, 0x00	; 0
    1b42:	e8 e2       	ldi	r30, 0x28	; 40
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	80 81       	ld	r24, Z
    1b48:	8d 7f       	andi	r24, 0xFD	; 253
    1b4a:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
    1b4c:	a8 e2       	ldi	r26, 0x28	; 40
    1b4e:	b0 e0       	ldi	r27, 0x00	; 0
    1b50:	e8 e2       	ldi	r30, 0x28	; 40
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	80 81       	ld	r24, Z
    1b56:	84 60       	ori	r24, 0x04	; 4
    1b58:	8c 93       	st	X, r24
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	a0 ea       	ldi	r26, 0xA0	; 160
    1b60:	b0 e4       	ldi	r27, 0x40	; 64
    1b62:	89 8f       	std	Y+25, r24	; 0x19
    1b64:	9a 8f       	std	Y+26, r25	; 0x1a
    1b66:	ab 8f       	std	Y+27, r26	; 0x1b
    1b68:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b6a:	69 8d       	ldd	r22, Y+25	; 0x19
    1b6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b72:	26 e6       	ldi	r18, 0x66	; 102
    1b74:	36 e6       	ldi	r19, 0x66	; 102
    1b76:	46 e6       	ldi	r20, 0x66	; 102
    1b78:	55 e4       	ldi	r21, 0x45	; 69
    1b7a:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1b7e:	dc 01       	movw	r26, r24
    1b80:	cb 01       	movw	r24, r22
    1b82:	8d 8b       	std	Y+21, r24	; 0x15
    1b84:	9e 8b       	std	Y+22, r25	; 0x16
    1b86:	af 8b       	std	Y+23, r26	; 0x17
    1b88:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b8a:	6d 89       	ldd	r22, Y+21	; 0x15
    1b8c:	7e 89       	ldd	r23, Y+22	; 0x16
    1b8e:	8f 89       	ldd	r24, Y+23	; 0x17
    1b90:	98 8d       	ldd	r25, Y+24	; 0x18
    1b92:	20 e0       	ldi	r18, 0x00	; 0
    1b94:	30 e0       	ldi	r19, 0x00	; 0
    1b96:	40 e8       	ldi	r20, 0x80	; 128
    1b98:	5f e3       	ldi	r21, 0x3F	; 63
    1b9a:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1b9e:	88 23       	and	r24, r24
    1ba0:	2c f4       	brge	.+10     	; 0x1bac <lcd_wr_char+0xbc>
		__ticks = 1;
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	9c 8b       	std	Y+20, r25	; 0x14
    1ba8:	8b 8b       	std	Y+19, r24	; 0x13
    1baa:	3f c0       	rjmp	.+126    	; 0x1c2a <lcd_wr_char+0x13a>
	else if (__tmp > 65535)
    1bac:	6d 89       	ldd	r22, Y+21	; 0x15
    1bae:	7e 89       	ldd	r23, Y+22	; 0x16
    1bb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1bb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1bb4:	20 e0       	ldi	r18, 0x00	; 0
    1bb6:	3f ef       	ldi	r19, 0xFF	; 255
    1bb8:	4f e7       	ldi	r20, 0x7F	; 127
    1bba:	57 e4       	ldi	r21, 0x47	; 71
    1bbc:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1bc0:	18 16       	cp	r1, r24
    1bc2:	4c f5       	brge	.+82     	; 0x1c16 <lcd_wr_char+0x126>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bc4:	69 8d       	ldd	r22, Y+25	; 0x19
    1bc6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bc8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bcc:	20 e0       	ldi	r18, 0x00	; 0
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	40 e2       	ldi	r20, 0x20	; 32
    1bd2:	51 e4       	ldi	r21, 0x41	; 65
    1bd4:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	bc 01       	movw	r22, r24
    1bde:	cd 01       	movw	r24, r26
    1be0:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1be4:	dc 01       	movw	r26, r24
    1be6:	cb 01       	movw	r24, r22
    1be8:	9c 8b       	std	Y+20, r25	; 0x14
    1bea:	8b 8b       	std	Y+19, r24	; 0x13
    1bec:	0f c0       	rjmp	.+30     	; 0x1c0c <lcd_wr_char+0x11c>
    1bee:	80 e7       	ldi	r24, 0x70	; 112
    1bf0:	91 e0       	ldi	r25, 0x01	; 1
    1bf2:	9a 8b       	std	Y+18, r25	; 0x12
    1bf4:	89 8b       	std	Y+17, r24	; 0x11
    1bf6:	89 89       	ldd	r24, Y+17	; 0x11
    1bf8:	9a 89       	ldd	r25, Y+18	; 0x12
    1bfa:	01 97       	sbiw	r24, 0x01	; 1
    1bfc:	f1 f7       	brne	.-4      	; 0x1bfa <lcd_wr_char+0x10a>
    1bfe:	9a 8b       	std	Y+18, r25	; 0x12
    1c00:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c02:	8b 89       	ldd	r24, Y+19	; 0x13
    1c04:	9c 89       	ldd	r25, Y+20	; 0x14
    1c06:	01 97       	sbiw	r24, 0x01	; 1
    1c08:	9c 8b       	std	Y+20, r25	; 0x14
    1c0a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c0c:	8b 89       	ldd	r24, Y+19	; 0x13
    1c0e:	9c 89       	ldd	r25, Y+20	; 0x14
    1c10:	00 97       	sbiw	r24, 0x00	; 0
    1c12:	69 f7       	brne	.-38     	; 0x1bee <lcd_wr_char+0xfe>
    1c14:	14 c0       	rjmp	.+40     	; 0x1c3e <lcd_wr_char+0x14e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c16:	6d 89       	ldd	r22, Y+21	; 0x15
    1c18:	7e 89       	ldd	r23, Y+22	; 0x16
    1c1a:	8f 89       	ldd	r24, Y+23	; 0x17
    1c1c:	98 8d       	ldd	r25, Y+24	; 0x18
    1c1e:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1c22:	dc 01       	movw	r26, r24
    1c24:	cb 01       	movw	r24, r22
    1c26:	9c 8b       	std	Y+20, r25	; 0x14
    1c28:	8b 8b       	std	Y+19, r24	; 0x13
    1c2a:	8b 89       	ldd	r24, Y+19	; 0x13
    1c2c:	9c 89       	ldd	r25, Y+20	; 0x14
    1c2e:	98 8b       	std	Y+16, r25	; 0x10
    1c30:	8f 87       	std	Y+15, r24	; 0x0f
    1c32:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c34:	98 89       	ldd	r25, Y+16	; 0x10
    1c36:	01 97       	sbiw	r24, 0x01	; 1
    1c38:	f1 f7       	brne	.-4      	; 0x1c36 <lcd_wr_char+0x146>
    1c3a:	98 8b       	std	Y+16, r25	; 0x10
    1c3c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	cbit(lcd_port,EN);
    1c3e:	a8 e2       	ldi	r26, 0x28	; 40
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e8 e2       	ldi	r30, 0x28	; 40
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	8b 7f       	andi	r24, 0xFB	; 251
    1c4a:	8c 93       	st	X, r24

	letter = letter & 0x0F;
    1c4c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1c4e:	8f 70       	andi	r24, 0x0F	; 15
    1c50:	8e 8f       	std	Y+30, r24	; 0x1e
	letter = letter<<4;
    1c52:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1c54:	99 27       	eor	r25, r25
    1c56:	87 fd       	sbrc	r24, 7
    1c58:	90 95       	com	r25
    1c5a:	82 95       	swap	r24
    1c5c:	92 95       	swap	r25
    1c5e:	90 7f       	andi	r25, 0xF0	; 240
    1c60:	98 27       	eor	r25, r24
    1c62:	80 7f       	andi	r24, 0xF0	; 240
    1c64:	98 27       	eor	r25, r24
    1c66:	8e 8f       	std	Y+30, r24	; 0x1e
	lcd_port &= 0x0F;
    1c68:	a8 e2       	ldi	r26, 0x28	; 40
    1c6a:	b0 e0       	ldi	r27, 0x00	; 0
    1c6c:	e8 e2       	ldi	r30, 0x28	; 40
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	8f 70       	andi	r24, 0x0F	; 15
    1c74:	8c 93       	st	X, r24
	lcd_port |= letter;
    1c76:	a8 e2       	ldi	r26, 0x28	; 40
    1c78:	b0 e0       	ldi	r27, 0x00	; 0
    1c7a:	e8 e2       	ldi	r30, 0x28	; 40
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	80 81       	ld	r24, Z
    1c80:	98 2f       	mov	r25, r24
    1c82:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1c84:	89 2b       	or	r24, r25
    1c86:	8c 93       	st	X, r24
	sbit(lcd_port,RS);
    1c88:	a8 e2       	ldi	r26, 0x28	; 40
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	e8 e2       	ldi	r30, 0x28	; 40
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	81 60       	ori	r24, 0x01	; 1
    1c94:	8c 93       	st	X, r24
	cbit(lcd_port,RW);
    1c96:	a8 e2       	ldi	r26, 0x28	; 40
    1c98:	b0 e0       	ldi	r27, 0x00	; 0
    1c9a:	e8 e2       	ldi	r30, 0x28	; 40
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	8d 7f       	andi	r24, 0xFD	; 253
    1ca2:	8c 93       	st	X, r24
	sbit(lcd_port,EN);
    1ca4:	a8 e2       	ldi	r26, 0x28	; 40
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e8 e2       	ldi	r30, 0x28	; 40
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	84 60       	ori	r24, 0x04	; 4
    1cb0:	8c 93       	st	X, r24
    1cb2:	80 e0       	ldi	r24, 0x00	; 0
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	a0 ea       	ldi	r26, 0xA0	; 160
    1cb8:	b0 e4       	ldi	r27, 0x40	; 64
    1cba:	8b 87       	std	Y+11, r24	; 0x0b
    1cbc:	9c 87       	std	Y+12, r25	; 0x0c
    1cbe:	ad 87       	std	Y+13, r26	; 0x0d
    1cc0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cc2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cc4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cca:	26 e6       	ldi	r18, 0x66	; 102
    1ccc:	36 e6       	ldi	r19, 0x66	; 102
    1cce:	46 e6       	ldi	r20, 0x66	; 102
    1cd0:	55 e4       	ldi	r21, 0x45	; 69
    1cd2:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1cd6:	dc 01       	movw	r26, r24
    1cd8:	cb 01       	movw	r24, r22
    1cda:	8f 83       	std	Y+7, r24	; 0x07
    1cdc:	98 87       	std	Y+8, r25	; 0x08
    1cde:	a9 87       	std	Y+9, r26	; 0x09
    1ce0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ce2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ce4:	78 85       	ldd	r23, Y+8	; 0x08
    1ce6:	89 85       	ldd	r24, Y+9	; 0x09
    1ce8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cea:	20 e0       	ldi	r18, 0x00	; 0
    1cec:	30 e0       	ldi	r19, 0x00	; 0
    1cee:	40 e8       	ldi	r20, 0x80	; 128
    1cf0:	5f e3       	ldi	r21, 0x3F	; 63
    1cf2:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    1cf6:	88 23       	and	r24, r24
    1cf8:	2c f4       	brge	.+10     	; 0x1d04 <lcd_wr_char+0x214>
		__ticks = 1;
    1cfa:	81 e0       	ldi	r24, 0x01	; 1
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	9e 83       	std	Y+6, r25	; 0x06
    1d00:	8d 83       	std	Y+5, r24	; 0x05
    1d02:	3f c0       	rjmp	.+126    	; 0x1d82 <lcd_wr_char+0x292>
	else if (__tmp > 65535)
    1d04:	6f 81       	ldd	r22, Y+7	; 0x07
    1d06:	78 85       	ldd	r23, Y+8	; 0x08
    1d08:	89 85       	ldd	r24, Y+9	; 0x09
    1d0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d0c:	20 e0       	ldi	r18, 0x00	; 0
    1d0e:	3f ef       	ldi	r19, 0xFF	; 255
    1d10:	4f e7       	ldi	r20, 0x7F	; 127
    1d12:	57 e4       	ldi	r21, 0x47	; 71
    1d14:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    1d18:	18 16       	cp	r1, r24
    1d1a:	4c f5       	brge	.+82     	; 0x1d6e <lcd_wr_char+0x27e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d20:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d22:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d24:	20 e0       	ldi	r18, 0x00	; 0
    1d26:	30 e0       	ldi	r19, 0x00	; 0
    1d28:	40 e2       	ldi	r20, 0x20	; 32
    1d2a:	51 e4       	ldi	r21, 0x41	; 65
    1d2c:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    1d30:	dc 01       	movw	r26, r24
    1d32:	cb 01       	movw	r24, r22
    1d34:	bc 01       	movw	r22, r24
    1d36:	cd 01       	movw	r24, r26
    1d38:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	9e 83       	std	Y+6, r25	; 0x06
    1d42:	8d 83       	std	Y+5, r24	; 0x05
    1d44:	0f c0       	rjmp	.+30     	; 0x1d64 <lcd_wr_char+0x274>
    1d46:	80 e7       	ldi	r24, 0x70	; 112
    1d48:	91 e0       	ldi	r25, 0x01	; 1
    1d4a:	9c 83       	std	Y+4, r25	; 0x04
    1d4c:	8b 83       	std	Y+3, r24	; 0x03
    1d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d50:	9c 81       	ldd	r25, Y+4	; 0x04
    1d52:	01 97       	sbiw	r24, 0x01	; 1
    1d54:	f1 f7       	brne	.-4      	; 0x1d52 <lcd_wr_char+0x262>
    1d56:	9c 83       	std	Y+4, r25	; 0x04
    1d58:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d5e:	01 97       	sbiw	r24, 0x01	; 1
    1d60:	9e 83       	std	Y+6, r25	; 0x06
    1d62:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d64:	8d 81       	ldd	r24, Y+5	; 0x05
    1d66:	9e 81       	ldd	r25, Y+6	; 0x06
    1d68:	00 97       	sbiw	r24, 0x00	; 0
    1d6a:	69 f7       	brne	.-38     	; 0x1d46 <lcd_wr_char+0x256>
    1d6c:	14 c0       	rjmp	.+40     	; 0x1d96 <lcd_wr_char+0x2a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d6e:	6f 81       	ldd	r22, Y+7	; 0x07
    1d70:	78 85       	ldd	r23, Y+8	; 0x08
    1d72:	89 85       	ldd	r24, Y+9	; 0x09
    1d74:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d76:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    1d7a:	dc 01       	movw	r26, r24
    1d7c:	cb 01       	movw	r24, r22
    1d7e:	9e 83       	std	Y+6, r25	; 0x06
    1d80:	8d 83       	std	Y+5, r24	; 0x05
    1d82:	8d 81       	ldd	r24, Y+5	; 0x05
    1d84:	9e 81       	ldd	r25, Y+6	; 0x06
    1d86:	9a 83       	std	Y+2, r25	; 0x02
    1d88:	89 83       	std	Y+1, r24	; 0x01
    1d8a:	89 81       	ldd	r24, Y+1	; 0x01
    1d8c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d8e:	01 97       	sbiw	r24, 0x01	; 1
    1d90:	f1 f7       	brne	.-4      	; 0x1d8e <lcd_wr_char+0x29e>
    1d92:	9a 83       	std	Y+2, r25	; 0x02
    1d94:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	cbit(lcd_port,EN);
    1d96:	a8 e2       	ldi	r26, 0x28	; 40
    1d98:	b0 e0       	ldi	r27, 0x00	; 0
    1d9a:	e8 e2       	ldi	r30, 0x28	; 40
    1d9c:	f0 e0       	ldi	r31, 0x00	; 0
    1d9e:	80 81       	ld	r24, Z
    1da0:	8b 7f       	andi	r24, 0xFB	; 251
    1da2:	8c 93       	st	X, r24
}
    1da4:	6e 96       	adiw	r28, 0x1e	; 30
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	f8 94       	cli
    1daa:	de bf       	out	0x3e, r29	; 62
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	cd bf       	out	0x3d, r28	; 61
    1db0:	cf 91       	pop	r28
    1db2:	df 91       	pop	r29
    1db4:	08 95       	ret

00001db6 <lcd_home>:


//Function to bring cursor at home position
void lcd_home()
{
    1db6:	df 93       	push	r29
    1db8:	cf 93       	push	r28
    1dba:	cd b7       	in	r28, 0x3d	; 61
    1dbc:	de b7       	in	r29, 0x3e	; 62
	lcd_wr_command(0x80);
    1dbe:	80 e8       	ldi	r24, 0x80	; 128
    1dc0:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
}
    1dc4:	cf 91       	pop	r28
    1dc6:	df 91       	pop	r29
    1dc8:	08 95       	ret

00001dca <lcd_string>:


//Function to Print String on LCD
void lcd_string(char *str)
{
    1dca:	df 93       	push	r29
    1dcc:	cf 93       	push	r28
    1dce:	0f 92       	push	r0
    1dd0:	0f 92       	push	r0
    1dd2:	cd b7       	in	r28, 0x3d	; 61
    1dd4:	de b7       	in	r29, 0x3e	; 62
    1dd6:	9a 83       	std	Y+2, r25	; 0x02
    1dd8:	89 83       	std	Y+1, r24	; 0x01
    1dda:	0a c0       	rjmp	.+20     	; 0x1df0 <lcd_string+0x26>
	while(*str != '\0')
	{
		lcd_wr_char(*str);
    1ddc:	e9 81       	ldd	r30, Y+1	; 0x01
    1dde:	fa 81       	ldd	r31, Y+2	; 0x02
    1de0:	80 81       	ld	r24, Z
    1de2:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
		str++;
    1de6:	89 81       	ldd	r24, Y+1	; 0x01
    1de8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dea:	01 96       	adiw	r24, 0x01	; 1
    1dec:	9a 83       	std	Y+2, r25	; 0x02
    1dee:	89 83       	std	Y+1, r24	; 0x01


//Function to Print String on LCD
void lcd_string(char *str)
{
	while(*str != '\0')
    1df0:	e9 81       	ldd	r30, Y+1	; 0x01
    1df2:	fa 81       	ldd	r31, Y+2	; 0x02
    1df4:	80 81       	ld	r24, Z
    1df6:	88 23       	and	r24, r24
    1df8:	89 f7       	brne	.-30     	; 0x1ddc <lcd_string+0x12>
	{
		lcd_wr_char(*str);
		str++;
	}
}
    1dfa:	0f 90       	pop	r0
    1dfc:	0f 90       	pop	r0
    1dfe:	cf 91       	pop	r28
    1e00:	df 91       	pop	r29
    1e02:	08 95       	ret

00001e04 <lcd_cursor>:

//Position the LCD cursor at "row", "column".

void lcd_cursor (char row, char column)
{
    1e04:	df 93       	push	r29
    1e06:	cf 93       	push	r28
    1e08:	00 d0       	rcall	.+0      	; 0x1e0a <lcd_cursor+0x6>
    1e0a:	0f 92       	push	r0
    1e0c:	cd b7       	in	r28, 0x3d	; 61
    1e0e:	de b7       	in	r29, 0x3e	; 62
    1e10:	89 83       	std	Y+1, r24	; 0x01
    1e12:	6a 83       	std	Y+2, r22	; 0x02
	switch (row) {
    1e14:	89 81       	ldd	r24, Y+1	; 0x01
    1e16:	28 2f       	mov	r18, r24
    1e18:	33 27       	eor	r19, r19
    1e1a:	27 fd       	sbrc	r18, 7
    1e1c:	30 95       	com	r19
    1e1e:	3c 83       	std	Y+4, r19	; 0x04
    1e20:	2b 83       	std	Y+3, r18	; 0x03
    1e22:	8b 81       	ldd	r24, Y+3	; 0x03
    1e24:	9c 81       	ldd	r25, Y+4	; 0x04
    1e26:	82 30       	cpi	r24, 0x02	; 2
    1e28:	91 05       	cpc	r25, r1
    1e2a:	d9 f0       	breq	.+54     	; 0x1e62 <lcd_cursor+0x5e>
    1e2c:	2b 81       	ldd	r18, Y+3	; 0x03
    1e2e:	3c 81       	ldd	r19, Y+4	; 0x04
    1e30:	23 30       	cpi	r18, 0x03	; 3
    1e32:	31 05       	cpc	r19, r1
    1e34:	34 f4       	brge	.+12     	; 0x1e42 <lcd_cursor+0x3e>
    1e36:	8b 81       	ldd	r24, Y+3	; 0x03
    1e38:	9c 81       	ldd	r25, Y+4	; 0x04
    1e3a:	81 30       	cpi	r24, 0x01	; 1
    1e3c:	91 05       	cpc	r25, r1
    1e3e:	61 f0       	breq	.+24     	; 0x1e58 <lcd_cursor+0x54>
    1e40:	1e c0       	rjmp	.+60     	; 0x1e7e <lcd_cursor+0x7a>
    1e42:	2b 81       	ldd	r18, Y+3	; 0x03
    1e44:	3c 81       	ldd	r19, Y+4	; 0x04
    1e46:	23 30       	cpi	r18, 0x03	; 3
    1e48:	31 05       	cpc	r19, r1
    1e4a:	81 f0       	breq	.+32     	; 0x1e6c <lcd_cursor+0x68>
    1e4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e50:	84 30       	cpi	r24, 0x04	; 4
    1e52:	91 05       	cpc	r25, r1
    1e54:	81 f0       	breq	.+32     	; 0x1e76 <lcd_cursor+0x72>
    1e56:	13 c0       	rjmp	.+38     	; 0x1e7e <lcd_cursor+0x7a>
		case 1: lcd_wr_command (0x80 + column - 1); break;
    1e58:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5a:	81 58       	subi	r24, 0x81	; 129
    1e5c:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
    1e60:	0e c0       	rjmp	.+28     	; 0x1e7e <lcd_cursor+0x7a>
		case 2: lcd_wr_command (0xc0 + column - 1); break;
    1e62:	8a 81       	ldd	r24, Y+2	; 0x02
    1e64:	81 54       	subi	r24, 0x41	; 65
    1e66:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
    1e6a:	09 c0       	rjmp	.+18     	; 0x1e7e <lcd_cursor+0x7a>
		case 3: lcd_wr_command (0x94 + column - 1); break;
    1e6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e6e:	8d 56       	subi	r24, 0x6D	; 109
    1e70:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
    1e74:	04 c0       	rjmp	.+8      	; 0x1e7e <lcd_cursor+0x7a>
		case 4: lcd_wr_command (0xd4 + column - 1); break;
    1e76:	8a 81       	ldd	r24, Y+2	; 0x02
    1e78:	8d 52       	subi	r24, 0x2D	; 45
    1e7a:	0e 94 1e 0c 	call	0x183c	; 0x183c <lcd_wr_command>
		default: break;
	}
}
    1e7e:	0f 90       	pop	r0
    1e80:	0f 90       	pop	r0
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
    1e86:	cf 91       	pop	r28
    1e88:	df 91       	pop	r29
    1e8a:	08 95       	ret

00001e8c <lcd_print>:

//Function To Print Any input value upto the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
    1e8c:	df 93       	push	r29
    1e8e:	cf 93       	push	r28
    1e90:	cd b7       	in	r28, 0x3d	; 61
    1e92:	de b7       	in	r29, 0x3e	; 62
    1e94:	27 97       	sbiw	r28, 0x07	; 7
    1e96:	0f b6       	in	r0, 0x3f	; 63
    1e98:	f8 94       	cli
    1e9a:	de bf       	out	0x3e, r29	; 62
    1e9c:	0f be       	out	0x3f, r0	; 63
    1e9e:	cd bf       	out	0x3d, r28	; 61
    1ea0:	8a 83       	std	Y+2, r24	; 0x02
    1ea2:	6b 83       	std	Y+3, r22	; 0x03
    1ea4:	5d 83       	std	Y+5, r21	; 0x05
    1ea6:	4c 83       	std	Y+4, r20	; 0x04
    1ea8:	3f 83       	std	Y+7, r19	; 0x07
    1eaa:	2e 83       	std	Y+6, r18	; 0x06
	unsigned char flag=0;
    1eac:	19 82       	std	Y+1, r1	; 0x01
	if(row==0||coloumn==0)
    1eae:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb0:	88 23       	and	r24, r24
    1eb2:	19 f0       	breq	.+6      	; 0x1eba <lcd_print+0x2e>
    1eb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb6:	88 23       	and	r24, r24
    1eb8:	19 f4       	brne	.+6      	; 0x1ec0 <lcd_print+0x34>
	{
		lcd_home();
    1eba:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <lcd_home>
    1ebe:	04 c0       	rjmp	.+8      	; 0x1ec8 <lcd_print+0x3c>
	}
	else
	{
		lcd_cursor(row,coloumn);
    1ec0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec2:	6b 81       	ldd	r22, Y+3	; 0x03
    1ec4:	0e 94 02 0f 	call	0x1e04	; 0x1e04 <lcd_cursor>
	}
	if(digits==5 || flag==1)
    1ec8:	8e 81       	ldd	r24, Y+6	; 0x06
    1eca:	9f 81       	ldd	r25, Y+7	; 0x07
    1ecc:	85 30       	cpi	r24, 0x05	; 5
    1ece:	91 05       	cpc	r25, r1
    1ed0:	19 f0       	breq	.+6      	; 0x1ed8 <lcd_print+0x4c>
    1ed2:	89 81       	ldd	r24, Y+1	; 0x01
    1ed4:	81 30       	cpi	r24, 0x01	; 1
    1ed6:	a9 f4       	brne	.+42     	; 0x1f02 <lcd_print+0x76>
	{
		million=value/10000+48;
    1ed8:	8c 81       	ldd	r24, Y+4	; 0x04
    1eda:	9d 81       	ldd	r25, Y+5	; 0x05
    1edc:	20 e1       	ldi	r18, 0x10	; 16
    1ede:	37 e2       	ldi	r19, 0x27	; 39
    1ee0:	b9 01       	movw	r22, r18
    1ee2:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1ee6:	cb 01       	movw	r24, r22
    1ee8:	c0 96       	adiw	r24, 0x30	; 48
    1eea:	90 93 17 03 	sts	0x0317, r25
    1eee:	80 93 16 03 	sts	0x0316, r24
		lcd_wr_char(million);
    1ef2:	80 91 16 03 	lds	r24, 0x0316
    1ef6:	90 91 17 03 	lds	r25, 0x0317
    1efa:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
		flag=1;
    1efe:	81 e0       	ldi	r24, 0x01	; 1
    1f00:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==4 || flag==1)
    1f02:	8e 81       	ldd	r24, Y+6	; 0x06
    1f04:	9f 81       	ldd	r25, Y+7	; 0x07
    1f06:	84 30       	cpi	r24, 0x04	; 4
    1f08:	91 05       	cpc	r25, r1
    1f0a:	19 f0       	breq	.+6      	; 0x1f12 <lcd_print+0x86>
    1f0c:	89 81       	ldd	r24, Y+1	; 0x01
    1f0e:	81 30       	cpi	r24, 0x01	; 1
    1f10:	11 f5       	brne	.+68     	; 0x1f56 <lcd_print+0xca>
	{
		temp = value/1000;
    1f12:	8c 81       	ldd	r24, Y+4	; 0x04
    1f14:	9d 81       	ldd	r25, Y+5	; 0x05
    1f16:	28 ee       	ldi	r18, 0xE8	; 232
    1f18:	33 e0       	ldi	r19, 0x03	; 3
    1f1a:	b9 01       	movw	r22, r18
    1f1c:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1f20:	cb 01       	movw	r24, r22
    1f22:	90 93 19 03 	sts	0x0319, r25
    1f26:	80 93 18 03 	sts	0x0318, r24
		thousand = temp%10 + 48;
    1f2a:	80 91 18 03 	lds	r24, 0x0318
    1f2e:	90 91 19 03 	lds	r25, 0x0319
    1f32:	2a e0       	ldi	r18, 0x0A	; 10
    1f34:	30 e0       	ldi	r19, 0x00	; 0
    1f36:	b9 01       	movw	r22, r18
    1f38:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1f3c:	c0 96       	adiw	r24, 0x30	; 48
    1f3e:	90 93 21 03 	sts	0x0321, r25
    1f42:	80 93 20 03 	sts	0x0320, r24
		lcd_wr_char(thousand);
    1f46:	80 91 20 03 	lds	r24, 0x0320
    1f4a:	90 91 21 03 	lds	r25, 0x0321
    1f4e:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
		flag=1;
    1f52:	81 e0       	ldi	r24, 0x01	; 1
    1f54:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==3 || flag==1)
    1f56:	8e 81       	ldd	r24, Y+6	; 0x06
    1f58:	9f 81       	ldd	r25, Y+7	; 0x07
    1f5a:	83 30       	cpi	r24, 0x03	; 3
    1f5c:	91 05       	cpc	r25, r1
    1f5e:	19 f0       	breq	.+6      	; 0x1f66 <lcd_print+0xda>
    1f60:	89 81       	ldd	r24, Y+1	; 0x01
    1f62:	81 30       	cpi	r24, 0x01	; 1
    1f64:	11 f5       	brne	.+68     	; 0x1faa <lcd_print+0x11e>
	{
		temp = value/100;
    1f66:	8c 81       	ldd	r24, Y+4	; 0x04
    1f68:	9d 81       	ldd	r25, Y+5	; 0x05
    1f6a:	24 e6       	ldi	r18, 0x64	; 100
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	b9 01       	movw	r22, r18
    1f70:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1f74:	cb 01       	movw	r24, r22
    1f76:	90 93 19 03 	sts	0x0319, r25
    1f7a:	80 93 18 03 	sts	0x0318, r24
		hundred = temp%10 + 48;
    1f7e:	80 91 18 03 	lds	r24, 0x0318
    1f82:	90 91 19 03 	lds	r25, 0x0319
    1f86:	2a e0       	ldi	r18, 0x0A	; 10
    1f88:	30 e0       	ldi	r19, 0x00	; 0
    1f8a:	b9 01       	movw	r22, r18
    1f8c:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1f90:	c0 96       	adiw	r24, 0x30	; 48
    1f92:	90 93 1d 03 	sts	0x031D, r25
    1f96:	80 93 1c 03 	sts	0x031C, r24
		lcd_wr_char(hundred);
    1f9a:	80 91 1c 03 	lds	r24, 0x031C
    1f9e:	90 91 1d 03 	lds	r25, 0x031D
    1fa2:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
		flag=1;
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==2 || flag==1)
    1faa:	8e 81       	ldd	r24, Y+6	; 0x06
    1fac:	9f 81       	ldd	r25, Y+7	; 0x07
    1fae:	82 30       	cpi	r24, 0x02	; 2
    1fb0:	91 05       	cpc	r25, r1
    1fb2:	19 f0       	breq	.+6      	; 0x1fba <lcd_print+0x12e>
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	81 30       	cpi	r24, 0x01	; 1
    1fb8:	11 f5       	brne	.+68     	; 0x1ffe <lcd_print+0x172>
	{
		temp = value/10;
    1fba:	8c 81       	ldd	r24, Y+4	; 0x04
    1fbc:	9d 81       	ldd	r25, Y+5	; 0x05
    1fbe:	2a e0       	ldi	r18, 0x0A	; 10
    1fc0:	30 e0       	ldi	r19, 0x00	; 0
    1fc2:	b9 01       	movw	r22, r18
    1fc4:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1fc8:	cb 01       	movw	r24, r22
    1fca:	90 93 19 03 	sts	0x0319, r25
    1fce:	80 93 18 03 	sts	0x0318, r24
		tens = temp%10 + 48;
    1fd2:	80 91 18 03 	lds	r24, 0x0318
    1fd6:	90 91 19 03 	lds	r25, 0x0319
    1fda:	2a e0       	ldi	r18, 0x0A	; 10
    1fdc:	30 e0       	ldi	r19, 0x00	; 0
    1fde:	b9 01       	movw	r22, r18
    1fe0:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    1fe4:	c0 96       	adiw	r24, 0x30	; 48
    1fe6:	90 93 1b 03 	sts	0x031B, r25
    1fea:	80 93 1a 03 	sts	0x031A, r24
		lcd_wr_char(tens);
    1fee:	80 91 1a 03 	lds	r24, 0x031A
    1ff2:	90 91 1b 03 	lds	r25, 0x031B
    1ff6:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
		flag=1;
    1ffa:	81 e0       	ldi	r24, 0x01	; 1
    1ffc:	89 83       	std	Y+1, r24	; 0x01
	}
	if(digits==1 || flag==1)
    1ffe:	8e 81       	ldd	r24, Y+6	; 0x06
    2000:	9f 81       	ldd	r25, Y+7	; 0x07
    2002:	81 30       	cpi	r24, 0x01	; 1
    2004:	91 05       	cpc	r25, r1
    2006:	19 f0       	breq	.+6      	; 0x200e <lcd_print+0x182>
    2008:	89 81       	ldd	r24, Y+1	; 0x01
    200a:	81 30       	cpi	r24, 0x01	; 1
    200c:	91 f4       	brne	.+36     	; 0x2032 <lcd_print+0x1a6>
	{
		unit = value%10 + 48;
    200e:	8c 81       	ldd	r24, Y+4	; 0x04
    2010:	9d 81       	ldd	r25, Y+5	; 0x05
    2012:	2a e0       	ldi	r18, 0x0A	; 10
    2014:	30 e0       	ldi	r19, 0x00	; 0
    2016:	b9 01       	movw	r22, r18
    2018:	0e 94 86 19 	call	0x330c	; 0x330c <__udivmodhi4>
    201c:	c0 96       	adiw	r24, 0x30	; 48
    201e:	90 93 1f 03 	sts	0x031F, r25
    2022:	80 93 1e 03 	sts	0x031E, r24
		lcd_wr_char(unit);
    2026:	80 91 1e 03 	lds	r24, 0x031E
    202a:	90 91 1f 03 	lds	r25, 0x031F
    202e:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
	}
	if(digits>5)
    2032:	8e 81       	ldd	r24, Y+6	; 0x06
    2034:	9f 81       	ldd	r25, Y+7	; 0x07
    2036:	86 30       	cpi	r24, 0x06	; 6
    2038:	91 05       	cpc	r25, r1
    203a:	1c f0       	brlt	.+6      	; 0x2042 <lcd_print+0x1b6>
	{
		lcd_wr_char('E');
    203c:	85 e4       	ldi	r24, 0x45	; 69
    203e:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <lcd_wr_char>
	}

}
    2042:	27 96       	adiw	r28, 0x07	; 7
    2044:	0f b6       	in	r0, 0x3f	; 63
    2046:	f8 94       	cli
    2048:	de bf       	out	0x3e, r29	; 62
    204a:	0f be       	out	0x3f, r0	; 63
    204c:	cd bf       	out	0x3d, r28	; 61
    204e:	cf 91       	pop	r28
    2050:	df 91       	pop	r29
    2052:	08 95       	ret

00002054 <adc_pin_config>:
Available functions in the library, (Total : 2)
****************************************************************/
unsigned char ADC_Conversion(unsigned char);

void adc_pin_config()
{
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
    DDRF = 0x00;    //All ADC Channels on port F set as inputs
    205c:	e0 e3       	ldi	r30, 0x30	; 48
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	10 82       	st	Z, r1
    DDRK = 0x00;    //All ADC Channels on port K set as inputs.
    2062:	e7 e0       	ldi	r30, 0x07	; 7
    2064:	f1 e0       	ldi	r31, 0x01	; 1
    2066:	10 82       	st	Z, r1
    PORTF = 0x00;   //All ADC pins on port F pulled low.
    2068:	e1 e3       	ldi	r30, 0x31	; 49
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	10 82       	st	Z, r1
    PORTK = 0x00;   //All ADC pins on port K pulled low.
    206e:	e8 e0       	ldi	r30, 0x08	; 8
    2070:	f1 e0       	ldi	r31, 0x01	; 1
    2072:	10 82       	st	Z, r1
}
    2074:	cf 91       	pop	r28
    2076:	df 91       	pop	r29
    2078:	08 95       	ret

0000207a <set_ADC>:

void set_ADC()
{
    207a:	df 93       	push	r29
    207c:	cf 93       	push	r28
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    adc_pin_config();
    2082:	0e 94 2a 10 	call	0x2054	; 0x2054 <adc_pin_config>

	ADCSRA = 0x00;
    2086:	ea e7       	ldi	r30, 0x7A	; 122
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	10 82       	st	Z, r1
	ADCSRB = 0x00;		//MUX5 = 0
    208c:	eb e7       	ldi	r30, 0x7B	; 123
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	10 82       	st	Z, r1
	ADMUX = 0x20;		//Vref=5V external --- ADLAR=1 --- MUX4:0 = 0000
    2092:	ec e7       	ldi	r30, 0x7C	; 124
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	80 e2       	ldi	r24, 0x20	; 32
    2098:	80 83       	st	Z, r24
	ACSR = 0x80;        //Disable analog comparator.
    209a:	e0 e5       	ldi	r30, 0x50	; 80
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	80 e8       	ldi	r24, 0x80	; 128
    20a0:	80 83       	st	Z, r24
	ADCSRA = 0x86;		//ADEN=1 --- ADIE=1 --- ADPS2:0 = 1 1 0 ( Prescalar 64)
    20a2:	ea e7       	ldi	r30, 0x7A	; 122
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	86 e8       	ldi	r24, 0x86	; 134
    20a8:	80 83       	st	Z, r24
}
    20aa:	cf 91       	pop	r28
    20ac:	df 91       	pop	r29
    20ae:	08 95       	ret

000020b0 <ADC_Conversion>:

//Function For ADC Conversion
//Value of ch can be 1-15 for single ended input.
//ADC resolution 8 bit.
unsigned char ADC_Conversion(unsigned char Ch)
{
    20b0:	df 93       	push	r29
    20b2:	cf 93       	push	r28
    20b4:	0f 92       	push	r0
    20b6:	0f 92       	push	r0
    20b8:	cd b7       	in	r28, 0x3d	; 61
    20ba:	de b7       	in	r29, 0x3e	; 62
    20bc:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char a;

	if(Ch>7)
    20be:	8a 81       	ldd	r24, Y+2	; 0x02
    20c0:	88 30       	cpi	r24, 0x08	; 8
    20c2:	20 f0       	brcs	.+8      	; 0x20cc <ADC_Conversion+0x1c>
        ADCSRB = 0x08;
    20c4:	eb e7       	ldi	r30, 0x7B	; 123
    20c6:	f0 e0       	ldi	r31, 0x00	; 0
    20c8:	88 e0       	ldi	r24, 0x08	; 8
    20ca:	80 83       	st	Z, r24

	Ch = Ch & 0x07;
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	87 70       	andi	r24, 0x07	; 7
    20d0:	8a 83       	std	Y+2, r24	; 0x02
	ADMUX= 0x20| Ch;
    20d2:	ec e7       	ldi	r30, 0x7C	; 124
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	80 62       	ori	r24, 0x20	; 32
    20da:	80 83       	st	Z, r24
	ADCSRA = ADCSRA | 0x40;		//Set start conversion bit
    20dc:	aa e7       	ldi	r26, 0x7A	; 122
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	ea e7       	ldi	r30, 0x7A	; 122
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	80 64       	ori	r24, 0x40	; 64
    20e8:	8c 93       	st	X, r24

	while((ADCSRA&0x10)==0);	//Wait for conversion to complete
    20ea:	ea e7       	ldi	r30, 0x7A	; 122
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	80 81       	ld	r24, Z
    20f0:	88 2f       	mov	r24, r24
    20f2:	90 e0       	ldi	r25, 0x00	; 0
    20f4:	80 71       	andi	r24, 0x10	; 16
    20f6:	90 70       	andi	r25, 0x00	; 0
    20f8:	00 97       	sbiw	r24, 0x00	; 0
    20fa:	b9 f3       	breq	.-18     	; 0x20ea <ADC_Conversion+0x3a>

	a=ADCH;
    20fc:	e9 e7       	ldi	r30, 0x79	; 121
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA = ADCSRA|0x10;       //clear ADIF (ADC Interrupt Flag) by writing 1 to it
    2104:	aa e7       	ldi	r26, 0x7A	; 122
    2106:	b0 e0       	ldi	r27, 0x00	; 0
    2108:	ea e7       	ldi	r30, 0x7A	; 122
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	80 61       	ori	r24, 0x10	; 16
    2110:	8c 93       	st	X, r24
	ADCSRB = 0x00;
    2112:	eb e7       	ldi	r30, 0x7B	; 123
    2114:	f0 e0       	ldi	r31, 0x00	; 0
    2116:	10 82       	st	Z, r1
	return a;
    2118:	89 81       	ldd	r24, Y+1	; 0x01
}
    211a:	0f 90       	pop	r0
    211c:	0f 90       	pop	r0
    211e:	cf 91       	pop	r28
    2120:	df 91       	pop	r29
    2122:	08 95       	ret

00002124 <main>:

int kp = 15;
float incRate = 10;

int main(void)
{
    2124:	ef 92       	push	r14
    2126:	ff 92       	push	r15
    2128:	0f 93       	push	r16
    212a:	1f 93       	push	r17
    212c:	df 93       	push	r29
    212e:	cf 93       	push	r28
    2130:	cd b7       	in	r28, 0x3d	; 61
    2132:	de b7       	in	r29, 0x3e	; 62
    2134:	64 97       	sbiw	r28, 0x14	; 20
    2136:	0f b6       	in	r0, 0x3f	; 63
    2138:	f8 94       	cli
    213a:	de bf       	out	0x3e, r29	; 62
    213c:	0f be       	out	0x3f, r0	; 63
    213e:	cd bf       	out	0x3d, r28	; 61
    cli();
    2140:	f8 94       	cli
    set_ADC();
    2142:	0e 94 3d 10 	call	0x207a	; 0x207a <set_ADC>
    set_motors();
    2146:	0e 94 54 01 	call	0x2a8	; 0x2a8 <set_motors>
    set_lcd();
    214a:	0e 94 69 06 	call	0xcd2	; 0xcd2 <set_lcd>
    sei();
    214e:	78 94       	sei

    int error = 0;
    2150:	1c 8a       	std	Y+20, r1	; 0x14
    2152:	1b 8a       	std	Y+19, r1	; 0x13
    velocity(0, 0);
    2154:	80 e0       	ldi	r24, 0x00	; 0
    2156:	60 e0       	ldi	r22, 0x00	; 0
    2158:	0e 94 c4 00 	call	0x188	; 0x188 <velocity>
    forward();
    215c:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <forward>
    int leftSpeed, rightSpeed;

    PORTH |= (1<<2) | (1<<3);
    2160:	a2 e0       	ldi	r26, 0x02	; 2
    2162:	b1 e0       	ldi	r27, 0x01	; 1
    2164:	e2 e0       	ldi	r30, 0x02	; 2
    2166:	f1 e0       	ldi	r31, 0x01	; 1
    2168:	80 81       	ld	r24, Z
    216a:	8c 60       	ori	r24, 0x0C	; 12
    216c:	8c 93       	st	X, r24
    216e:	80 e0       	ldi	r24, 0x00	; 0
    2170:	90 e8       	ldi	r25, 0x80	; 128
    2172:	ab e3       	ldi	r26, 0x3B	; 59
    2174:	b5 e4       	ldi	r27, 0x45	; 69
    2176:	8b 87       	std	Y+11, r24	; 0x0b
    2178:	9c 87       	std	Y+12, r25	; 0x0c
    217a:	ad 87       	std	Y+13, r26	; 0x0d
    217c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    217e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2180:	7c 85       	ldd	r23, Y+12	; 0x0c
    2182:	8d 85       	ldd	r24, Y+13	; 0x0d
    2184:	9e 85       	ldd	r25, Y+14	; 0x0e
    2186:	26 e6       	ldi	r18, 0x66	; 102
    2188:	36 e6       	ldi	r19, 0x66	; 102
    218a:	46 e6       	ldi	r20, 0x66	; 102
    218c:	55 e4       	ldi	r21, 0x45	; 69
    218e:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    2192:	dc 01       	movw	r26, r24
    2194:	cb 01       	movw	r24, r22
    2196:	8f 83       	std	Y+7, r24	; 0x07
    2198:	98 87       	std	Y+8, r25	; 0x08
    219a:	a9 87       	std	Y+9, r26	; 0x09
    219c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    219e:	6f 81       	ldd	r22, Y+7	; 0x07
    21a0:	78 85       	ldd	r23, Y+8	; 0x08
    21a2:	89 85       	ldd	r24, Y+9	; 0x09
    21a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a6:	20 e0       	ldi	r18, 0x00	; 0
    21a8:	30 e0       	ldi	r19, 0x00	; 0
    21aa:	40 e8       	ldi	r20, 0x80	; 128
    21ac:	5f e3       	ldi	r21, 0x3F	; 63
    21ae:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <__ltsf2>
    21b2:	88 23       	and	r24, r24
    21b4:	2c f4       	brge	.+10     	; 0x21c0 <main+0x9c>
		__ticks = 1;
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	9e 83       	std	Y+6, r25	; 0x06
    21bc:	8d 83       	std	Y+5, r24	; 0x05
    21be:	3f c0       	rjmp	.+126    	; 0x223e <__stack+0x3f>
	else if (__tmp > 65535)
    21c0:	6f 81       	ldd	r22, Y+7	; 0x07
    21c2:	78 85       	ldd	r23, Y+8	; 0x08
    21c4:	89 85       	ldd	r24, Y+9	; 0x09
    21c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	3f ef       	ldi	r19, 0xFF	; 255
    21cc:	4f e7       	ldi	r20, 0x7F	; 127
    21ce:	57 e4       	ldi	r21, 0x47	; 71
    21d0:	0e 94 d6 15 	call	0x2bac	; 0x2bac <__gtsf2>
    21d4:	18 16       	cp	r1, r24
    21d6:	4c f5       	brge	.+82     	; 0x222a <__stack+0x2b>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    21da:	7c 85       	ldd	r23, Y+12	; 0x0c
    21dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    21de:	9e 85       	ldd	r25, Y+14	; 0x0e
    21e0:	20 e0       	ldi	r18, 0x00	; 0
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	40 e2       	ldi	r20, 0x20	; 32
    21e6:	51 e4       	ldi	r21, 0x41	; 65
    21e8:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    21ec:	dc 01       	movw	r26, r24
    21ee:	cb 01       	movw	r24, r22
    21f0:	bc 01       	movw	r22, r24
    21f2:	cd 01       	movw	r24, r26
    21f4:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    21f8:	dc 01       	movw	r26, r24
    21fa:	cb 01       	movw	r24, r22
    21fc:	9e 83       	std	Y+6, r25	; 0x06
    21fe:	8d 83       	std	Y+5, r24	; 0x05
    2200:	0f c0       	rjmp	.+30     	; 0x2220 <__stack+0x21>
    2202:	80 e7       	ldi	r24, 0x70	; 112
    2204:	91 e0       	ldi	r25, 0x01	; 1
    2206:	9c 83       	std	Y+4, r25	; 0x04
    2208:	8b 83       	std	Y+3, r24	; 0x03
    220a:	8b 81       	ldd	r24, Y+3	; 0x03
    220c:	9c 81       	ldd	r25, Y+4	; 0x04
    220e:	01 97       	sbiw	r24, 0x01	; 1
    2210:	f1 f7       	brne	.-4      	; 0x220e <__stack+0xf>
    2212:	9c 83       	std	Y+4, r25	; 0x04
    2214:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2216:	8d 81       	ldd	r24, Y+5	; 0x05
    2218:	9e 81       	ldd	r25, Y+6	; 0x06
    221a:	01 97       	sbiw	r24, 0x01	; 1
    221c:	9e 83       	std	Y+6, r25	; 0x06
    221e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2220:	8d 81       	ldd	r24, Y+5	; 0x05
    2222:	9e 81       	ldd	r25, Y+6	; 0x06
    2224:	00 97       	sbiw	r24, 0x00	; 0
    2226:	69 f7       	brne	.-38     	; 0x2202 <__stack+0x3>
    2228:	14 c0       	rjmp	.+40     	; 0x2252 <__stack+0x53>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    222a:	6f 81       	ldd	r22, Y+7	; 0x07
    222c:	78 85       	ldd	r23, Y+8	; 0x08
    222e:	89 85       	ldd	r24, Y+9	; 0x09
    2230:	9a 85       	ldd	r25, Y+10	; 0x0a
    2232:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__fixunssfsi>
    2236:	dc 01       	movw	r26, r24
    2238:	cb 01       	movw	r24, r22
    223a:	9e 83       	std	Y+6, r25	; 0x06
    223c:	8d 83       	std	Y+5, r24	; 0x05
    223e:	8d 81       	ldd	r24, Y+5	; 0x05
    2240:	9e 81       	ldd	r25, Y+6	; 0x06
    2242:	9a 83       	std	Y+2, r25	; 0x02
    2244:	89 83       	std	Y+1, r24	; 0x01
    2246:	89 81       	ldd	r24, Y+1	; 0x01
    2248:	9a 81       	ldd	r25, Y+2	; 0x02
    224a:	01 97       	sbiw	r24, 0x01	; 1
    224c:	f1 f7       	brne	.-4      	; 0x224a <__stack+0x4b>
    224e:	9a 83       	std	Y+2, r25	; 0x02
    2250:	89 83       	std	Y+1, r24	; 0x01

    _delay_ms(3000);

    while(1)
    {
        error = getError();
    2252:	0e 94 b6 11 	call	0x236c	; 0x236c <getError>
    2256:	9c 8b       	std	Y+20, r25	; 0x14
    2258:	8b 8b       	std	Y+19, r24	; 0x13

        if(error > -50 && error < 50)
    225a:	8b 89       	ldd	r24, Y+19	; 0x13
    225c:	9c 89       	ldd	r25, Y+20	; 0x14
    225e:	2f ef       	ldi	r18, 0xFF	; 255
    2260:	8f 3c       	cpi	r24, 0xCF	; 207
    2262:	92 07       	cpc	r25, r18
    2264:	b4 f3       	brlt	.-20     	; 0x2252 <__stack+0x53>
    2266:	8b 89       	ldd	r24, Y+19	; 0x13
    2268:	9c 89       	ldd	r25, Y+20	; 0x14
    226a:	82 33       	cpi	r24, 0x32	; 50
    226c:	91 05       	cpc	r25, r1
    226e:	8c f7       	brge	.-30     	; 0x2252 <__stack+0x53>
        {
            rightSpeed = 180 + error*kp + error*incRate;
    2270:	20 91 00 02 	lds	r18, 0x0200
    2274:	30 91 01 02 	lds	r19, 0x0201
    2278:	8b 89       	ldd	r24, Y+19	; 0x13
    227a:	9c 89       	ldd	r25, Y+20	; 0x14
    227c:	ac 01       	movw	r20, r24
    227e:	24 9f       	mul	r18, r20
    2280:	c0 01       	movw	r24, r0
    2282:	25 9f       	mul	r18, r21
    2284:	90 0d       	add	r25, r0
    2286:	34 9f       	mul	r19, r20
    2288:	90 0d       	add	r25, r0
    228a:	11 24       	eor	r1, r1
    228c:	8c 54       	subi	r24, 0x4C	; 76
    228e:	9f 4f       	sbci	r25, 0xFF	; 255
    2290:	aa 27       	eor	r26, r26
    2292:	97 fd       	sbrc	r25, 7
    2294:	a0 95       	com	r26
    2296:	ba 2f       	mov	r27, r26
    2298:	bc 01       	movw	r22, r24
    229a:	cd 01       	movw	r24, r26
    229c:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__floatsisf>
    22a0:	7b 01       	movw	r14, r22
    22a2:	8c 01       	movw	r16, r24
    22a4:	8b 89       	ldd	r24, Y+19	; 0x13
    22a6:	9c 89       	ldd	r25, Y+20	; 0x14
    22a8:	aa 27       	eor	r26, r26
    22aa:	97 fd       	sbrc	r25, 7
    22ac:	a0 95       	com	r26
    22ae:	ba 2f       	mov	r27, r26
    22b0:	bc 01       	movw	r22, r24
    22b2:	cd 01       	movw	r24, r26
    22b4:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__floatsisf>
    22b8:	dc 01       	movw	r26, r24
    22ba:	cb 01       	movw	r24, r22
    22bc:	20 91 02 02 	lds	r18, 0x0202
    22c0:	30 91 03 02 	lds	r19, 0x0203
    22c4:	40 91 04 02 	lds	r20, 0x0204
    22c8:	50 91 05 02 	lds	r21, 0x0205
    22cc:	bc 01       	movw	r22, r24
    22ce:	cd 01       	movw	r24, r26
    22d0:	0e 94 30 14 	call	0x2860	; 0x2860 <__mulsf3>
    22d4:	dc 01       	movw	r26, r24
    22d6:	cb 01       	movw	r24, r22
    22d8:	9c 01       	movw	r18, r24
    22da:	ad 01       	movw	r20, r26
    22dc:	c8 01       	movw	r24, r16
    22de:	b7 01       	movw	r22, r14
    22e0:	0e 94 03 14 	call	0x2806	; 0x2806 <__addsf3>
    22e4:	dc 01       	movw	r26, r24
    22e6:	cb 01       	movw	r24, r22
    22e8:	bc 01       	movw	r22, r24
    22ea:	cd 01       	movw	r24, r26
    22ec:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <__fixsfsi>
    22f0:	dc 01       	movw	r26, r24
    22f2:	cb 01       	movw	r24, r22
    22f4:	98 8b       	std	Y+16, r25	; 0x10
    22f6:	8f 87       	std	Y+15, r24	; 0x0f
            leftSpeed = 150 - error*kp;
    22f8:	20 91 00 02 	lds	r18, 0x0200
    22fc:	30 91 01 02 	lds	r19, 0x0201
    2300:	8b 89       	ldd	r24, Y+19	; 0x13
    2302:	9c 89       	ldd	r25, Y+20	; 0x14
    2304:	a9 01       	movw	r20, r18
    2306:	48 9f       	mul	r20, r24
    2308:	90 01       	movw	r18, r0
    230a:	49 9f       	mul	r20, r25
    230c:	30 0d       	add	r19, r0
    230e:	58 9f       	mul	r21, r24
    2310:	30 0d       	add	r19, r0
    2312:	11 24       	eor	r1, r1
    2314:	86 e9       	ldi	r24, 0x96	; 150
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	82 1b       	sub	r24, r18
    231a:	93 0b       	sbc	r25, r19
    231c:	9a 8b       	std	Y+18, r25	; 0x12
    231e:	89 8b       	std	Y+17, r24	; 0x11

            if(leftSpeed < 0)
    2320:	89 89       	ldd	r24, Y+17	; 0x11
    2322:	9a 89       	ldd	r25, Y+18	; 0x12
    2324:	99 23       	and	r25, r25
    2326:	14 f4       	brge	.+4      	; 0x232c <__stack+0x12d>
                leftSpeed = 0;
    2328:	1a 8a       	std	Y+18, r1	; 0x12
    232a:	19 8a       	std	Y+17, r1	; 0x11
            if(leftSpeed >255)
    232c:	89 89       	ldd	r24, Y+17	; 0x11
    232e:	9a 89       	ldd	r25, Y+18	; 0x12
    2330:	8f 3f       	cpi	r24, 0xFF	; 255
    2332:	91 05       	cpc	r25, r1
    2334:	29 f0       	breq	.+10     	; 0x2340 <__stack+0x141>
    2336:	24 f0       	brlt	.+8      	; 0x2340 <__stack+0x141>
                leftSpeed = 255;
    2338:	8f ef       	ldi	r24, 0xFF	; 255
    233a:	90 e0       	ldi	r25, 0x00	; 0
    233c:	9a 8b       	std	Y+18, r25	; 0x12
    233e:	89 8b       	std	Y+17, r24	; 0x11
            if(rightSpeed < 0)
    2340:	8f 85       	ldd	r24, Y+15	; 0x0f
    2342:	98 89       	ldd	r25, Y+16	; 0x10
    2344:	99 23       	and	r25, r25
    2346:	14 f4       	brge	.+4      	; 0x234c <__stack+0x14d>
                rightSpeed = 0;
    2348:	18 8a       	std	Y+16, r1	; 0x10
    234a:	1f 86       	std	Y+15, r1	; 0x0f
            if(rightSpeed > 255)
    234c:	8f 85       	ldd	r24, Y+15	; 0x0f
    234e:	98 89       	ldd	r25, Y+16	; 0x10
    2350:	8f 3f       	cpi	r24, 0xFF	; 255
    2352:	91 05       	cpc	r25, r1
    2354:	29 f0       	breq	.+10     	; 0x2360 <__stack+0x161>
    2356:	24 f0       	brlt	.+8      	; 0x2360 <__stack+0x161>
                rightSpeed = 255;
    2358:	8f ef       	ldi	r24, 0xFF	; 255
    235a:	90 e0       	ldi	r25, 0x00	; 0
    235c:	98 8b       	std	Y+16, r25	; 0x10
    235e:	8f 87       	std	Y+15, r24	; 0x0f

            velocity(leftSpeed, rightSpeed);
    2360:	89 89       	ldd	r24, Y+17	; 0x11
    2362:	9f 85       	ldd	r25, Y+15	; 0x0f
    2364:	69 2f       	mov	r22, r25
    2366:	0e 94 c4 00 	call	0x188	; 0x188 <velocity>
    236a:	73 cf       	rjmp	.-282    	; 0x2252 <__stack+0x53>

0000236c <getError>:

    return 0;
}

int getError()
{
    236c:	df 93       	push	r29
    236e:	cf 93       	push	r28
    2370:	cd b7       	in	r28, 0x3d	; 61
    2372:	de b7       	in	r29, 0x3e	; 62
    2374:	28 97       	sbiw	r28, 0x08	; 8
    2376:	0f b6       	in	r0, 0x3f	; 63
    2378:	f8 94       	cli
    237a:	de bf       	out	0x3e, r29	; 62
    237c:	0f be       	out	0x3f, r0	; 63
    237e:	cd bf       	out	0x3d, r28	; 61

    int left, right, centre;

    centre = ADC_Conversion(2);
    2380:	82 e0       	ldi	r24, 0x02	; 2
    2382:	0e 94 58 10 	call	0x20b0	; 0x20b0 <ADC_Conversion>
    2386:	88 2f       	mov	r24, r24
    2388:	90 e0       	ldi	r25, 0x00	; 0
    238a:	9a 83       	std	Y+2, r25	; 0x02
    238c:	89 83       	std	Y+1, r24	; 0x01
    right = ADC_Conversion(1);
    238e:	81 e0       	ldi	r24, 0x01	; 1
    2390:	0e 94 58 10 	call	0x20b0	; 0x20b0 <ADC_Conversion>
    2394:	88 2f       	mov	r24, r24
    2396:	90 e0       	ldi	r25, 0x00	; 0
    2398:	9c 83       	std	Y+4, r25	; 0x04
    239a:	8b 83       	std	Y+3, r24	; 0x03
    left = ADC_Conversion(3);
    239c:	83 e0       	ldi	r24, 0x03	; 3
    239e:	0e 94 58 10 	call	0x20b0	; 0x20b0 <ADC_Conversion>
    23a2:	88 2f       	mov	r24, r24
    23a4:	90 e0       	ldi	r25, 0x00	; 0
    23a6:	9e 83       	std	Y+6, r25	; 0x06
    23a8:	8d 83       	std	Y+5, r24	; 0x05

    lcd_print(2, 1, left, 3);
    23aa:	2d 81       	ldd	r18, Y+5	; 0x05
    23ac:	3e 81       	ldd	r19, Y+6	; 0x06
    23ae:	82 e0       	ldi	r24, 0x02	; 2
    23b0:	61 e0       	ldi	r22, 0x01	; 1
    23b2:	a9 01       	movw	r20, r18
    23b4:	23 e0       	ldi	r18, 0x03	; 3
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <lcd_print>
    lcd_print(2, 5, centre, 3);
    23bc:	29 81       	ldd	r18, Y+1	; 0x01
    23be:	3a 81       	ldd	r19, Y+2	; 0x02
    23c0:	82 e0       	ldi	r24, 0x02	; 2
    23c2:	65 e0       	ldi	r22, 0x05	; 5
    23c4:	a9 01       	movw	r20, r18
    23c6:	23 e0       	ldi	r18, 0x03	; 3
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <lcd_print>
    lcd_print(2, 9, right, 3);
    23ce:	2b 81       	ldd	r18, Y+3	; 0x03
    23d0:	3c 81       	ldd	r19, Y+4	; 0x04
    23d2:	82 e0       	ldi	r24, 0x02	; 2
    23d4:	69 e0       	ldi	r22, 0x09	; 9
    23d6:	a9 01       	movw	r20, r18
    23d8:	23 e0       	ldi	r18, 0x03	; 3
    23da:	30 e0       	ldi	r19, 0x00	; 0
    23dc:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <lcd_print>

    if(centre > 100 && left > 25 && right > 30)
    23e0:	89 81       	ldd	r24, Y+1	; 0x01
    23e2:	9a 81       	ldd	r25, Y+2	; 0x02
    23e4:	85 36       	cpi	r24, 0x65	; 101
    23e6:	91 05       	cpc	r25, r1
    23e8:	7c f0       	brlt	.+30     	; 0x2408 <getError+0x9c>
    23ea:	8d 81       	ldd	r24, Y+5	; 0x05
    23ec:	9e 81       	ldd	r25, Y+6	; 0x06
    23ee:	8a 31       	cpi	r24, 0x1A	; 26
    23f0:	91 05       	cpc	r25, r1
    23f2:	54 f0       	brlt	.+20     	; 0x2408 <getError+0x9c>
    23f4:	8b 81       	ldd	r24, Y+3	; 0x03
    23f6:	9c 81       	ldd	r25, Y+4	; 0x04
    23f8:	8f 31       	cpi	r24, 0x1F	; 31
    23fa:	91 05       	cpc	r25, r1
    23fc:	2c f0       	brlt	.+10     	; 0x2408 <getError+0x9c>
        return 200;
    23fe:	48 ec       	ldi	r20, 0xC8	; 200
    2400:	50 e0       	ldi	r21, 0x00	; 0
    2402:	58 87       	std	Y+8, r21	; 0x08
    2404:	4f 83       	std	Y+7, r20	; 0x07
    2406:	4b c0       	rjmp	.+150    	; 0x249e <getError+0x132>

    if(centre >= 120)
    2408:	89 81       	ldd	r24, Y+1	; 0x01
    240a:	9a 81       	ldd	r25, Y+2	; 0x02
    240c:	88 37       	cpi	r24, 0x78	; 120
    240e:	91 05       	cpc	r25, r1
    2410:	1c f0       	brlt	.+6      	; 0x2418 <getError+0xac>
        return 0;
    2412:	18 86       	std	Y+8, r1	; 0x08
    2414:	1f 82       	std	Y+7, r1	; 0x07
    2416:	43 c0       	rjmp	.+134    	; 0x249e <getError+0x132>

    if(right - 20 > 0)
    2418:	8b 81       	ldd	r24, Y+3	; 0x03
    241a:	9c 81       	ldd	r25, Y+4	; 0x04
    241c:	44 97       	sbiw	r24, 0x14	; 20
    241e:	18 16       	cp	r1, r24
    2420:	19 06       	cpc	r1, r25
    2422:	e4 f4       	brge	.+56     	; 0x245c <getError+0xf0>
        return -(right - 20)/95*10;
    2424:	24 e1       	ldi	r18, 0x14	; 20
    2426:	30 e0       	ldi	r19, 0x00	; 0
    2428:	8b 81       	ldd	r24, Y+3	; 0x03
    242a:	9c 81       	ldd	r25, Y+4	; 0x04
    242c:	a9 01       	movw	r20, r18
    242e:	48 1b       	sub	r20, r24
    2430:	59 0b       	sbc	r21, r25
    2432:	ca 01       	movw	r24, r20
    2434:	2f e5       	ldi	r18, 0x5F	; 95
    2436:	30 e0       	ldi	r19, 0x00	; 0
    2438:	b9 01       	movw	r22, r18
    243a:	0e 94 9a 19 	call	0x3334	; 0x3334 <__divmodhi4>
    243e:	cb 01       	movw	r24, r22
    2440:	9c 01       	movw	r18, r24
    2442:	22 0f       	add	r18, r18
    2444:	33 1f       	adc	r19, r19
    2446:	c9 01       	movw	r24, r18
    2448:	88 0f       	add	r24, r24
    244a:	99 1f       	adc	r25, r25
    244c:	88 0f       	add	r24, r24
    244e:	99 1f       	adc	r25, r25
    2450:	a9 01       	movw	r20, r18
    2452:	48 0f       	add	r20, r24
    2454:	59 1f       	adc	r21, r25
    2456:	58 87       	std	Y+8, r21	; 0x08
    2458:	4f 83       	std	Y+7, r20	; 0x07
    245a:	21 c0       	rjmp	.+66     	; 0x249e <getError+0x132>

    if(left - 12 > 0)
    245c:	8d 81       	ldd	r24, Y+5	; 0x05
    245e:	9e 81       	ldd	r25, Y+6	; 0x06
    2460:	0c 97       	sbiw	r24, 0x0c	; 12
    2462:	18 16       	cp	r1, r24
    2464:	19 06       	cpc	r1, r25
    2466:	bc f4       	brge	.+46     	; 0x2496 <getError+0x12a>
        return (left - 12)/31*10;
    2468:	8d 81       	ldd	r24, Y+5	; 0x05
    246a:	9e 81       	ldd	r25, Y+6	; 0x06
    246c:	0c 97       	sbiw	r24, 0x0c	; 12
    246e:	2f e1       	ldi	r18, 0x1F	; 31
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	b9 01       	movw	r22, r18
    2474:	0e 94 9a 19 	call	0x3334	; 0x3334 <__divmodhi4>
    2478:	cb 01       	movw	r24, r22
    247a:	9c 01       	movw	r18, r24
    247c:	22 0f       	add	r18, r18
    247e:	33 1f       	adc	r19, r19
    2480:	c9 01       	movw	r24, r18
    2482:	88 0f       	add	r24, r24
    2484:	99 1f       	adc	r25, r25
    2486:	88 0f       	add	r24, r24
    2488:	99 1f       	adc	r25, r25
    248a:	a9 01       	movw	r20, r18
    248c:	48 0f       	add	r20, r24
    248e:	59 1f       	adc	r21, r25
    2490:	58 87       	std	Y+8, r21	; 0x08
    2492:	4f 83       	std	Y+7, r20	; 0x07
    2494:	04 c0       	rjmp	.+8      	; 0x249e <getError+0x132>

    return -200;
    2496:	88 e3       	ldi	r24, 0x38	; 56
    2498:	9f ef       	ldi	r25, 0xFF	; 255
    249a:	98 87       	std	Y+8, r25	; 0x08
    249c:	8f 83       	std	Y+7, r24	; 0x07
    249e:	8f 81       	ldd	r24, Y+7	; 0x07
    24a0:	98 85       	ldd	r25, Y+8	; 0x08

}
    24a2:	28 96       	adiw	r28, 0x08	; 8
    24a4:	0f b6       	in	r0, 0x3f	; 63
    24a6:	f8 94       	cli
    24a8:	de bf       	out	0x3e, r29	; 62
    24aa:	0f be       	out	0x3f, r0	; 63
    24ac:	cd bf       	out	0x3d, r28	; 61
    24ae:	cf 91       	pop	r28
    24b0:	df 91       	pop	r29
    24b2:	08 95       	ret

000024b4 <__fixunssfsi>:
    24b4:	ef 92       	push	r14
    24b6:	ff 92       	push	r15
    24b8:	0f 93       	push	r16
    24ba:	1f 93       	push	r17
    24bc:	7b 01       	movw	r14, r22
    24be:	8c 01       	movw	r16, r24
    24c0:	20 e0       	ldi	r18, 0x00	; 0
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	40 e0       	ldi	r20, 0x00	; 0
    24c6:	5f e4       	ldi	r21, 0x4F	; 79
    24c8:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <__gesf2>
    24cc:	88 23       	and	r24, r24
    24ce:	8c f0       	brlt	.+34     	; 0x24f2 <__fixunssfsi+0x3e>
    24d0:	c8 01       	movw	r24, r16
    24d2:	b7 01       	movw	r22, r14
    24d4:	20 e0       	ldi	r18, 0x00	; 0
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	40 e0       	ldi	r20, 0x00	; 0
    24da:	5f e4       	ldi	r21, 0x4F	; 79
    24dc:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <__subsf3>
    24e0:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <__fixsfsi>
    24e4:	9b 01       	movw	r18, r22
    24e6:	ac 01       	movw	r20, r24
    24e8:	20 50       	subi	r18, 0x00	; 0
    24ea:	30 40       	sbci	r19, 0x00	; 0
    24ec:	40 40       	sbci	r20, 0x00	; 0
    24ee:	50 48       	sbci	r21, 0x80	; 128
    24f0:	06 c0       	rjmp	.+12     	; 0x24fe <__fixunssfsi+0x4a>
    24f2:	c8 01       	movw	r24, r16
    24f4:	b7 01       	movw	r22, r14
    24f6:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <__fixsfsi>
    24fa:	9b 01       	movw	r18, r22
    24fc:	ac 01       	movw	r20, r24
    24fe:	b9 01       	movw	r22, r18
    2500:	ca 01       	movw	r24, r20
    2502:	1f 91       	pop	r17
    2504:	0f 91       	pop	r16
    2506:	ff 90       	pop	r15
    2508:	ef 90       	pop	r14
    250a:	08 95       	ret

0000250c <_fpadd_parts>:
    250c:	a0 e0       	ldi	r26, 0x00	; 0
    250e:	b0 e0       	ldi	r27, 0x00	; 0
    2510:	ec e8       	ldi	r30, 0x8C	; 140
    2512:	f2 e1       	ldi	r31, 0x12	; 18
    2514:	0c 94 ad 19 	jmp	0x335a	; 0x335a <__prologue_saves__>
    2518:	dc 01       	movw	r26, r24
    251a:	2b 01       	movw	r4, r22
    251c:	fa 01       	movw	r30, r20
    251e:	9c 91       	ld	r25, X
    2520:	92 30       	cpi	r25, 0x02	; 2
    2522:	08 f4       	brcc	.+2      	; 0x2526 <_fpadd_parts+0x1a>
    2524:	39 c1       	rjmp	.+626    	; 0x2798 <_fpadd_parts+0x28c>
    2526:	eb 01       	movw	r28, r22
    2528:	88 81       	ld	r24, Y
    252a:	82 30       	cpi	r24, 0x02	; 2
    252c:	08 f4       	brcc	.+2      	; 0x2530 <_fpadd_parts+0x24>
    252e:	33 c1       	rjmp	.+614    	; 0x2796 <_fpadd_parts+0x28a>
    2530:	94 30       	cpi	r25, 0x04	; 4
    2532:	69 f4       	brne	.+26     	; 0x254e <_fpadd_parts+0x42>
    2534:	84 30       	cpi	r24, 0x04	; 4
    2536:	09 f0       	breq	.+2      	; 0x253a <_fpadd_parts+0x2e>
    2538:	2f c1       	rjmp	.+606    	; 0x2798 <_fpadd_parts+0x28c>
    253a:	11 96       	adiw	r26, 0x01	; 1
    253c:	9c 91       	ld	r25, X
    253e:	11 97       	sbiw	r26, 0x01	; 1
    2540:	89 81       	ldd	r24, Y+1	; 0x01
    2542:	98 17       	cp	r25, r24
    2544:	09 f4       	brne	.+2      	; 0x2548 <_fpadd_parts+0x3c>
    2546:	28 c1       	rjmp	.+592    	; 0x2798 <_fpadd_parts+0x28c>
    2548:	a6 e0       	ldi	r26, 0x06	; 6
    254a:	b2 e0       	ldi	r27, 0x02	; 2
    254c:	25 c1       	rjmp	.+586    	; 0x2798 <_fpadd_parts+0x28c>
    254e:	84 30       	cpi	r24, 0x04	; 4
    2550:	09 f4       	brne	.+2      	; 0x2554 <_fpadd_parts+0x48>
    2552:	21 c1       	rjmp	.+578    	; 0x2796 <_fpadd_parts+0x28a>
    2554:	82 30       	cpi	r24, 0x02	; 2
    2556:	a9 f4       	brne	.+42     	; 0x2582 <_fpadd_parts+0x76>
    2558:	92 30       	cpi	r25, 0x02	; 2
    255a:	09 f0       	breq	.+2      	; 0x255e <_fpadd_parts+0x52>
    255c:	1d c1       	rjmp	.+570    	; 0x2798 <_fpadd_parts+0x28c>
    255e:	9a 01       	movw	r18, r20
    2560:	ad 01       	movw	r20, r26
    2562:	88 e0       	ldi	r24, 0x08	; 8
    2564:	ea 01       	movw	r28, r20
    2566:	09 90       	ld	r0, Y+
    2568:	ae 01       	movw	r20, r28
    256a:	e9 01       	movw	r28, r18
    256c:	09 92       	st	Y+, r0
    256e:	9e 01       	movw	r18, r28
    2570:	81 50       	subi	r24, 0x01	; 1
    2572:	c1 f7       	brne	.-16     	; 0x2564 <_fpadd_parts+0x58>
    2574:	e2 01       	movw	r28, r4
    2576:	89 81       	ldd	r24, Y+1	; 0x01
    2578:	11 96       	adiw	r26, 0x01	; 1
    257a:	9c 91       	ld	r25, X
    257c:	89 23       	and	r24, r25
    257e:	81 83       	std	Z+1, r24	; 0x01
    2580:	08 c1       	rjmp	.+528    	; 0x2792 <_fpadd_parts+0x286>
    2582:	92 30       	cpi	r25, 0x02	; 2
    2584:	09 f4       	brne	.+2      	; 0x2588 <_fpadd_parts+0x7c>
    2586:	07 c1       	rjmp	.+526    	; 0x2796 <_fpadd_parts+0x28a>
    2588:	12 96       	adiw	r26, 0x02	; 2
    258a:	2d 90       	ld	r2, X+
    258c:	3c 90       	ld	r3, X
    258e:	13 97       	sbiw	r26, 0x03	; 3
    2590:	eb 01       	movw	r28, r22
    2592:	8a 81       	ldd	r24, Y+2	; 0x02
    2594:	9b 81       	ldd	r25, Y+3	; 0x03
    2596:	14 96       	adiw	r26, 0x04	; 4
    2598:	ad 90       	ld	r10, X+
    259a:	bd 90       	ld	r11, X+
    259c:	cd 90       	ld	r12, X+
    259e:	dc 90       	ld	r13, X
    25a0:	17 97       	sbiw	r26, 0x07	; 7
    25a2:	ec 80       	ldd	r14, Y+4	; 0x04
    25a4:	fd 80       	ldd	r15, Y+5	; 0x05
    25a6:	0e 81       	ldd	r16, Y+6	; 0x06
    25a8:	1f 81       	ldd	r17, Y+7	; 0x07
    25aa:	91 01       	movw	r18, r2
    25ac:	28 1b       	sub	r18, r24
    25ae:	39 0b       	sbc	r19, r25
    25b0:	b9 01       	movw	r22, r18
    25b2:	37 ff       	sbrs	r19, 7
    25b4:	04 c0       	rjmp	.+8      	; 0x25be <_fpadd_parts+0xb2>
    25b6:	66 27       	eor	r22, r22
    25b8:	77 27       	eor	r23, r23
    25ba:	62 1b       	sub	r22, r18
    25bc:	73 0b       	sbc	r23, r19
    25be:	60 32       	cpi	r22, 0x20	; 32
    25c0:	71 05       	cpc	r23, r1
    25c2:	0c f0       	brlt	.+2      	; 0x25c6 <_fpadd_parts+0xba>
    25c4:	61 c0       	rjmp	.+194    	; 0x2688 <_fpadd_parts+0x17c>
    25c6:	12 16       	cp	r1, r18
    25c8:	13 06       	cpc	r1, r19
    25ca:	6c f5       	brge	.+90     	; 0x2626 <_fpadd_parts+0x11a>
    25cc:	37 01       	movw	r6, r14
    25ce:	48 01       	movw	r8, r16
    25d0:	06 2e       	mov	r0, r22
    25d2:	04 c0       	rjmp	.+8      	; 0x25dc <_fpadd_parts+0xd0>
    25d4:	96 94       	lsr	r9
    25d6:	87 94       	ror	r8
    25d8:	77 94       	ror	r7
    25da:	67 94       	ror	r6
    25dc:	0a 94       	dec	r0
    25de:	d2 f7       	brpl	.-12     	; 0x25d4 <_fpadd_parts+0xc8>
    25e0:	21 e0       	ldi	r18, 0x01	; 1
    25e2:	30 e0       	ldi	r19, 0x00	; 0
    25e4:	40 e0       	ldi	r20, 0x00	; 0
    25e6:	50 e0       	ldi	r21, 0x00	; 0
    25e8:	04 c0       	rjmp	.+8      	; 0x25f2 <_fpadd_parts+0xe6>
    25ea:	22 0f       	add	r18, r18
    25ec:	33 1f       	adc	r19, r19
    25ee:	44 1f       	adc	r20, r20
    25f0:	55 1f       	adc	r21, r21
    25f2:	6a 95       	dec	r22
    25f4:	d2 f7       	brpl	.-12     	; 0x25ea <_fpadd_parts+0xde>
    25f6:	21 50       	subi	r18, 0x01	; 1
    25f8:	30 40       	sbci	r19, 0x00	; 0
    25fa:	40 40       	sbci	r20, 0x00	; 0
    25fc:	50 40       	sbci	r21, 0x00	; 0
    25fe:	2e 21       	and	r18, r14
    2600:	3f 21       	and	r19, r15
    2602:	40 23       	and	r20, r16
    2604:	51 23       	and	r21, r17
    2606:	21 15       	cp	r18, r1
    2608:	31 05       	cpc	r19, r1
    260a:	41 05       	cpc	r20, r1
    260c:	51 05       	cpc	r21, r1
    260e:	21 f0       	breq	.+8      	; 0x2618 <_fpadd_parts+0x10c>
    2610:	21 e0       	ldi	r18, 0x01	; 1
    2612:	30 e0       	ldi	r19, 0x00	; 0
    2614:	40 e0       	ldi	r20, 0x00	; 0
    2616:	50 e0       	ldi	r21, 0x00	; 0
    2618:	79 01       	movw	r14, r18
    261a:	8a 01       	movw	r16, r20
    261c:	e6 28       	or	r14, r6
    261e:	f7 28       	or	r15, r7
    2620:	08 29       	or	r16, r8
    2622:	19 29       	or	r17, r9
    2624:	3c c0       	rjmp	.+120    	; 0x269e <_fpadd_parts+0x192>
    2626:	23 2b       	or	r18, r19
    2628:	d1 f1       	breq	.+116    	; 0x269e <_fpadd_parts+0x192>
    262a:	26 0e       	add	r2, r22
    262c:	37 1e       	adc	r3, r23
    262e:	35 01       	movw	r6, r10
    2630:	46 01       	movw	r8, r12
    2632:	06 2e       	mov	r0, r22
    2634:	04 c0       	rjmp	.+8      	; 0x263e <_fpadd_parts+0x132>
    2636:	96 94       	lsr	r9
    2638:	87 94       	ror	r8
    263a:	77 94       	ror	r7
    263c:	67 94       	ror	r6
    263e:	0a 94       	dec	r0
    2640:	d2 f7       	brpl	.-12     	; 0x2636 <_fpadd_parts+0x12a>
    2642:	21 e0       	ldi	r18, 0x01	; 1
    2644:	30 e0       	ldi	r19, 0x00	; 0
    2646:	40 e0       	ldi	r20, 0x00	; 0
    2648:	50 e0       	ldi	r21, 0x00	; 0
    264a:	04 c0       	rjmp	.+8      	; 0x2654 <_fpadd_parts+0x148>
    264c:	22 0f       	add	r18, r18
    264e:	33 1f       	adc	r19, r19
    2650:	44 1f       	adc	r20, r20
    2652:	55 1f       	adc	r21, r21
    2654:	6a 95       	dec	r22
    2656:	d2 f7       	brpl	.-12     	; 0x264c <_fpadd_parts+0x140>
    2658:	21 50       	subi	r18, 0x01	; 1
    265a:	30 40       	sbci	r19, 0x00	; 0
    265c:	40 40       	sbci	r20, 0x00	; 0
    265e:	50 40       	sbci	r21, 0x00	; 0
    2660:	2a 21       	and	r18, r10
    2662:	3b 21       	and	r19, r11
    2664:	4c 21       	and	r20, r12
    2666:	5d 21       	and	r21, r13
    2668:	21 15       	cp	r18, r1
    266a:	31 05       	cpc	r19, r1
    266c:	41 05       	cpc	r20, r1
    266e:	51 05       	cpc	r21, r1
    2670:	21 f0       	breq	.+8      	; 0x267a <_fpadd_parts+0x16e>
    2672:	21 e0       	ldi	r18, 0x01	; 1
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	40 e0       	ldi	r20, 0x00	; 0
    2678:	50 e0       	ldi	r21, 0x00	; 0
    267a:	59 01       	movw	r10, r18
    267c:	6a 01       	movw	r12, r20
    267e:	a6 28       	or	r10, r6
    2680:	b7 28       	or	r11, r7
    2682:	c8 28       	or	r12, r8
    2684:	d9 28       	or	r13, r9
    2686:	0b c0       	rjmp	.+22     	; 0x269e <_fpadd_parts+0x192>
    2688:	82 15       	cp	r24, r2
    268a:	93 05       	cpc	r25, r3
    268c:	2c f0       	brlt	.+10     	; 0x2698 <_fpadd_parts+0x18c>
    268e:	1c 01       	movw	r2, r24
    2690:	aa 24       	eor	r10, r10
    2692:	bb 24       	eor	r11, r11
    2694:	65 01       	movw	r12, r10
    2696:	03 c0       	rjmp	.+6      	; 0x269e <_fpadd_parts+0x192>
    2698:	ee 24       	eor	r14, r14
    269a:	ff 24       	eor	r15, r15
    269c:	87 01       	movw	r16, r14
    269e:	11 96       	adiw	r26, 0x01	; 1
    26a0:	9c 91       	ld	r25, X
    26a2:	d2 01       	movw	r26, r4
    26a4:	11 96       	adiw	r26, 0x01	; 1
    26a6:	8c 91       	ld	r24, X
    26a8:	98 17       	cp	r25, r24
    26aa:	09 f4       	brne	.+2      	; 0x26ae <_fpadd_parts+0x1a2>
    26ac:	45 c0       	rjmp	.+138    	; 0x2738 <_fpadd_parts+0x22c>
    26ae:	99 23       	and	r25, r25
    26b0:	39 f0       	breq	.+14     	; 0x26c0 <_fpadd_parts+0x1b4>
    26b2:	a8 01       	movw	r20, r16
    26b4:	97 01       	movw	r18, r14
    26b6:	2a 19       	sub	r18, r10
    26b8:	3b 09       	sbc	r19, r11
    26ba:	4c 09       	sbc	r20, r12
    26bc:	5d 09       	sbc	r21, r13
    26be:	06 c0       	rjmp	.+12     	; 0x26cc <_fpadd_parts+0x1c0>
    26c0:	a6 01       	movw	r20, r12
    26c2:	95 01       	movw	r18, r10
    26c4:	2e 19       	sub	r18, r14
    26c6:	3f 09       	sbc	r19, r15
    26c8:	40 0b       	sbc	r20, r16
    26ca:	51 0b       	sbc	r21, r17
    26cc:	57 fd       	sbrc	r21, 7
    26ce:	08 c0       	rjmp	.+16     	; 0x26e0 <_fpadd_parts+0x1d4>
    26d0:	11 82       	std	Z+1, r1	; 0x01
    26d2:	33 82       	std	Z+3, r3	; 0x03
    26d4:	22 82       	std	Z+2, r2	; 0x02
    26d6:	24 83       	std	Z+4, r18	; 0x04
    26d8:	35 83       	std	Z+5, r19	; 0x05
    26da:	46 83       	std	Z+6, r20	; 0x06
    26dc:	57 83       	std	Z+7, r21	; 0x07
    26de:	1d c0       	rjmp	.+58     	; 0x271a <_fpadd_parts+0x20e>
    26e0:	81 e0       	ldi	r24, 0x01	; 1
    26e2:	81 83       	std	Z+1, r24	; 0x01
    26e4:	33 82       	std	Z+3, r3	; 0x03
    26e6:	22 82       	std	Z+2, r2	; 0x02
    26e8:	88 27       	eor	r24, r24
    26ea:	99 27       	eor	r25, r25
    26ec:	dc 01       	movw	r26, r24
    26ee:	82 1b       	sub	r24, r18
    26f0:	93 0b       	sbc	r25, r19
    26f2:	a4 0b       	sbc	r26, r20
    26f4:	b5 0b       	sbc	r27, r21
    26f6:	84 83       	std	Z+4, r24	; 0x04
    26f8:	95 83       	std	Z+5, r25	; 0x05
    26fa:	a6 83       	std	Z+6, r26	; 0x06
    26fc:	b7 83       	std	Z+7, r27	; 0x07
    26fe:	0d c0       	rjmp	.+26     	; 0x271a <_fpadd_parts+0x20e>
    2700:	22 0f       	add	r18, r18
    2702:	33 1f       	adc	r19, r19
    2704:	44 1f       	adc	r20, r20
    2706:	55 1f       	adc	r21, r21
    2708:	24 83       	std	Z+4, r18	; 0x04
    270a:	35 83       	std	Z+5, r19	; 0x05
    270c:	46 83       	std	Z+6, r20	; 0x06
    270e:	57 83       	std	Z+7, r21	; 0x07
    2710:	82 81       	ldd	r24, Z+2	; 0x02
    2712:	93 81       	ldd	r25, Z+3	; 0x03
    2714:	01 97       	sbiw	r24, 0x01	; 1
    2716:	93 83       	std	Z+3, r25	; 0x03
    2718:	82 83       	std	Z+2, r24	; 0x02
    271a:	24 81       	ldd	r18, Z+4	; 0x04
    271c:	35 81       	ldd	r19, Z+5	; 0x05
    271e:	46 81       	ldd	r20, Z+6	; 0x06
    2720:	57 81       	ldd	r21, Z+7	; 0x07
    2722:	da 01       	movw	r26, r20
    2724:	c9 01       	movw	r24, r18
    2726:	01 97       	sbiw	r24, 0x01	; 1
    2728:	a1 09       	sbc	r26, r1
    272a:	b1 09       	sbc	r27, r1
    272c:	8f 5f       	subi	r24, 0xFF	; 255
    272e:	9f 4f       	sbci	r25, 0xFF	; 255
    2730:	af 4f       	sbci	r26, 0xFF	; 255
    2732:	bf 43       	sbci	r27, 0x3F	; 63
    2734:	28 f3       	brcs	.-54     	; 0x2700 <_fpadd_parts+0x1f4>
    2736:	0b c0       	rjmp	.+22     	; 0x274e <_fpadd_parts+0x242>
    2738:	91 83       	std	Z+1, r25	; 0x01
    273a:	33 82       	std	Z+3, r3	; 0x03
    273c:	22 82       	std	Z+2, r2	; 0x02
    273e:	ea 0c       	add	r14, r10
    2740:	fb 1c       	adc	r15, r11
    2742:	0c 1d       	adc	r16, r12
    2744:	1d 1d       	adc	r17, r13
    2746:	e4 82       	std	Z+4, r14	; 0x04
    2748:	f5 82       	std	Z+5, r15	; 0x05
    274a:	06 83       	std	Z+6, r16	; 0x06
    274c:	17 83       	std	Z+7, r17	; 0x07
    274e:	83 e0       	ldi	r24, 0x03	; 3
    2750:	80 83       	st	Z, r24
    2752:	24 81       	ldd	r18, Z+4	; 0x04
    2754:	35 81       	ldd	r19, Z+5	; 0x05
    2756:	46 81       	ldd	r20, Z+6	; 0x06
    2758:	57 81       	ldd	r21, Z+7	; 0x07
    275a:	57 ff       	sbrs	r21, 7
    275c:	1a c0       	rjmp	.+52     	; 0x2792 <_fpadd_parts+0x286>
    275e:	c9 01       	movw	r24, r18
    2760:	aa 27       	eor	r26, r26
    2762:	97 fd       	sbrc	r25, 7
    2764:	a0 95       	com	r26
    2766:	ba 2f       	mov	r27, r26
    2768:	81 70       	andi	r24, 0x01	; 1
    276a:	90 70       	andi	r25, 0x00	; 0
    276c:	a0 70       	andi	r26, 0x00	; 0
    276e:	b0 70       	andi	r27, 0x00	; 0
    2770:	56 95       	lsr	r21
    2772:	47 95       	ror	r20
    2774:	37 95       	ror	r19
    2776:	27 95       	ror	r18
    2778:	82 2b       	or	r24, r18
    277a:	93 2b       	or	r25, r19
    277c:	a4 2b       	or	r26, r20
    277e:	b5 2b       	or	r27, r21
    2780:	84 83       	std	Z+4, r24	; 0x04
    2782:	95 83       	std	Z+5, r25	; 0x05
    2784:	a6 83       	std	Z+6, r26	; 0x06
    2786:	b7 83       	std	Z+7, r27	; 0x07
    2788:	82 81       	ldd	r24, Z+2	; 0x02
    278a:	93 81       	ldd	r25, Z+3	; 0x03
    278c:	01 96       	adiw	r24, 0x01	; 1
    278e:	93 83       	std	Z+3, r25	; 0x03
    2790:	82 83       	std	Z+2, r24	; 0x02
    2792:	df 01       	movw	r26, r30
    2794:	01 c0       	rjmp	.+2      	; 0x2798 <_fpadd_parts+0x28c>
    2796:	d2 01       	movw	r26, r4
    2798:	cd 01       	movw	r24, r26
    279a:	cd b7       	in	r28, 0x3d	; 61
    279c:	de b7       	in	r29, 0x3e	; 62
    279e:	e2 e1       	ldi	r30, 0x12	; 18
    27a0:	0c 94 c9 19 	jmp	0x3392	; 0x3392 <__epilogue_restores__>

000027a4 <__subsf3>:
    27a4:	a0 e2       	ldi	r26, 0x20	; 32
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	e8 ed       	ldi	r30, 0xD8	; 216
    27aa:	f3 e1       	ldi	r31, 0x13	; 19
    27ac:	0c 94 b9 19 	jmp	0x3372	; 0x3372 <__prologue_saves__+0x18>
    27b0:	69 83       	std	Y+1, r22	; 0x01
    27b2:	7a 83       	std	Y+2, r23	; 0x02
    27b4:	8b 83       	std	Y+3, r24	; 0x03
    27b6:	9c 83       	std	Y+4, r25	; 0x04
    27b8:	2d 83       	std	Y+5, r18	; 0x05
    27ba:	3e 83       	std	Y+6, r19	; 0x06
    27bc:	4f 83       	std	Y+7, r20	; 0x07
    27be:	58 87       	std	Y+8, r21	; 0x08
    27c0:	e9 e0       	ldi	r30, 0x09	; 9
    27c2:	ee 2e       	mov	r14, r30
    27c4:	f1 2c       	mov	r15, r1
    27c6:	ec 0e       	add	r14, r28
    27c8:	fd 1e       	adc	r15, r29
    27ca:	ce 01       	movw	r24, r28
    27cc:	01 96       	adiw	r24, 0x01	; 1
    27ce:	b7 01       	movw	r22, r14
    27d0:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    27d4:	8e 01       	movw	r16, r28
    27d6:	0f 5e       	subi	r16, 0xEF	; 239
    27d8:	1f 4f       	sbci	r17, 0xFF	; 255
    27da:	ce 01       	movw	r24, r28
    27dc:	05 96       	adiw	r24, 0x05	; 5
    27de:	b8 01       	movw	r22, r16
    27e0:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    27e4:	8a 89       	ldd	r24, Y+18	; 0x12
    27e6:	91 e0       	ldi	r25, 0x01	; 1
    27e8:	89 27       	eor	r24, r25
    27ea:	8a 8b       	std	Y+18, r24	; 0x12
    27ec:	c7 01       	movw	r24, r14
    27ee:	b8 01       	movw	r22, r16
    27f0:	ae 01       	movw	r20, r28
    27f2:	47 5e       	subi	r20, 0xE7	; 231
    27f4:	5f 4f       	sbci	r21, 0xFF	; 255
    27f6:	0e 94 86 12 	call	0x250c	; 0x250c <_fpadd_parts>
    27fa:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    27fe:	a0 96       	adiw	r28, 0x20	; 32
    2800:	e6 e0       	ldi	r30, 0x06	; 6
    2802:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <__epilogue_restores__+0x18>

00002806 <__addsf3>:
    2806:	a0 e2       	ldi	r26, 0x20	; 32
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	e9 e0       	ldi	r30, 0x09	; 9
    280c:	f4 e1       	ldi	r31, 0x14	; 20
    280e:	0c 94 b9 19 	jmp	0x3372	; 0x3372 <__prologue_saves__+0x18>
    2812:	69 83       	std	Y+1, r22	; 0x01
    2814:	7a 83       	std	Y+2, r23	; 0x02
    2816:	8b 83       	std	Y+3, r24	; 0x03
    2818:	9c 83       	std	Y+4, r25	; 0x04
    281a:	2d 83       	std	Y+5, r18	; 0x05
    281c:	3e 83       	std	Y+6, r19	; 0x06
    281e:	4f 83       	std	Y+7, r20	; 0x07
    2820:	58 87       	std	Y+8, r21	; 0x08
    2822:	f9 e0       	ldi	r31, 0x09	; 9
    2824:	ef 2e       	mov	r14, r31
    2826:	f1 2c       	mov	r15, r1
    2828:	ec 0e       	add	r14, r28
    282a:	fd 1e       	adc	r15, r29
    282c:	ce 01       	movw	r24, r28
    282e:	01 96       	adiw	r24, 0x01	; 1
    2830:	b7 01       	movw	r22, r14
    2832:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2836:	8e 01       	movw	r16, r28
    2838:	0f 5e       	subi	r16, 0xEF	; 239
    283a:	1f 4f       	sbci	r17, 0xFF	; 255
    283c:	ce 01       	movw	r24, r28
    283e:	05 96       	adiw	r24, 0x05	; 5
    2840:	b8 01       	movw	r22, r16
    2842:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2846:	c7 01       	movw	r24, r14
    2848:	b8 01       	movw	r22, r16
    284a:	ae 01       	movw	r20, r28
    284c:	47 5e       	subi	r20, 0xE7	; 231
    284e:	5f 4f       	sbci	r21, 0xFF	; 255
    2850:	0e 94 86 12 	call	0x250c	; 0x250c <_fpadd_parts>
    2854:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    2858:	a0 96       	adiw	r28, 0x20	; 32
    285a:	e6 e0       	ldi	r30, 0x06	; 6
    285c:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <__epilogue_restores__+0x18>

00002860 <__mulsf3>:
    2860:	a0 e2       	ldi	r26, 0x20	; 32
    2862:	b0 e0       	ldi	r27, 0x00	; 0
    2864:	e6 e3       	ldi	r30, 0x36	; 54
    2866:	f4 e1       	ldi	r31, 0x14	; 20
    2868:	0c 94 ad 19 	jmp	0x335a	; 0x335a <__prologue_saves__>
    286c:	69 83       	std	Y+1, r22	; 0x01
    286e:	7a 83       	std	Y+2, r23	; 0x02
    2870:	8b 83       	std	Y+3, r24	; 0x03
    2872:	9c 83       	std	Y+4, r25	; 0x04
    2874:	2d 83       	std	Y+5, r18	; 0x05
    2876:	3e 83       	std	Y+6, r19	; 0x06
    2878:	4f 83       	std	Y+7, r20	; 0x07
    287a:	58 87       	std	Y+8, r21	; 0x08
    287c:	ce 01       	movw	r24, r28
    287e:	01 96       	adiw	r24, 0x01	; 1
    2880:	be 01       	movw	r22, r28
    2882:	67 5f       	subi	r22, 0xF7	; 247
    2884:	7f 4f       	sbci	r23, 0xFF	; 255
    2886:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    288a:	ce 01       	movw	r24, r28
    288c:	05 96       	adiw	r24, 0x05	; 5
    288e:	be 01       	movw	r22, r28
    2890:	6f 5e       	subi	r22, 0xEF	; 239
    2892:	7f 4f       	sbci	r23, 0xFF	; 255
    2894:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2898:	99 85       	ldd	r25, Y+9	; 0x09
    289a:	92 30       	cpi	r25, 0x02	; 2
    289c:	88 f0       	brcs	.+34     	; 0x28c0 <__mulsf3+0x60>
    289e:	89 89       	ldd	r24, Y+17	; 0x11
    28a0:	82 30       	cpi	r24, 0x02	; 2
    28a2:	c8 f0       	brcs	.+50     	; 0x28d6 <__mulsf3+0x76>
    28a4:	94 30       	cpi	r25, 0x04	; 4
    28a6:	19 f4       	brne	.+6      	; 0x28ae <__mulsf3+0x4e>
    28a8:	82 30       	cpi	r24, 0x02	; 2
    28aa:	51 f4       	brne	.+20     	; 0x28c0 <__mulsf3+0x60>
    28ac:	04 c0       	rjmp	.+8      	; 0x28b6 <__mulsf3+0x56>
    28ae:	84 30       	cpi	r24, 0x04	; 4
    28b0:	29 f4       	brne	.+10     	; 0x28bc <__mulsf3+0x5c>
    28b2:	92 30       	cpi	r25, 0x02	; 2
    28b4:	81 f4       	brne	.+32     	; 0x28d6 <__mulsf3+0x76>
    28b6:	86 e0       	ldi	r24, 0x06	; 6
    28b8:	92 e0       	ldi	r25, 0x02	; 2
    28ba:	c6 c0       	rjmp	.+396    	; 0x2a48 <__mulsf3+0x1e8>
    28bc:	92 30       	cpi	r25, 0x02	; 2
    28be:	49 f4       	brne	.+18     	; 0x28d2 <__mulsf3+0x72>
    28c0:	20 e0       	ldi	r18, 0x00	; 0
    28c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    28c4:	8a 89       	ldd	r24, Y+18	; 0x12
    28c6:	98 13       	cpse	r25, r24
    28c8:	21 e0       	ldi	r18, 0x01	; 1
    28ca:	2a 87       	std	Y+10, r18	; 0x0a
    28cc:	ce 01       	movw	r24, r28
    28ce:	09 96       	adiw	r24, 0x09	; 9
    28d0:	bb c0       	rjmp	.+374    	; 0x2a48 <__mulsf3+0x1e8>
    28d2:	82 30       	cpi	r24, 0x02	; 2
    28d4:	49 f4       	brne	.+18     	; 0x28e8 <__mulsf3+0x88>
    28d6:	20 e0       	ldi	r18, 0x00	; 0
    28d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    28da:	8a 89       	ldd	r24, Y+18	; 0x12
    28dc:	98 13       	cpse	r25, r24
    28de:	21 e0       	ldi	r18, 0x01	; 1
    28e0:	2a 8b       	std	Y+18, r18	; 0x12
    28e2:	ce 01       	movw	r24, r28
    28e4:	41 96       	adiw	r24, 0x11	; 17
    28e6:	b0 c0       	rjmp	.+352    	; 0x2a48 <__mulsf3+0x1e8>
    28e8:	2d 84       	ldd	r2, Y+13	; 0x0d
    28ea:	3e 84       	ldd	r3, Y+14	; 0x0e
    28ec:	4f 84       	ldd	r4, Y+15	; 0x0f
    28ee:	58 88       	ldd	r5, Y+16	; 0x10
    28f0:	6d 88       	ldd	r6, Y+21	; 0x15
    28f2:	7e 88       	ldd	r7, Y+22	; 0x16
    28f4:	8f 88       	ldd	r8, Y+23	; 0x17
    28f6:	98 8c       	ldd	r9, Y+24	; 0x18
    28f8:	ee 24       	eor	r14, r14
    28fa:	ff 24       	eor	r15, r15
    28fc:	87 01       	movw	r16, r14
    28fe:	aa 24       	eor	r10, r10
    2900:	bb 24       	eor	r11, r11
    2902:	65 01       	movw	r12, r10
    2904:	40 e0       	ldi	r20, 0x00	; 0
    2906:	50 e0       	ldi	r21, 0x00	; 0
    2908:	60 e0       	ldi	r22, 0x00	; 0
    290a:	70 e0       	ldi	r23, 0x00	; 0
    290c:	e0 e0       	ldi	r30, 0x00	; 0
    290e:	f0 e0       	ldi	r31, 0x00	; 0
    2910:	c1 01       	movw	r24, r2
    2912:	81 70       	andi	r24, 0x01	; 1
    2914:	90 70       	andi	r25, 0x00	; 0
    2916:	89 2b       	or	r24, r25
    2918:	e9 f0       	breq	.+58     	; 0x2954 <__mulsf3+0xf4>
    291a:	e6 0c       	add	r14, r6
    291c:	f7 1c       	adc	r15, r7
    291e:	08 1d       	adc	r16, r8
    2920:	19 1d       	adc	r17, r9
    2922:	9a 01       	movw	r18, r20
    2924:	ab 01       	movw	r20, r22
    2926:	2a 0d       	add	r18, r10
    2928:	3b 1d       	adc	r19, r11
    292a:	4c 1d       	adc	r20, r12
    292c:	5d 1d       	adc	r21, r13
    292e:	80 e0       	ldi	r24, 0x00	; 0
    2930:	90 e0       	ldi	r25, 0x00	; 0
    2932:	a0 e0       	ldi	r26, 0x00	; 0
    2934:	b0 e0       	ldi	r27, 0x00	; 0
    2936:	e6 14       	cp	r14, r6
    2938:	f7 04       	cpc	r15, r7
    293a:	08 05       	cpc	r16, r8
    293c:	19 05       	cpc	r17, r9
    293e:	20 f4       	brcc	.+8      	; 0x2948 <__mulsf3+0xe8>
    2940:	81 e0       	ldi	r24, 0x01	; 1
    2942:	90 e0       	ldi	r25, 0x00	; 0
    2944:	a0 e0       	ldi	r26, 0x00	; 0
    2946:	b0 e0       	ldi	r27, 0x00	; 0
    2948:	ba 01       	movw	r22, r20
    294a:	a9 01       	movw	r20, r18
    294c:	48 0f       	add	r20, r24
    294e:	59 1f       	adc	r21, r25
    2950:	6a 1f       	adc	r22, r26
    2952:	7b 1f       	adc	r23, r27
    2954:	aa 0c       	add	r10, r10
    2956:	bb 1c       	adc	r11, r11
    2958:	cc 1c       	adc	r12, r12
    295a:	dd 1c       	adc	r13, r13
    295c:	97 fe       	sbrs	r9, 7
    295e:	08 c0       	rjmp	.+16     	; 0x2970 <__mulsf3+0x110>
    2960:	81 e0       	ldi	r24, 0x01	; 1
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	a0 e0       	ldi	r26, 0x00	; 0
    2966:	b0 e0       	ldi	r27, 0x00	; 0
    2968:	a8 2a       	or	r10, r24
    296a:	b9 2a       	or	r11, r25
    296c:	ca 2a       	or	r12, r26
    296e:	db 2a       	or	r13, r27
    2970:	31 96       	adiw	r30, 0x01	; 1
    2972:	e0 32       	cpi	r30, 0x20	; 32
    2974:	f1 05       	cpc	r31, r1
    2976:	49 f0       	breq	.+18     	; 0x298a <__mulsf3+0x12a>
    2978:	66 0c       	add	r6, r6
    297a:	77 1c       	adc	r7, r7
    297c:	88 1c       	adc	r8, r8
    297e:	99 1c       	adc	r9, r9
    2980:	56 94       	lsr	r5
    2982:	47 94       	ror	r4
    2984:	37 94       	ror	r3
    2986:	27 94       	ror	r2
    2988:	c3 cf       	rjmp	.-122    	; 0x2910 <__mulsf3+0xb0>
    298a:	fa 85       	ldd	r31, Y+10	; 0x0a
    298c:	ea 89       	ldd	r30, Y+18	; 0x12
    298e:	2b 89       	ldd	r18, Y+19	; 0x13
    2990:	3c 89       	ldd	r19, Y+20	; 0x14
    2992:	8b 85       	ldd	r24, Y+11	; 0x0b
    2994:	9c 85       	ldd	r25, Y+12	; 0x0c
    2996:	28 0f       	add	r18, r24
    2998:	39 1f       	adc	r19, r25
    299a:	2e 5f       	subi	r18, 0xFE	; 254
    299c:	3f 4f       	sbci	r19, 0xFF	; 255
    299e:	17 c0       	rjmp	.+46     	; 0x29ce <__mulsf3+0x16e>
    29a0:	ca 01       	movw	r24, r20
    29a2:	81 70       	andi	r24, 0x01	; 1
    29a4:	90 70       	andi	r25, 0x00	; 0
    29a6:	89 2b       	or	r24, r25
    29a8:	61 f0       	breq	.+24     	; 0x29c2 <__mulsf3+0x162>
    29aa:	16 95       	lsr	r17
    29ac:	07 95       	ror	r16
    29ae:	f7 94       	ror	r15
    29b0:	e7 94       	ror	r14
    29b2:	80 e0       	ldi	r24, 0x00	; 0
    29b4:	90 e0       	ldi	r25, 0x00	; 0
    29b6:	a0 e0       	ldi	r26, 0x00	; 0
    29b8:	b0 e8       	ldi	r27, 0x80	; 128
    29ba:	e8 2a       	or	r14, r24
    29bc:	f9 2a       	or	r15, r25
    29be:	0a 2b       	or	r16, r26
    29c0:	1b 2b       	or	r17, r27
    29c2:	76 95       	lsr	r23
    29c4:	67 95       	ror	r22
    29c6:	57 95       	ror	r21
    29c8:	47 95       	ror	r20
    29ca:	2f 5f       	subi	r18, 0xFF	; 255
    29cc:	3f 4f       	sbci	r19, 0xFF	; 255
    29ce:	77 fd       	sbrc	r23, 7
    29d0:	e7 cf       	rjmp	.-50     	; 0x29a0 <__mulsf3+0x140>
    29d2:	0c c0       	rjmp	.+24     	; 0x29ec <__mulsf3+0x18c>
    29d4:	44 0f       	add	r20, r20
    29d6:	55 1f       	adc	r21, r21
    29d8:	66 1f       	adc	r22, r22
    29da:	77 1f       	adc	r23, r23
    29dc:	17 fd       	sbrc	r17, 7
    29de:	41 60       	ori	r20, 0x01	; 1
    29e0:	ee 0c       	add	r14, r14
    29e2:	ff 1c       	adc	r15, r15
    29e4:	00 1f       	adc	r16, r16
    29e6:	11 1f       	adc	r17, r17
    29e8:	21 50       	subi	r18, 0x01	; 1
    29ea:	30 40       	sbci	r19, 0x00	; 0
    29ec:	40 30       	cpi	r20, 0x00	; 0
    29ee:	90 e0       	ldi	r25, 0x00	; 0
    29f0:	59 07       	cpc	r21, r25
    29f2:	90 e0       	ldi	r25, 0x00	; 0
    29f4:	69 07       	cpc	r22, r25
    29f6:	90 e4       	ldi	r25, 0x40	; 64
    29f8:	79 07       	cpc	r23, r25
    29fa:	60 f3       	brcs	.-40     	; 0x29d4 <__mulsf3+0x174>
    29fc:	2b 8f       	std	Y+27, r18	; 0x1b
    29fe:	3c 8f       	std	Y+28, r19	; 0x1c
    2a00:	db 01       	movw	r26, r22
    2a02:	ca 01       	movw	r24, r20
    2a04:	8f 77       	andi	r24, 0x7F	; 127
    2a06:	90 70       	andi	r25, 0x00	; 0
    2a08:	a0 70       	andi	r26, 0x00	; 0
    2a0a:	b0 70       	andi	r27, 0x00	; 0
    2a0c:	80 34       	cpi	r24, 0x40	; 64
    2a0e:	91 05       	cpc	r25, r1
    2a10:	a1 05       	cpc	r26, r1
    2a12:	b1 05       	cpc	r27, r1
    2a14:	61 f4       	brne	.+24     	; 0x2a2e <__mulsf3+0x1ce>
    2a16:	47 fd       	sbrc	r20, 7
    2a18:	0a c0       	rjmp	.+20     	; 0x2a2e <__mulsf3+0x1ce>
    2a1a:	e1 14       	cp	r14, r1
    2a1c:	f1 04       	cpc	r15, r1
    2a1e:	01 05       	cpc	r16, r1
    2a20:	11 05       	cpc	r17, r1
    2a22:	29 f0       	breq	.+10     	; 0x2a2e <__mulsf3+0x1ce>
    2a24:	40 5c       	subi	r20, 0xC0	; 192
    2a26:	5f 4f       	sbci	r21, 0xFF	; 255
    2a28:	6f 4f       	sbci	r22, 0xFF	; 255
    2a2a:	7f 4f       	sbci	r23, 0xFF	; 255
    2a2c:	40 78       	andi	r20, 0x80	; 128
    2a2e:	1a 8e       	std	Y+26, r1	; 0x1a
    2a30:	fe 17       	cp	r31, r30
    2a32:	11 f0       	breq	.+4      	; 0x2a38 <__mulsf3+0x1d8>
    2a34:	81 e0       	ldi	r24, 0x01	; 1
    2a36:	8a 8f       	std	Y+26, r24	; 0x1a
    2a38:	4d 8f       	std	Y+29, r20	; 0x1d
    2a3a:	5e 8f       	std	Y+30, r21	; 0x1e
    2a3c:	6f 8f       	std	Y+31, r22	; 0x1f
    2a3e:	78 a3       	std	Y+32, r23	; 0x20
    2a40:	83 e0       	ldi	r24, 0x03	; 3
    2a42:	89 8f       	std	Y+25, r24	; 0x19
    2a44:	ce 01       	movw	r24, r28
    2a46:	49 96       	adiw	r24, 0x19	; 25
    2a48:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    2a4c:	a0 96       	adiw	r28, 0x20	; 32
    2a4e:	e2 e1       	ldi	r30, 0x12	; 18
    2a50:	0c 94 c9 19 	jmp	0x3392	; 0x3392 <__epilogue_restores__>

00002a54 <__divsf3>:
    2a54:	a8 e1       	ldi	r26, 0x18	; 24
    2a56:	b0 e0       	ldi	r27, 0x00	; 0
    2a58:	e0 e3       	ldi	r30, 0x30	; 48
    2a5a:	f5 e1       	ldi	r31, 0x15	; 21
    2a5c:	0c 94 b5 19 	jmp	0x336a	; 0x336a <__prologue_saves__+0x10>
    2a60:	69 83       	std	Y+1, r22	; 0x01
    2a62:	7a 83       	std	Y+2, r23	; 0x02
    2a64:	8b 83       	std	Y+3, r24	; 0x03
    2a66:	9c 83       	std	Y+4, r25	; 0x04
    2a68:	2d 83       	std	Y+5, r18	; 0x05
    2a6a:	3e 83       	std	Y+6, r19	; 0x06
    2a6c:	4f 83       	std	Y+7, r20	; 0x07
    2a6e:	58 87       	std	Y+8, r21	; 0x08
    2a70:	b9 e0       	ldi	r27, 0x09	; 9
    2a72:	eb 2e       	mov	r14, r27
    2a74:	f1 2c       	mov	r15, r1
    2a76:	ec 0e       	add	r14, r28
    2a78:	fd 1e       	adc	r15, r29
    2a7a:	ce 01       	movw	r24, r28
    2a7c:	01 96       	adiw	r24, 0x01	; 1
    2a7e:	b7 01       	movw	r22, r14
    2a80:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2a84:	8e 01       	movw	r16, r28
    2a86:	0f 5e       	subi	r16, 0xEF	; 239
    2a88:	1f 4f       	sbci	r17, 0xFF	; 255
    2a8a:	ce 01       	movw	r24, r28
    2a8c:	05 96       	adiw	r24, 0x05	; 5
    2a8e:	b8 01       	movw	r22, r16
    2a90:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2a94:	29 85       	ldd	r18, Y+9	; 0x09
    2a96:	22 30       	cpi	r18, 0x02	; 2
    2a98:	08 f4       	brcc	.+2      	; 0x2a9c <__divsf3+0x48>
    2a9a:	7e c0       	rjmp	.+252    	; 0x2b98 <__divsf3+0x144>
    2a9c:	39 89       	ldd	r19, Y+17	; 0x11
    2a9e:	32 30       	cpi	r19, 0x02	; 2
    2aa0:	10 f4       	brcc	.+4      	; 0x2aa6 <__divsf3+0x52>
    2aa2:	b8 01       	movw	r22, r16
    2aa4:	7c c0       	rjmp	.+248    	; 0x2b9e <__divsf3+0x14a>
    2aa6:	8a 85       	ldd	r24, Y+10	; 0x0a
    2aa8:	9a 89       	ldd	r25, Y+18	; 0x12
    2aaa:	89 27       	eor	r24, r25
    2aac:	8a 87       	std	Y+10, r24	; 0x0a
    2aae:	24 30       	cpi	r18, 0x04	; 4
    2ab0:	11 f0       	breq	.+4      	; 0x2ab6 <__divsf3+0x62>
    2ab2:	22 30       	cpi	r18, 0x02	; 2
    2ab4:	31 f4       	brne	.+12     	; 0x2ac2 <__divsf3+0x6e>
    2ab6:	23 17       	cp	r18, r19
    2ab8:	09 f0       	breq	.+2      	; 0x2abc <__divsf3+0x68>
    2aba:	6e c0       	rjmp	.+220    	; 0x2b98 <__divsf3+0x144>
    2abc:	66 e0       	ldi	r22, 0x06	; 6
    2abe:	72 e0       	ldi	r23, 0x02	; 2
    2ac0:	6e c0       	rjmp	.+220    	; 0x2b9e <__divsf3+0x14a>
    2ac2:	34 30       	cpi	r19, 0x04	; 4
    2ac4:	39 f4       	brne	.+14     	; 0x2ad4 <__divsf3+0x80>
    2ac6:	1d 86       	std	Y+13, r1	; 0x0d
    2ac8:	1e 86       	std	Y+14, r1	; 0x0e
    2aca:	1f 86       	std	Y+15, r1	; 0x0f
    2acc:	18 8a       	std	Y+16, r1	; 0x10
    2ace:	1c 86       	std	Y+12, r1	; 0x0c
    2ad0:	1b 86       	std	Y+11, r1	; 0x0b
    2ad2:	04 c0       	rjmp	.+8      	; 0x2adc <__divsf3+0x88>
    2ad4:	32 30       	cpi	r19, 0x02	; 2
    2ad6:	21 f4       	brne	.+8      	; 0x2ae0 <__divsf3+0x8c>
    2ad8:	84 e0       	ldi	r24, 0x04	; 4
    2ada:	89 87       	std	Y+9, r24	; 0x09
    2adc:	b7 01       	movw	r22, r14
    2ade:	5f c0       	rjmp	.+190    	; 0x2b9e <__divsf3+0x14a>
    2ae0:	2b 85       	ldd	r18, Y+11	; 0x0b
    2ae2:	3c 85       	ldd	r19, Y+12	; 0x0c
    2ae4:	8b 89       	ldd	r24, Y+19	; 0x13
    2ae6:	9c 89       	ldd	r25, Y+20	; 0x14
    2ae8:	28 1b       	sub	r18, r24
    2aea:	39 0b       	sbc	r19, r25
    2aec:	3c 87       	std	Y+12, r19	; 0x0c
    2aee:	2b 87       	std	Y+11, r18	; 0x0b
    2af0:	ed 84       	ldd	r14, Y+13	; 0x0d
    2af2:	fe 84       	ldd	r15, Y+14	; 0x0e
    2af4:	0f 85       	ldd	r16, Y+15	; 0x0f
    2af6:	18 89       	ldd	r17, Y+16	; 0x10
    2af8:	ad 88       	ldd	r10, Y+21	; 0x15
    2afa:	be 88       	ldd	r11, Y+22	; 0x16
    2afc:	cf 88       	ldd	r12, Y+23	; 0x17
    2afe:	d8 8c       	ldd	r13, Y+24	; 0x18
    2b00:	ea 14       	cp	r14, r10
    2b02:	fb 04       	cpc	r15, r11
    2b04:	0c 05       	cpc	r16, r12
    2b06:	1d 05       	cpc	r17, r13
    2b08:	40 f4       	brcc	.+16     	; 0x2b1a <__divsf3+0xc6>
    2b0a:	ee 0c       	add	r14, r14
    2b0c:	ff 1c       	adc	r15, r15
    2b0e:	00 1f       	adc	r16, r16
    2b10:	11 1f       	adc	r17, r17
    2b12:	21 50       	subi	r18, 0x01	; 1
    2b14:	30 40       	sbci	r19, 0x00	; 0
    2b16:	3c 87       	std	Y+12, r19	; 0x0c
    2b18:	2b 87       	std	Y+11, r18	; 0x0b
    2b1a:	20 e0       	ldi	r18, 0x00	; 0
    2b1c:	30 e0       	ldi	r19, 0x00	; 0
    2b1e:	40 e0       	ldi	r20, 0x00	; 0
    2b20:	50 e0       	ldi	r21, 0x00	; 0
    2b22:	80 e0       	ldi	r24, 0x00	; 0
    2b24:	90 e0       	ldi	r25, 0x00	; 0
    2b26:	a0 e0       	ldi	r26, 0x00	; 0
    2b28:	b0 e4       	ldi	r27, 0x40	; 64
    2b2a:	60 e0       	ldi	r22, 0x00	; 0
    2b2c:	70 e0       	ldi	r23, 0x00	; 0
    2b2e:	ea 14       	cp	r14, r10
    2b30:	fb 04       	cpc	r15, r11
    2b32:	0c 05       	cpc	r16, r12
    2b34:	1d 05       	cpc	r17, r13
    2b36:	40 f0       	brcs	.+16     	; 0x2b48 <__divsf3+0xf4>
    2b38:	28 2b       	or	r18, r24
    2b3a:	39 2b       	or	r19, r25
    2b3c:	4a 2b       	or	r20, r26
    2b3e:	5b 2b       	or	r21, r27
    2b40:	ea 18       	sub	r14, r10
    2b42:	fb 08       	sbc	r15, r11
    2b44:	0c 09       	sbc	r16, r12
    2b46:	1d 09       	sbc	r17, r13
    2b48:	b6 95       	lsr	r27
    2b4a:	a7 95       	ror	r26
    2b4c:	97 95       	ror	r25
    2b4e:	87 95       	ror	r24
    2b50:	ee 0c       	add	r14, r14
    2b52:	ff 1c       	adc	r15, r15
    2b54:	00 1f       	adc	r16, r16
    2b56:	11 1f       	adc	r17, r17
    2b58:	6f 5f       	subi	r22, 0xFF	; 255
    2b5a:	7f 4f       	sbci	r23, 0xFF	; 255
    2b5c:	6f 31       	cpi	r22, 0x1F	; 31
    2b5e:	71 05       	cpc	r23, r1
    2b60:	31 f7       	brne	.-52     	; 0x2b2e <__divsf3+0xda>
    2b62:	da 01       	movw	r26, r20
    2b64:	c9 01       	movw	r24, r18
    2b66:	8f 77       	andi	r24, 0x7F	; 127
    2b68:	90 70       	andi	r25, 0x00	; 0
    2b6a:	a0 70       	andi	r26, 0x00	; 0
    2b6c:	b0 70       	andi	r27, 0x00	; 0
    2b6e:	80 34       	cpi	r24, 0x40	; 64
    2b70:	91 05       	cpc	r25, r1
    2b72:	a1 05       	cpc	r26, r1
    2b74:	b1 05       	cpc	r27, r1
    2b76:	61 f4       	brne	.+24     	; 0x2b90 <__divsf3+0x13c>
    2b78:	27 fd       	sbrc	r18, 7
    2b7a:	0a c0       	rjmp	.+20     	; 0x2b90 <__divsf3+0x13c>
    2b7c:	e1 14       	cp	r14, r1
    2b7e:	f1 04       	cpc	r15, r1
    2b80:	01 05       	cpc	r16, r1
    2b82:	11 05       	cpc	r17, r1
    2b84:	29 f0       	breq	.+10     	; 0x2b90 <__divsf3+0x13c>
    2b86:	20 5c       	subi	r18, 0xC0	; 192
    2b88:	3f 4f       	sbci	r19, 0xFF	; 255
    2b8a:	4f 4f       	sbci	r20, 0xFF	; 255
    2b8c:	5f 4f       	sbci	r21, 0xFF	; 255
    2b8e:	20 78       	andi	r18, 0x80	; 128
    2b90:	2d 87       	std	Y+13, r18	; 0x0d
    2b92:	3e 87       	std	Y+14, r19	; 0x0e
    2b94:	4f 87       	std	Y+15, r20	; 0x0f
    2b96:	58 8b       	std	Y+16, r21	; 0x10
    2b98:	be 01       	movw	r22, r28
    2b9a:	67 5f       	subi	r22, 0xF7	; 247
    2b9c:	7f 4f       	sbci	r23, 0xFF	; 255
    2b9e:	cb 01       	movw	r24, r22
    2ba0:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    2ba4:	68 96       	adiw	r28, 0x18	; 24
    2ba6:	ea e0       	ldi	r30, 0x0A	; 10
    2ba8:	0c 94 d1 19 	jmp	0x33a2	; 0x33a2 <__epilogue_restores__+0x10>

00002bac <__gtsf2>:
    2bac:	a8 e1       	ldi	r26, 0x18	; 24
    2bae:	b0 e0       	ldi	r27, 0x00	; 0
    2bb0:	ec ed       	ldi	r30, 0xDC	; 220
    2bb2:	f5 e1       	ldi	r31, 0x15	; 21
    2bb4:	0c 94 b9 19 	jmp	0x3372	; 0x3372 <__prologue_saves__+0x18>
    2bb8:	69 83       	std	Y+1, r22	; 0x01
    2bba:	7a 83       	std	Y+2, r23	; 0x02
    2bbc:	8b 83       	std	Y+3, r24	; 0x03
    2bbe:	9c 83       	std	Y+4, r25	; 0x04
    2bc0:	2d 83       	std	Y+5, r18	; 0x05
    2bc2:	3e 83       	std	Y+6, r19	; 0x06
    2bc4:	4f 83       	std	Y+7, r20	; 0x07
    2bc6:	58 87       	std	Y+8, r21	; 0x08
    2bc8:	89 e0       	ldi	r24, 0x09	; 9
    2bca:	e8 2e       	mov	r14, r24
    2bcc:	f1 2c       	mov	r15, r1
    2bce:	ec 0e       	add	r14, r28
    2bd0:	fd 1e       	adc	r15, r29
    2bd2:	ce 01       	movw	r24, r28
    2bd4:	01 96       	adiw	r24, 0x01	; 1
    2bd6:	b7 01       	movw	r22, r14
    2bd8:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2bdc:	8e 01       	movw	r16, r28
    2bde:	0f 5e       	subi	r16, 0xEF	; 239
    2be0:	1f 4f       	sbci	r17, 0xFF	; 255
    2be2:	ce 01       	movw	r24, r28
    2be4:	05 96       	adiw	r24, 0x05	; 5
    2be6:	b8 01       	movw	r22, r16
    2be8:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2bec:	89 85       	ldd	r24, Y+9	; 0x09
    2bee:	82 30       	cpi	r24, 0x02	; 2
    2bf0:	40 f0       	brcs	.+16     	; 0x2c02 <__gtsf2+0x56>
    2bf2:	89 89       	ldd	r24, Y+17	; 0x11
    2bf4:	82 30       	cpi	r24, 0x02	; 2
    2bf6:	28 f0       	brcs	.+10     	; 0x2c02 <__gtsf2+0x56>
    2bf8:	c7 01       	movw	r24, r14
    2bfa:	b8 01       	movw	r22, r16
    2bfc:	0e 94 2d 19 	call	0x325a	; 0x325a <__fpcmp_parts_f>
    2c00:	01 c0       	rjmp	.+2      	; 0x2c04 <__gtsf2+0x58>
    2c02:	8f ef       	ldi	r24, 0xFF	; 255
    2c04:	68 96       	adiw	r28, 0x18	; 24
    2c06:	e6 e0       	ldi	r30, 0x06	; 6
    2c08:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <__epilogue_restores__+0x18>

00002c0c <__gesf2>:
    2c0c:	a8 e1       	ldi	r26, 0x18	; 24
    2c0e:	b0 e0       	ldi	r27, 0x00	; 0
    2c10:	ec e0       	ldi	r30, 0x0C	; 12
    2c12:	f6 e1       	ldi	r31, 0x16	; 22
    2c14:	0c 94 b9 19 	jmp	0x3372	; 0x3372 <__prologue_saves__+0x18>
    2c18:	69 83       	std	Y+1, r22	; 0x01
    2c1a:	7a 83       	std	Y+2, r23	; 0x02
    2c1c:	8b 83       	std	Y+3, r24	; 0x03
    2c1e:	9c 83       	std	Y+4, r25	; 0x04
    2c20:	2d 83       	std	Y+5, r18	; 0x05
    2c22:	3e 83       	std	Y+6, r19	; 0x06
    2c24:	4f 83       	std	Y+7, r20	; 0x07
    2c26:	58 87       	std	Y+8, r21	; 0x08
    2c28:	89 e0       	ldi	r24, 0x09	; 9
    2c2a:	e8 2e       	mov	r14, r24
    2c2c:	f1 2c       	mov	r15, r1
    2c2e:	ec 0e       	add	r14, r28
    2c30:	fd 1e       	adc	r15, r29
    2c32:	ce 01       	movw	r24, r28
    2c34:	01 96       	adiw	r24, 0x01	; 1
    2c36:	b7 01       	movw	r22, r14
    2c38:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2c3c:	8e 01       	movw	r16, r28
    2c3e:	0f 5e       	subi	r16, 0xEF	; 239
    2c40:	1f 4f       	sbci	r17, 0xFF	; 255
    2c42:	ce 01       	movw	r24, r28
    2c44:	05 96       	adiw	r24, 0x05	; 5
    2c46:	b8 01       	movw	r22, r16
    2c48:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2c4c:	89 85       	ldd	r24, Y+9	; 0x09
    2c4e:	82 30       	cpi	r24, 0x02	; 2
    2c50:	40 f0       	brcs	.+16     	; 0x2c62 <__gesf2+0x56>
    2c52:	89 89       	ldd	r24, Y+17	; 0x11
    2c54:	82 30       	cpi	r24, 0x02	; 2
    2c56:	28 f0       	brcs	.+10     	; 0x2c62 <__gesf2+0x56>
    2c58:	c7 01       	movw	r24, r14
    2c5a:	b8 01       	movw	r22, r16
    2c5c:	0e 94 2d 19 	call	0x325a	; 0x325a <__fpcmp_parts_f>
    2c60:	01 c0       	rjmp	.+2      	; 0x2c64 <__gesf2+0x58>
    2c62:	8f ef       	ldi	r24, 0xFF	; 255
    2c64:	68 96       	adiw	r28, 0x18	; 24
    2c66:	e6 e0       	ldi	r30, 0x06	; 6
    2c68:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <__epilogue_restores__+0x18>

00002c6c <__ltsf2>:
    2c6c:	a8 e1       	ldi	r26, 0x18	; 24
    2c6e:	b0 e0       	ldi	r27, 0x00	; 0
    2c70:	ec e3       	ldi	r30, 0x3C	; 60
    2c72:	f6 e1       	ldi	r31, 0x16	; 22
    2c74:	0c 94 b9 19 	jmp	0x3372	; 0x3372 <__prologue_saves__+0x18>
    2c78:	69 83       	std	Y+1, r22	; 0x01
    2c7a:	7a 83       	std	Y+2, r23	; 0x02
    2c7c:	8b 83       	std	Y+3, r24	; 0x03
    2c7e:	9c 83       	std	Y+4, r25	; 0x04
    2c80:	2d 83       	std	Y+5, r18	; 0x05
    2c82:	3e 83       	std	Y+6, r19	; 0x06
    2c84:	4f 83       	std	Y+7, r20	; 0x07
    2c86:	58 87       	std	Y+8, r21	; 0x08
    2c88:	89 e0       	ldi	r24, 0x09	; 9
    2c8a:	e8 2e       	mov	r14, r24
    2c8c:	f1 2c       	mov	r15, r1
    2c8e:	ec 0e       	add	r14, r28
    2c90:	fd 1e       	adc	r15, r29
    2c92:	ce 01       	movw	r24, r28
    2c94:	01 96       	adiw	r24, 0x01	; 1
    2c96:	b7 01       	movw	r22, r14
    2c98:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2c9c:	8e 01       	movw	r16, r28
    2c9e:	0f 5e       	subi	r16, 0xEF	; 239
    2ca0:	1f 4f       	sbci	r17, 0xFF	; 255
    2ca2:	ce 01       	movw	r24, r28
    2ca4:	05 96       	adiw	r24, 0x05	; 5
    2ca6:	b8 01       	movw	r22, r16
    2ca8:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2cac:	89 85       	ldd	r24, Y+9	; 0x09
    2cae:	82 30       	cpi	r24, 0x02	; 2
    2cb0:	40 f0       	brcs	.+16     	; 0x2cc2 <__ltsf2+0x56>
    2cb2:	89 89       	ldd	r24, Y+17	; 0x11
    2cb4:	82 30       	cpi	r24, 0x02	; 2
    2cb6:	28 f0       	brcs	.+10     	; 0x2cc2 <__ltsf2+0x56>
    2cb8:	c7 01       	movw	r24, r14
    2cba:	b8 01       	movw	r22, r16
    2cbc:	0e 94 2d 19 	call	0x325a	; 0x325a <__fpcmp_parts_f>
    2cc0:	01 c0       	rjmp	.+2      	; 0x2cc4 <__ltsf2+0x58>
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	68 96       	adiw	r28, 0x18	; 24
    2cc6:	e6 e0       	ldi	r30, 0x06	; 6
    2cc8:	0c 94 d5 19 	jmp	0x33aa	; 0x33aa <__epilogue_restores__+0x18>

00002ccc <__floatsisf>:
    2ccc:	a8 e0       	ldi	r26, 0x08	; 8
    2cce:	b0 e0       	ldi	r27, 0x00	; 0
    2cd0:	ec e6       	ldi	r30, 0x6C	; 108
    2cd2:	f6 e1       	ldi	r31, 0x16	; 22
    2cd4:	0c 94 b6 19 	jmp	0x336c	; 0x336c <__prologue_saves__+0x12>
    2cd8:	9b 01       	movw	r18, r22
    2cda:	ac 01       	movw	r20, r24
    2cdc:	83 e0       	ldi	r24, 0x03	; 3
    2cde:	89 83       	std	Y+1, r24	; 0x01
    2ce0:	da 01       	movw	r26, r20
    2ce2:	c9 01       	movw	r24, r18
    2ce4:	88 27       	eor	r24, r24
    2ce6:	b7 fd       	sbrc	r27, 7
    2ce8:	83 95       	inc	r24
    2cea:	99 27       	eor	r25, r25
    2cec:	aa 27       	eor	r26, r26
    2cee:	bb 27       	eor	r27, r27
    2cf0:	b8 2e       	mov	r11, r24
    2cf2:	21 15       	cp	r18, r1
    2cf4:	31 05       	cpc	r19, r1
    2cf6:	41 05       	cpc	r20, r1
    2cf8:	51 05       	cpc	r21, r1
    2cfa:	19 f4       	brne	.+6      	; 0x2d02 <__floatsisf+0x36>
    2cfc:	82 e0       	ldi	r24, 0x02	; 2
    2cfe:	89 83       	std	Y+1, r24	; 0x01
    2d00:	3a c0       	rjmp	.+116    	; 0x2d76 <__floatsisf+0xaa>
    2d02:	88 23       	and	r24, r24
    2d04:	a9 f0       	breq	.+42     	; 0x2d30 <__floatsisf+0x64>
    2d06:	20 30       	cpi	r18, 0x00	; 0
    2d08:	80 e0       	ldi	r24, 0x00	; 0
    2d0a:	38 07       	cpc	r19, r24
    2d0c:	80 e0       	ldi	r24, 0x00	; 0
    2d0e:	48 07       	cpc	r20, r24
    2d10:	80 e8       	ldi	r24, 0x80	; 128
    2d12:	58 07       	cpc	r21, r24
    2d14:	29 f4       	brne	.+10     	; 0x2d20 <__floatsisf+0x54>
    2d16:	60 e0       	ldi	r22, 0x00	; 0
    2d18:	70 e0       	ldi	r23, 0x00	; 0
    2d1a:	80 e0       	ldi	r24, 0x00	; 0
    2d1c:	9f ec       	ldi	r25, 0xCF	; 207
    2d1e:	30 c0       	rjmp	.+96     	; 0x2d80 <__floatsisf+0xb4>
    2d20:	ee 24       	eor	r14, r14
    2d22:	ff 24       	eor	r15, r15
    2d24:	87 01       	movw	r16, r14
    2d26:	e2 1a       	sub	r14, r18
    2d28:	f3 0a       	sbc	r15, r19
    2d2a:	04 0b       	sbc	r16, r20
    2d2c:	15 0b       	sbc	r17, r21
    2d2e:	02 c0       	rjmp	.+4      	; 0x2d34 <__floatsisf+0x68>
    2d30:	79 01       	movw	r14, r18
    2d32:	8a 01       	movw	r16, r20
    2d34:	8e e1       	ldi	r24, 0x1E	; 30
    2d36:	c8 2e       	mov	r12, r24
    2d38:	d1 2c       	mov	r13, r1
    2d3a:	dc 82       	std	Y+4, r13	; 0x04
    2d3c:	cb 82       	std	Y+3, r12	; 0x03
    2d3e:	ed 82       	std	Y+5, r14	; 0x05
    2d40:	fe 82       	std	Y+6, r15	; 0x06
    2d42:	0f 83       	std	Y+7, r16	; 0x07
    2d44:	18 87       	std	Y+8, r17	; 0x08
    2d46:	c8 01       	movw	r24, r16
    2d48:	b7 01       	movw	r22, r14
    2d4a:	0e 94 91 17 	call	0x2f22	; 0x2f22 <__clzsi2>
    2d4e:	01 97       	sbiw	r24, 0x01	; 1
    2d50:	18 16       	cp	r1, r24
    2d52:	19 06       	cpc	r1, r25
    2d54:	84 f4       	brge	.+32     	; 0x2d76 <__floatsisf+0xaa>
    2d56:	08 2e       	mov	r0, r24
    2d58:	04 c0       	rjmp	.+8      	; 0x2d62 <__floatsisf+0x96>
    2d5a:	ee 0c       	add	r14, r14
    2d5c:	ff 1c       	adc	r15, r15
    2d5e:	00 1f       	adc	r16, r16
    2d60:	11 1f       	adc	r17, r17
    2d62:	0a 94       	dec	r0
    2d64:	d2 f7       	brpl	.-12     	; 0x2d5a <__floatsisf+0x8e>
    2d66:	ed 82       	std	Y+5, r14	; 0x05
    2d68:	fe 82       	std	Y+6, r15	; 0x06
    2d6a:	0f 83       	std	Y+7, r16	; 0x07
    2d6c:	18 87       	std	Y+8, r17	; 0x08
    2d6e:	c8 1a       	sub	r12, r24
    2d70:	d9 0a       	sbc	r13, r25
    2d72:	dc 82       	std	Y+4, r13	; 0x04
    2d74:	cb 82       	std	Y+3, r12	; 0x03
    2d76:	ba 82       	std	Y+2, r11	; 0x02
    2d78:	ce 01       	movw	r24, r28
    2d7a:	01 96       	adiw	r24, 0x01	; 1
    2d7c:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    2d80:	28 96       	adiw	r28, 0x08	; 8
    2d82:	e9 e0       	ldi	r30, 0x09	; 9
    2d84:	0c 94 d2 19 	jmp	0x33a4	; 0x33a4 <__epilogue_restores__+0x12>

00002d88 <__fixsfsi>:
    2d88:	ac e0       	ldi	r26, 0x0C	; 12
    2d8a:	b0 e0       	ldi	r27, 0x00	; 0
    2d8c:	ea ec       	ldi	r30, 0xCA	; 202
    2d8e:	f6 e1       	ldi	r31, 0x16	; 22
    2d90:	0c 94 bd 19 	jmp	0x337a	; 0x337a <__prologue_saves__+0x20>
    2d94:	69 83       	std	Y+1, r22	; 0x01
    2d96:	7a 83       	std	Y+2, r23	; 0x02
    2d98:	8b 83       	std	Y+3, r24	; 0x03
    2d9a:	9c 83       	std	Y+4, r25	; 0x04
    2d9c:	ce 01       	movw	r24, r28
    2d9e:	01 96       	adiw	r24, 0x01	; 1
    2da0:	be 01       	movw	r22, r28
    2da2:	6b 5f       	subi	r22, 0xFB	; 251
    2da4:	7f 4f       	sbci	r23, 0xFF	; 255
    2da6:	0e 94 b5 18 	call	0x316a	; 0x316a <__unpack_f>
    2daa:	8d 81       	ldd	r24, Y+5	; 0x05
    2dac:	82 30       	cpi	r24, 0x02	; 2
    2dae:	61 f1       	breq	.+88     	; 0x2e08 <__fixsfsi+0x80>
    2db0:	82 30       	cpi	r24, 0x02	; 2
    2db2:	50 f1       	brcs	.+84     	; 0x2e08 <__fixsfsi+0x80>
    2db4:	84 30       	cpi	r24, 0x04	; 4
    2db6:	21 f4       	brne	.+8      	; 0x2dc0 <__fixsfsi+0x38>
    2db8:	8e 81       	ldd	r24, Y+6	; 0x06
    2dba:	88 23       	and	r24, r24
    2dbc:	51 f1       	breq	.+84     	; 0x2e12 <__fixsfsi+0x8a>
    2dbe:	2e c0       	rjmp	.+92     	; 0x2e1c <__fixsfsi+0x94>
    2dc0:	2f 81       	ldd	r18, Y+7	; 0x07
    2dc2:	38 85       	ldd	r19, Y+8	; 0x08
    2dc4:	37 fd       	sbrc	r19, 7
    2dc6:	20 c0       	rjmp	.+64     	; 0x2e08 <__fixsfsi+0x80>
    2dc8:	6e 81       	ldd	r22, Y+6	; 0x06
    2dca:	2f 31       	cpi	r18, 0x1F	; 31
    2dcc:	31 05       	cpc	r19, r1
    2dce:	1c f0       	brlt	.+6      	; 0x2dd6 <__fixsfsi+0x4e>
    2dd0:	66 23       	and	r22, r22
    2dd2:	f9 f0       	breq	.+62     	; 0x2e12 <__fixsfsi+0x8a>
    2dd4:	23 c0       	rjmp	.+70     	; 0x2e1c <__fixsfsi+0x94>
    2dd6:	8e e1       	ldi	r24, 0x1E	; 30
    2dd8:	90 e0       	ldi	r25, 0x00	; 0
    2dda:	82 1b       	sub	r24, r18
    2ddc:	93 0b       	sbc	r25, r19
    2dde:	29 85       	ldd	r18, Y+9	; 0x09
    2de0:	3a 85       	ldd	r19, Y+10	; 0x0a
    2de2:	4b 85       	ldd	r20, Y+11	; 0x0b
    2de4:	5c 85       	ldd	r21, Y+12	; 0x0c
    2de6:	04 c0       	rjmp	.+8      	; 0x2df0 <__fixsfsi+0x68>
    2de8:	56 95       	lsr	r21
    2dea:	47 95       	ror	r20
    2dec:	37 95       	ror	r19
    2dee:	27 95       	ror	r18
    2df0:	8a 95       	dec	r24
    2df2:	d2 f7       	brpl	.-12     	; 0x2de8 <__fixsfsi+0x60>
    2df4:	66 23       	and	r22, r22
    2df6:	b1 f0       	breq	.+44     	; 0x2e24 <__fixsfsi+0x9c>
    2df8:	50 95       	com	r21
    2dfa:	40 95       	com	r20
    2dfc:	30 95       	com	r19
    2dfe:	21 95       	neg	r18
    2e00:	3f 4f       	sbci	r19, 0xFF	; 255
    2e02:	4f 4f       	sbci	r20, 0xFF	; 255
    2e04:	5f 4f       	sbci	r21, 0xFF	; 255
    2e06:	0e c0       	rjmp	.+28     	; 0x2e24 <__fixsfsi+0x9c>
    2e08:	20 e0       	ldi	r18, 0x00	; 0
    2e0a:	30 e0       	ldi	r19, 0x00	; 0
    2e0c:	40 e0       	ldi	r20, 0x00	; 0
    2e0e:	50 e0       	ldi	r21, 0x00	; 0
    2e10:	09 c0       	rjmp	.+18     	; 0x2e24 <__fixsfsi+0x9c>
    2e12:	2f ef       	ldi	r18, 0xFF	; 255
    2e14:	3f ef       	ldi	r19, 0xFF	; 255
    2e16:	4f ef       	ldi	r20, 0xFF	; 255
    2e18:	5f e7       	ldi	r21, 0x7F	; 127
    2e1a:	04 c0       	rjmp	.+8      	; 0x2e24 <__fixsfsi+0x9c>
    2e1c:	20 e0       	ldi	r18, 0x00	; 0
    2e1e:	30 e0       	ldi	r19, 0x00	; 0
    2e20:	40 e0       	ldi	r20, 0x00	; 0
    2e22:	50 e8       	ldi	r21, 0x80	; 128
    2e24:	b9 01       	movw	r22, r18
    2e26:	ca 01       	movw	r24, r20
    2e28:	2c 96       	adiw	r28, 0x0c	; 12
    2e2a:	e2 e0       	ldi	r30, 0x02	; 2
    2e2c:	0c 94 d9 19 	jmp	0x33b2	; 0x33b2 <__epilogue_restores__+0x20>

00002e30 <__floatunsisf>:
    2e30:	a8 e0       	ldi	r26, 0x08	; 8
    2e32:	b0 e0       	ldi	r27, 0x00	; 0
    2e34:	ee e1       	ldi	r30, 0x1E	; 30
    2e36:	f7 e1       	ldi	r31, 0x17	; 23
    2e38:	0c 94 b5 19 	jmp	0x336a	; 0x336a <__prologue_saves__+0x10>
    2e3c:	7b 01       	movw	r14, r22
    2e3e:	8c 01       	movw	r16, r24
    2e40:	61 15       	cp	r22, r1
    2e42:	71 05       	cpc	r23, r1
    2e44:	81 05       	cpc	r24, r1
    2e46:	91 05       	cpc	r25, r1
    2e48:	19 f4       	brne	.+6      	; 0x2e50 <__floatunsisf+0x20>
    2e4a:	82 e0       	ldi	r24, 0x02	; 2
    2e4c:	89 83       	std	Y+1, r24	; 0x01
    2e4e:	60 c0       	rjmp	.+192    	; 0x2f10 <__floatunsisf+0xe0>
    2e50:	83 e0       	ldi	r24, 0x03	; 3
    2e52:	89 83       	std	Y+1, r24	; 0x01
    2e54:	8e e1       	ldi	r24, 0x1E	; 30
    2e56:	c8 2e       	mov	r12, r24
    2e58:	d1 2c       	mov	r13, r1
    2e5a:	dc 82       	std	Y+4, r13	; 0x04
    2e5c:	cb 82       	std	Y+3, r12	; 0x03
    2e5e:	ed 82       	std	Y+5, r14	; 0x05
    2e60:	fe 82       	std	Y+6, r15	; 0x06
    2e62:	0f 83       	std	Y+7, r16	; 0x07
    2e64:	18 87       	std	Y+8, r17	; 0x08
    2e66:	c8 01       	movw	r24, r16
    2e68:	b7 01       	movw	r22, r14
    2e6a:	0e 94 91 17 	call	0x2f22	; 0x2f22 <__clzsi2>
    2e6e:	fc 01       	movw	r30, r24
    2e70:	31 97       	sbiw	r30, 0x01	; 1
    2e72:	f7 ff       	sbrs	r31, 7
    2e74:	3b c0       	rjmp	.+118    	; 0x2eec <__floatunsisf+0xbc>
    2e76:	22 27       	eor	r18, r18
    2e78:	33 27       	eor	r19, r19
    2e7a:	2e 1b       	sub	r18, r30
    2e7c:	3f 0b       	sbc	r19, r31
    2e7e:	57 01       	movw	r10, r14
    2e80:	68 01       	movw	r12, r16
    2e82:	02 2e       	mov	r0, r18
    2e84:	04 c0       	rjmp	.+8      	; 0x2e8e <__floatunsisf+0x5e>
    2e86:	d6 94       	lsr	r13
    2e88:	c7 94       	ror	r12
    2e8a:	b7 94       	ror	r11
    2e8c:	a7 94       	ror	r10
    2e8e:	0a 94       	dec	r0
    2e90:	d2 f7       	brpl	.-12     	; 0x2e86 <__floatunsisf+0x56>
    2e92:	40 e0       	ldi	r20, 0x00	; 0
    2e94:	50 e0       	ldi	r21, 0x00	; 0
    2e96:	60 e0       	ldi	r22, 0x00	; 0
    2e98:	70 e0       	ldi	r23, 0x00	; 0
    2e9a:	81 e0       	ldi	r24, 0x01	; 1
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	a0 e0       	ldi	r26, 0x00	; 0
    2ea0:	b0 e0       	ldi	r27, 0x00	; 0
    2ea2:	04 c0       	rjmp	.+8      	; 0x2eac <__floatunsisf+0x7c>
    2ea4:	88 0f       	add	r24, r24
    2ea6:	99 1f       	adc	r25, r25
    2ea8:	aa 1f       	adc	r26, r26
    2eaa:	bb 1f       	adc	r27, r27
    2eac:	2a 95       	dec	r18
    2eae:	d2 f7       	brpl	.-12     	; 0x2ea4 <__floatunsisf+0x74>
    2eb0:	01 97       	sbiw	r24, 0x01	; 1
    2eb2:	a1 09       	sbc	r26, r1
    2eb4:	b1 09       	sbc	r27, r1
    2eb6:	8e 21       	and	r24, r14
    2eb8:	9f 21       	and	r25, r15
    2eba:	a0 23       	and	r26, r16
    2ebc:	b1 23       	and	r27, r17
    2ebe:	00 97       	sbiw	r24, 0x00	; 0
    2ec0:	a1 05       	cpc	r26, r1
    2ec2:	b1 05       	cpc	r27, r1
    2ec4:	21 f0       	breq	.+8      	; 0x2ece <__floatunsisf+0x9e>
    2ec6:	41 e0       	ldi	r20, 0x01	; 1
    2ec8:	50 e0       	ldi	r21, 0x00	; 0
    2eca:	60 e0       	ldi	r22, 0x00	; 0
    2ecc:	70 e0       	ldi	r23, 0x00	; 0
    2ece:	4a 29       	or	r20, r10
    2ed0:	5b 29       	or	r21, r11
    2ed2:	6c 29       	or	r22, r12
    2ed4:	7d 29       	or	r23, r13
    2ed6:	4d 83       	std	Y+5, r20	; 0x05
    2ed8:	5e 83       	std	Y+6, r21	; 0x06
    2eda:	6f 83       	std	Y+7, r22	; 0x07
    2edc:	78 87       	std	Y+8, r23	; 0x08
    2ede:	8e e1       	ldi	r24, 0x1E	; 30
    2ee0:	90 e0       	ldi	r25, 0x00	; 0
    2ee2:	8e 1b       	sub	r24, r30
    2ee4:	9f 0b       	sbc	r25, r31
    2ee6:	9c 83       	std	Y+4, r25	; 0x04
    2ee8:	8b 83       	std	Y+3, r24	; 0x03
    2eea:	12 c0       	rjmp	.+36     	; 0x2f10 <__floatunsisf+0xe0>
    2eec:	30 97       	sbiw	r30, 0x00	; 0
    2eee:	81 f0       	breq	.+32     	; 0x2f10 <__floatunsisf+0xe0>
    2ef0:	0e 2e       	mov	r0, r30
    2ef2:	04 c0       	rjmp	.+8      	; 0x2efc <__floatunsisf+0xcc>
    2ef4:	ee 0c       	add	r14, r14
    2ef6:	ff 1c       	adc	r15, r15
    2ef8:	00 1f       	adc	r16, r16
    2efa:	11 1f       	adc	r17, r17
    2efc:	0a 94       	dec	r0
    2efe:	d2 f7       	brpl	.-12     	; 0x2ef4 <__floatunsisf+0xc4>
    2f00:	ed 82       	std	Y+5, r14	; 0x05
    2f02:	fe 82       	std	Y+6, r15	; 0x06
    2f04:	0f 83       	std	Y+7, r16	; 0x07
    2f06:	18 87       	std	Y+8, r17	; 0x08
    2f08:	ce 1a       	sub	r12, r30
    2f0a:	df 0a       	sbc	r13, r31
    2f0c:	dc 82       	std	Y+4, r13	; 0x04
    2f0e:	cb 82       	std	Y+3, r12	; 0x03
    2f10:	1a 82       	std	Y+2, r1	; 0x02
    2f12:	ce 01       	movw	r24, r28
    2f14:	01 96       	adiw	r24, 0x01	; 1
    2f16:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <__pack_f>
    2f1a:	28 96       	adiw	r28, 0x08	; 8
    2f1c:	ea e0       	ldi	r30, 0x0A	; 10
    2f1e:	0c 94 d1 19 	jmp	0x33a2	; 0x33a2 <__epilogue_restores__+0x10>

00002f22 <__clzsi2>:
    2f22:	ef 92       	push	r14
    2f24:	ff 92       	push	r15
    2f26:	0f 93       	push	r16
    2f28:	1f 93       	push	r17
    2f2a:	7b 01       	movw	r14, r22
    2f2c:	8c 01       	movw	r16, r24
    2f2e:	80 e0       	ldi	r24, 0x00	; 0
    2f30:	e8 16       	cp	r14, r24
    2f32:	80 e0       	ldi	r24, 0x00	; 0
    2f34:	f8 06       	cpc	r15, r24
    2f36:	81 e0       	ldi	r24, 0x01	; 1
    2f38:	08 07       	cpc	r16, r24
    2f3a:	80 e0       	ldi	r24, 0x00	; 0
    2f3c:	18 07       	cpc	r17, r24
    2f3e:	88 f4       	brcc	.+34     	; 0x2f62 <__clzsi2+0x40>
    2f40:	8f ef       	ldi	r24, 0xFF	; 255
    2f42:	e8 16       	cp	r14, r24
    2f44:	f1 04       	cpc	r15, r1
    2f46:	01 05       	cpc	r16, r1
    2f48:	11 05       	cpc	r17, r1
    2f4a:	31 f0       	breq	.+12     	; 0x2f58 <__clzsi2+0x36>
    2f4c:	28 f0       	brcs	.+10     	; 0x2f58 <__clzsi2+0x36>
    2f4e:	88 e0       	ldi	r24, 0x08	; 8
    2f50:	90 e0       	ldi	r25, 0x00	; 0
    2f52:	a0 e0       	ldi	r26, 0x00	; 0
    2f54:	b0 e0       	ldi	r27, 0x00	; 0
    2f56:	17 c0       	rjmp	.+46     	; 0x2f86 <__clzsi2+0x64>
    2f58:	80 e0       	ldi	r24, 0x00	; 0
    2f5a:	90 e0       	ldi	r25, 0x00	; 0
    2f5c:	a0 e0       	ldi	r26, 0x00	; 0
    2f5e:	b0 e0       	ldi	r27, 0x00	; 0
    2f60:	12 c0       	rjmp	.+36     	; 0x2f86 <__clzsi2+0x64>
    2f62:	80 e0       	ldi	r24, 0x00	; 0
    2f64:	e8 16       	cp	r14, r24
    2f66:	80 e0       	ldi	r24, 0x00	; 0
    2f68:	f8 06       	cpc	r15, r24
    2f6a:	80 e0       	ldi	r24, 0x00	; 0
    2f6c:	08 07       	cpc	r16, r24
    2f6e:	81 e0       	ldi	r24, 0x01	; 1
    2f70:	18 07       	cpc	r17, r24
    2f72:	28 f0       	brcs	.+10     	; 0x2f7e <__clzsi2+0x5c>
    2f74:	88 e1       	ldi	r24, 0x18	; 24
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	a0 e0       	ldi	r26, 0x00	; 0
    2f7a:	b0 e0       	ldi	r27, 0x00	; 0
    2f7c:	04 c0       	rjmp	.+8      	; 0x2f86 <__clzsi2+0x64>
    2f7e:	80 e1       	ldi	r24, 0x10	; 16
    2f80:	90 e0       	ldi	r25, 0x00	; 0
    2f82:	a0 e0       	ldi	r26, 0x00	; 0
    2f84:	b0 e0       	ldi	r27, 0x00	; 0
    2f86:	20 e2       	ldi	r18, 0x20	; 32
    2f88:	30 e0       	ldi	r19, 0x00	; 0
    2f8a:	40 e0       	ldi	r20, 0x00	; 0
    2f8c:	50 e0       	ldi	r21, 0x00	; 0
    2f8e:	28 1b       	sub	r18, r24
    2f90:	39 0b       	sbc	r19, r25
    2f92:	4a 0b       	sbc	r20, r26
    2f94:	5b 0b       	sbc	r21, r27
    2f96:	04 c0       	rjmp	.+8      	; 0x2fa0 <__clzsi2+0x7e>
    2f98:	16 95       	lsr	r17
    2f9a:	07 95       	ror	r16
    2f9c:	f7 94       	ror	r15
    2f9e:	e7 94       	ror	r14
    2fa0:	8a 95       	dec	r24
    2fa2:	d2 f7       	brpl	.-12     	; 0x2f98 <__clzsi2+0x76>
    2fa4:	f7 01       	movw	r30, r14
    2fa6:	e2 5f       	subi	r30, 0xF2	; 242
    2fa8:	fd 4f       	sbci	r31, 0xFD	; 253
    2faa:	80 81       	ld	r24, Z
    2fac:	28 1b       	sub	r18, r24
    2fae:	31 09       	sbc	r19, r1
    2fb0:	41 09       	sbc	r20, r1
    2fb2:	51 09       	sbc	r21, r1
    2fb4:	c9 01       	movw	r24, r18
    2fb6:	1f 91       	pop	r17
    2fb8:	0f 91       	pop	r16
    2fba:	ff 90       	pop	r15
    2fbc:	ef 90       	pop	r14
    2fbe:	08 95       	ret

00002fc0 <__pack_f>:
    2fc0:	df 92       	push	r13
    2fc2:	ef 92       	push	r14
    2fc4:	ff 92       	push	r15
    2fc6:	0f 93       	push	r16
    2fc8:	1f 93       	push	r17
    2fca:	fc 01       	movw	r30, r24
    2fcc:	e4 80       	ldd	r14, Z+4	; 0x04
    2fce:	f5 80       	ldd	r15, Z+5	; 0x05
    2fd0:	06 81       	ldd	r16, Z+6	; 0x06
    2fd2:	17 81       	ldd	r17, Z+7	; 0x07
    2fd4:	d1 80       	ldd	r13, Z+1	; 0x01
    2fd6:	80 81       	ld	r24, Z
    2fd8:	82 30       	cpi	r24, 0x02	; 2
    2fda:	48 f4       	brcc	.+18     	; 0x2fee <__pack_f+0x2e>
    2fdc:	80 e0       	ldi	r24, 0x00	; 0
    2fde:	90 e0       	ldi	r25, 0x00	; 0
    2fe0:	a0 e1       	ldi	r26, 0x10	; 16
    2fe2:	b0 e0       	ldi	r27, 0x00	; 0
    2fe4:	e8 2a       	or	r14, r24
    2fe6:	f9 2a       	or	r15, r25
    2fe8:	0a 2b       	or	r16, r26
    2fea:	1b 2b       	or	r17, r27
    2fec:	a5 c0       	rjmp	.+330    	; 0x3138 <__pack_f+0x178>
    2fee:	84 30       	cpi	r24, 0x04	; 4
    2ff0:	09 f4       	brne	.+2      	; 0x2ff4 <__pack_f+0x34>
    2ff2:	9f c0       	rjmp	.+318    	; 0x3132 <__pack_f+0x172>
    2ff4:	82 30       	cpi	r24, 0x02	; 2
    2ff6:	21 f4       	brne	.+8      	; 0x3000 <__pack_f+0x40>
    2ff8:	ee 24       	eor	r14, r14
    2ffa:	ff 24       	eor	r15, r15
    2ffc:	87 01       	movw	r16, r14
    2ffe:	05 c0       	rjmp	.+10     	; 0x300a <__pack_f+0x4a>
    3000:	e1 14       	cp	r14, r1
    3002:	f1 04       	cpc	r15, r1
    3004:	01 05       	cpc	r16, r1
    3006:	11 05       	cpc	r17, r1
    3008:	19 f4       	brne	.+6      	; 0x3010 <__pack_f+0x50>
    300a:	e0 e0       	ldi	r30, 0x00	; 0
    300c:	f0 e0       	ldi	r31, 0x00	; 0
    300e:	96 c0       	rjmp	.+300    	; 0x313c <__pack_f+0x17c>
    3010:	62 81       	ldd	r22, Z+2	; 0x02
    3012:	73 81       	ldd	r23, Z+3	; 0x03
    3014:	9f ef       	ldi	r25, 0xFF	; 255
    3016:	62 38       	cpi	r22, 0x82	; 130
    3018:	79 07       	cpc	r23, r25
    301a:	0c f0       	brlt	.+2      	; 0x301e <__pack_f+0x5e>
    301c:	5b c0       	rjmp	.+182    	; 0x30d4 <__pack_f+0x114>
    301e:	22 e8       	ldi	r18, 0x82	; 130
    3020:	3f ef       	ldi	r19, 0xFF	; 255
    3022:	26 1b       	sub	r18, r22
    3024:	37 0b       	sbc	r19, r23
    3026:	2a 31       	cpi	r18, 0x1A	; 26
    3028:	31 05       	cpc	r19, r1
    302a:	2c f0       	brlt	.+10     	; 0x3036 <__pack_f+0x76>
    302c:	20 e0       	ldi	r18, 0x00	; 0
    302e:	30 e0       	ldi	r19, 0x00	; 0
    3030:	40 e0       	ldi	r20, 0x00	; 0
    3032:	50 e0       	ldi	r21, 0x00	; 0
    3034:	2a c0       	rjmp	.+84     	; 0x308a <__pack_f+0xca>
    3036:	b8 01       	movw	r22, r16
    3038:	a7 01       	movw	r20, r14
    303a:	02 2e       	mov	r0, r18
    303c:	04 c0       	rjmp	.+8      	; 0x3046 <__pack_f+0x86>
    303e:	76 95       	lsr	r23
    3040:	67 95       	ror	r22
    3042:	57 95       	ror	r21
    3044:	47 95       	ror	r20
    3046:	0a 94       	dec	r0
    3048:	d2 f7       	brpl	.-12     	; 0x303e <__pack_f+0x7e>
    304a:	81 e0       	ldi	r24, 0x01	; 1
    304c:	90 e0       	ldi	r25, 0x00	; 0
    304e:	a0 e0       	ldi	r26, 0x00	; 0
    3050:	b0 e0       	ldi	r27, 0x00	; 0
    3052:	04 c0       	rjmp	.+8      	; 0x305c <__pack_f+0x9c>
    3054:	88 0f       	add	r24, r24
    3056:	99 1f       	adc	r25, r25
    3058:	aa 1f       	adc	r26, r26
    305a:	bb 1f       	adc	r27, r27
    305c:	2a 95       	dec	r18
    305e:	d2 f7       	brpl	.-12     	; 0x3054 <__pack_f+0x94>
    3060:	01 97       	sbiw	r24, 0x01	; 1
    3062:	a1 09       	sbc	r26, r1
    3064:	b1 09       	sbc	r27, r1
    3066:	8e 21       	and	r24, r14
    3068:	9f 21       	and	r25, r15
    306a:	a0 23       	and	r26, r16
    306c:	b1 23       	and	r27, r17
    306e:	00 97       	sbiw	r24, 0x00	; 0
    3070:	a1 05       	cpc	r26, r1
    3072:	b1 05       	cpc	r27, r1
    3074:	21 f0       	breq	.+8      	; 0x307e <__pack_f+0xbe>
    3076:	81 e0       	ldi	r24, 0x01	; 1
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	a0 e0       	ldi	r26, 0x00	; 0
    307c:	b0 e0       	ldi	r27, 0x00	; 0
    307e:	9a 01       	movw	r18, r20
    3080:	ab 01       	movw	r20, r22
    3082:	28 2b       	or	r18, r24
    3084:	39 2b       	or	r19, r25
    3086:	4a 2b       	or	r20, r26
    3088:	5b 2b       	or	r21, r27
    308a:	da 01       	movw	r26, r20
    308c:	c9 01       	movw	r24, r18
    308e:	8f 77       	andi	r24, 0x7F	; 127
    3090:	90 70       	andi	r25, 0x00	; 0
    3092:	a0 70       	andi	r26, 0x00	; 0
    3094:	b0 70       	andi	r27, 0x00	; 0
    3096:	80 34       	cpi	r24, 0x40	; 64
    3098:	91 05       	cpc	r25, r1
    309a:	a1 05       	cpc	r26, r1
    309c:	b1 05       	cpc	r27, r1
    309e:	39 f4       	brne	.+14     	; 0x30ae <__pack_f+0xee>
    30a0:	27 ff       	sbrs	r18, 7
    30a2:	09 c0       	rjmp	.+18     	; 0x30b6 <__pack_f+0xf6>
    30a4:	20 5c       	subi	r18, 0xC0	; 192
    30a6:	3f 4f       	sbci	r19, 0xFF	; 255
    30a8:	4f 4f       	sbci	r20, 0xFF	; 255
    30aa:	5f 4f       	sbci	r21, 0xFF	; 255
    30ac:	04 c0       	rjmp	.+8      	; 0x30b6 <__pack_f+0xf6>
    30ae:	21 5c       	subi	r18, 0xC1	; 193
    30b0:	3f 4f       	sbci	r19, 0xFF	; 255
    30b2:	4f 4f       	sbci	r20, 0xFF	; 255
    30b4:	5f 4f       	sbci	r21, 0xFF	; 255
    30b6:	e0 e0       	ldi	r30, 0x00	; 0
    30b8:	f0 e0       	ldi	r31, 0x00	; 0
    30ba:	20 30       	cpi	r18, 0x00	; 0
    30bc:	a0 e0       	ldi	r26, 0x00	; 0
    30be:	3a 07       	cpc	r19, r26
    30c0:	a0 e0       	ldi	r26, 0x00	; 0
    30c2:	4a 07       	cpc	r20, r26
    30c4:	a0 e4       	ldi	r26, 0x40	; 64
    30c6:	5a 07       	cpc	r21, r26
    30c8:	10 f0       	brcs	.+4      	; 0x30ce <__pack_f+0x10e>
    30ca:	e1 e0       	ldi	r30, 0x01	; 1
    30cc:	f0 e0       	ldi	r31, 0x00	; 0
    30ce:	79 01       	movw	r14, r18
    30d0:	8a 01       	movw	r16, r20
    30d2:	27 c0       	rjmp	.+78     	; 0x3122 <__pack_f+0x162>
    30d4:	60 38       	cpi	r22, 0x80	; 128
    30d6:	71 05       	cpc	r23, r1
    30d8:	64 f5       	brge	.+88     	; 0x3132 <__pack_f+0x172>
    30da:	fb 01       	movw	r30, r22
    30dc:	e1 58       	subi	r30, 0x81	; 129
    30de:	ff 4f       	sbci	r31, 0xFF	; 255
    30e0:	d8 01       	movw	r26, r16
    30e2:	c7 01       	movw	r24, r14
    30e4:	8f 77       	andi	r24, 0x7F	; 127
    30e6:	90 70       	andi	r25, 0x00	; 0
    30e8:	a0 70       	andi	r26, 0x00	; 0
    30ea:	b0 70       	andi	r27, 0x00	; 0
    30ec:	80 34       	cpi	r24, 0x40	; 64
    30ee:	91 05       	cpc	r25, r1
    30f0:	a1 05       	cpc	r26, r1
    30f2:	b1 05       	cpc	r27, r1
    30f4:	39 f4       	brne	.+14     	; 0x3104 <__pack_f+0x144>
    30f6:	e7 fe       	sbrs	r14, 7
    30f8:	0d c0       	rjmp	.+26     	; 0x3114 <__pack_f+0x154>
    30fa:	80 e4       	ldi	r24, 0x40	; 64
    30fc:	90 e0       	ldi	r25, 0x00	; 0
    30fe:	a0 e0       	ldi	r26, 0x00	; 0
    3100:	b0 e0       	ldi	r27, 0x00	; 0
    3102:	04 c0       	rjmp	.+8      	; 0x310c <__pack_f+0x14c>
    3104:	8f e3       	ldi	r24, 0x3F	; 63
    3106:	90 e0       	ldi	r25, 0x00	; 0
    3108:	a0 e0       	ldi	r26, 0x00	; 0
    310a:	b0 e0       	ldi	r27, 0x00	; 0
    310c:	e8 0e       	add	r14, r24
    310e:	f9 1e       	adc	r15, r25
    3110:	0a 1f       	adc	r16, r26
    3112:	1b 1f       	adc	r17, r27
    3114:	17 ff       	sbrs	r17, 7
    3116:	05 c0       	rjmp	.+10     	; 0x3122 <__pack_f+0x162>
    3118:	16 95       	lsr	r17
    311a:	07 95       	ror	r16
    311c:	f7 94       	ror	r15
    311e:	e7 94       	ror	r14
    3120:	31 96       	adiw	r30, 0x01	; 1
    3122:	87 e0       	ldi	r24, 0x07	; 7
    3124:	16 95       	lsr	r17
    3126:	07 95       	ror	r16
    3128:	f7 94       	ror	r15
    312a:	e7 94       	ror	r14
    312c:	8a 95       	dec	r24
    312e:	d1 f7       	brne	.-12     	; 0x3124 <__pack_f+0x164>
    3130:	05 c0       	rjmp	.+10     	; 0x313c <__pack_f+0x17c>
    3132:	ee 24       	eor	r14, r14
    3134:	ff 24       	eor	r15, r15
    3136:	87 01       	movw	r16, r14
    3138:	ef ef       	ldi	r30, 0xFF	; 255
    313a:	f0 e0       	ldi	r31, 0x00	; 0
    313c:	6e 2f       	mov	r22, r30
    313e:	67 95       	ror	r22
    3140:	66 27       	eor	r22, r22
    3142:	67 95       	ror	r22
    3144:	90 2f       	mov	r25, r16
    3146:	9f 77       	andi	r25, 0x7F	; 127
    3148:	d7 94       	ror	r13
    314a:	dd 24       	eor	r13, r13
    314c:	d7 94       	ror	r13
    314e:	8e 2f       	mov	r24, r30
    3150:	86 95       	lsr	r24
    3152:	49 2f       	mov	r20, r25
    3154:	46 2b       	or	r20, r22
    3156:	58 2f       	mov	r21, r24
    3158:	5d 29       	or	r21, r13
    315a:	b7 01       	movw	r22, r14
    315c:	ca 01       	movw	r24, r20
    315e:	1f 91       	pop	r17
    3160:	0f 91       	pop	r16
    3162:	ff 90       	pop	r15
    3164:	ef 90       	pop	r14
    3166:	df 90       	pop	r13
    3168:	08 95       	ret

0000316a <__unpack_f>:
    316a:	fc 01       	movw	r30, r24
    316c:	db 01       	movw	r26, r22
    316e:	40 81       	ld	r20, Z
    3170:	51 81       	ldd	r21, Z+1	; 0x01
    3172:	22 81       	ldd	r18, Z+2	; 0x02
    3174:	62 2f       	mov	r22, r18
    3176:	6f 77       	andi	r22, 0x7F	; 127
    3178:	70 e0       	ldi	r23, 0x00	; 0
    317a:	22 1f       	adc	r18, r18
    317c:	22 27       	eor	r18, r18
    317e:	22 1f       	adc	r18, r18
    3180:	93 81       	ldd	r25, Z+3	; 0x03
    3182:	89 2f       	mov	r24, r25
    3184:	88 0f       	add	r24, r24
    3186:	82 2b       	or	r24, r18
    3188:	28 2f       	mov	r18, r24
    318a:	30 e0       	ldi	r19, 0x00	; 0
    318c:	99 1f       	adc	r25, r25
    318e:	99 27       	eor	r25, r25
    3190:	99 1f       	adc	r25, r25
    3192:	11 96       	adiw	r26, 0x01	; 1
    3194:	9c 93       	st	X, r25
    3196:	11 97       	sbiw	r26, 0x01	; 1
    3198:	21 15       	cp	r18, r1
    319a:	31 05       	cpc	r19, r1
    319c:	a9 f5       	brne	.+106    	; 0x3208 <__unpack_f+0x9e>
    319e:	41 15       	cp	r20, r1
    31a0:	51 05       	cpc	r21, r1
    31a2:	61 05       	cpc	r22, r1
    31a4:	71 05       	cpc	r23, r1
    31a6:	11 f4       	brne	.+4      	; 0x31ac <__unpack_f+0x42>
    31a8:	82 e0       	ldi	r24, 0x02	; 2
    31aa:	37 c0       	rjmp	.+110    	; 0x321a <__unpack_f+0xb0>
    31ac:	82 e8       	ldi	r24, 0x82	; 130
    31ae:	9f ef       	ldi	r25, 0xFF	; 255
    31b0:	13 96       	adiw	r26, 0x03	; 3
    31b2:	9c 93       	st	X, r25
    31b4:	8e 93       	st	-X, r24
    31b6:	12 97       	sbiw	r26, 0x02	; 2
    31b8:	9a 01       	movw	r18, r20
    31ba:	ab 01       	movw	r20, r22
    31bc:	67 e0       	ldi	r22, 0x07	; 7
    31be:	22 0f       	add	r18, r18
    31c0:	33 1f       	adc	r19, r19
    31c2:	44 1f       	adc	r20, r20
    31c4:	55 1f       	adc	r21, r21
    31c6:	6a 95       	dec	r22
    31c8:	d1 f7       	brne	.-12     	; 0x31be <__unpack_f+0x54>
    31ca:	83 e0       	ldi	r24, 0x03	; 3
    31cc:	8c 93       	st	X, r24
    31ce:	0d c0       	rjmp	.+26     	; 0x31ea <__unpack_f+0x80>
    31d0:	22 0f       	add	r18, r18
    31d2:	33 1f       	adc	r19, r19
    31d4:	44 1f       	adc	r20, r20
    31d6:	55 1f       	adc	r21, r21
    31d8:	12 96       	adiw	r26, 0x02	; 2
    31da:	8d 91       	ld	r24, X+
    31dc:	9c 91       	ld	r25, X
    31de:	13 97       	sbiw	r26, 0x03	; 3
    31e0:	01 97       	sbiw	r24, 0x01	; 1
    31e2:	13 96       	adiw	r26, 0x03	; 3
    31e4:	9c 93       	st	X, r25
    31e6:	8e 93       	st	-X, r24
    31e8:	12 97       	sbiw	r26, 0x02	; 2
    31ea:	20 30       	cpi	r18, 0x00	; 0
    31ec:	80 e0       	ldi	r24, 0x00	; 0
    31ee:	38 07       	cpc	r19, r24
    31f0:	80 e0       	ldi	r24, 0x00	; 0
    31f2:	48 07       	cpc	r20, r24
    31f4:	80 e4       	ldi	r24, 0x40	; 64
    31f6:	58 07       	cpc	r21, r24
    31f8:	58 f3       	brcs	.-42     	; 0x31d0 <__unpack_f+0x66>
    31fa:	14 96       	adiw	r26, 0x04	; 4
    31fc:	2d 93       	st	X+, r18
    31fe:	3d 93       	st	X+, r19
    3200:	4d 93       	st	X+, r20
    3202:	5c 93       	st	X, r21
    3204:	17 97       	sbiw	r26, 0x07	; 7
    3206:	08 95       	ret
    3208:	2f 3f       	cpi	r18, 0xFF	; 255
    320a:	31 05       	cpc	r19, r1
    320c:	79 f4       	brne	.+30     	; 0x322c <__unpack_f+0xc2>
    320e:	41 15       	cp	r20, r1
    3210:	51 05       	cpc	r21, r1
    3212:	61 05       	cpc	r22, r1
    3214:	71 05       	cpc	r23, r1
    3216:	19 f4       	brne	.+6      	; 0x321e <__unpack_f+0xb4>
    3218:	84 e0       	ldi	r24, 0x04	; 4
    321a:	8c 93       	st	X, r24
    321c:	08 95       	ret
    321e:	64 ff       	sbrs	r22, 4
    3220:	03 c0       	rjmp	.+6      	; 0x3228 <__unpack_f+0xbe>
    3222:	81 e0       	ldi	r24, 0x01	; 1
    3224:	8c 93       	st	X, r24
    3226:	12 c0       	rjmp	.+36     	; 0x324c <__unpack_f+0xe2>
    3228:	1c 92       	st	X, r1
    322a:	10 c0       	rjmp	.+32     	; 0x324c <__unpack_f+0xe2>
    322c:	2f 57       	subi	r18, 0x7F	; 127
    322e:	30 40       	sbci	r19, 0x00	; 0
    3230:	13 96       	adiw	r26, 0x03	; 3
    3232:	3c 93       	st	X, r19
    3234:	2e 93       	st	-X, r18
    3236:	12 97       	sbiw	r26, 0x02	; 2
    3238:	83 e0       	ldi	r24, 0x03	; 3
    323a:	8c 93       	st	X, r24
    323c:	87 e0       	ldi	r24, 0x07	; 7
    323e:	44 0f       	add	r20, r20
    3240:	55 1f       	adc	r21, r21
    3242:	66 1f       	adc	r22, r22
    3244:	77 1f       	adc	r23, r23
    3246:	8a 95       	dec	r24
    3248:	d1 f7       	brne	.-12     	; 0x323e <__unpack_f+0xd4>
    324a:	70 64       	ori	r23, 0x40	; 64
    324c:	14 96       	adiw	r26, 0x04	; 4
    324e:	4d 93       	st	X+, r20
    3250:	5d 93       	st	X+, r21
    3252:	6d 93       	st	X+, r22
    3254:	7c 93       	st	X, r23
    3256:	17 97       	sbiw	r26, 0x07	; 7
    3258:	08 95       	ret

0000325a <__fpcmp_parts_f>:
    325a:	1f 93       	push	r17
    325c:	dc 01       	movw	r26, r24
    325e:	fb 01       	movw	r30, r22
    3260:	9c 91       	ld	r25, X
    3262:	92 30       	cpi	r25, 0x02	; 2
    3264:	08 f4       	brcc	.+2      	; 0x3268 <__fpcmp_parts_f+0xe>
    3266:	47 c0       	rjmp	.+142    	; 0x32f6 <__fpcmp_parts_f+0x9c>
    3268:	80 81       	ld	r24, Z
    326a:	82 30       	cpi	r24, 0x02	; 2
    326c:	08 f4       	brcc	.+2      	; 0x3270 <__fpcmp_parts_f+0x16>
    326e:	43 c0       	rjmp	.+134    	; 0x32f6 <__fpcmp_parts_f+0x9c>
    3270:	94 30       	cpi	r25, 0x04	; 4
    3272:	51 f4       	brne	.+20     	; 0x3288 <__fpcmp_parts_f+0x2e>
    3274:	11 96       	adiw	r26, 0x01	; 1
    3276:	1c 91       	ld	r17, X
    3278:	84 30       	cpi	r24, 0x04	; 4
    327a:	99 f5       	brne	.+102    	; 0x32e2 <__fpcmp_parts_f+0x88>
    327c:	81 81       	ldd	r24, Z+1	; 0x01
    327e:	68 2f       	mov	r22, r24
    3280:	70 e0       	ldi	r23, 0x00	; 0
    3282:	61 1b       	sub	r22, r17
    3284:	71 09       	sbc	r23, r1
    3286:	3f c0       	rjmp	.+126    	; 0x3306 <__fpcmp_parts_f+0xac>
    3288:	84 30       	cpi	r24, 0x04	; 4
    328a:	21 f0       	breq	.+8      	; 0x3294 <__fpcmp_parts_f+0x3a>
    328c:	92 30       	cpi	r25, 0x02	; 2
    328e:	31 f4       	brne	.+12     	; 0x329c <__fpcmp_parts_f+0x42>
    3290:	82 30       	cpi	r24, 0x02	; 2
    3292:	b9 f1       	breq	.+110    	; 0x3302 <__fpcmp_parts_f+0xa8>
    3294:	81 81       	ldd	r24, Z+1	; 0x01
    3296:	88 23       	and	r24, r24
    3298:	89 f1       	breq	.+98     	; 0x32fc <__fpcmp_parts_f+0xa2>
    329a:	2d c0       	rjmp	.+90     	; 0x32f6 <__fpcmp_parts_f+0x9c>
    329c:	11 96       	adiw	r26, 0x01	; 1
    329e:	1c 91       	ld	r17, X
    32a0:	11 97       	sbiw	r26, 0x01	; 1
    32a2:	82 30       	cpi	r24, 0x02	; 2
    32a4:	f1 f0       	breq	.+60     	; 0x32e2 <__fpcmp_parts_f+0x88>
    32a6:	81 81       	ldd	r24, Z+1	; 0x01
    32a8:	18 17       	cp	r17, r24
    32aa:	d9 f4       	brne	.+54     	; 0x32e2 <__fpcmp_parts_f+0x88>
    32ac:	12 96       	adiw	r26, 0x02	; 2
    32ae:	2d 91       	ld	r18, X+
    32b0:	3c 91       	ld	r19, X
    32b2:	13 97       	sbiw	r26, 0x03	; 3
    32b4:	82 81       	ldd	r24, Z+2	; 0x02
    32b6:	93 81       	ldd	r25, Z+3	; 0x03
    32b8:	82 17       	cp	r24, r18
    32ba:	93 07       	cpc	r25, r19
    32bc:	94 f0       	brlt	.+36     	; 0x32e2 <__fpcmp_parts_f+0x88>
    32be:	28 17       	cp	r18, r24
    32c0:	39 07       	cpc	r19, r25
    32c2:	bc f0       	brlt	.+46     	; 0x32f2 <__fpcmp_parts_f+0x98>
    32c4:	14 96       	adiw	r26, 0x04	; 4
    32c6:	8d 91       	ld	r24, X+
    32c8:	9d 91       	ld	r25, X+
    32ca:	0d 90       	ld	r0, X+
    32cc:	bc 91       	ld	r27, X
    32ce:	a0 2d       	mov	r26, r0
    32d0:	24 81       	ldd	r18, Z+4	; 0x04
    32d2:	35 81       	ldd	r19, Z+5	; 0x05
    32d4:	46 81       	ldd	r20, Z+6	; 0x06
    32d6:	57 81       	ldd	r21, Z+7	; 0x07
    32d8:	28 17       	cp	r18, r24
    32da:	39 07       	cpc	r19, r25
    32dc:	4a 07       	cpc	r20, r26
    32de:	5b 07       	cpc	r21, r27
    32e0:	18 f4       	brcc	.+6      	; 0x32e8 <__fpcmp_parts_f+0x8e>
    32e2:	11 23       	and	r17, r17
    32e4:	41 f0       	breq	.+16     	; 0x32f6 <__fpcmp_parts_f+0x9c>
    32e6:	0a c0       	rjmp	.+20     	; 0x32fc <__fpcmp_parts_f+0xa2>
    32e8:	82 17       	cp	r24, r18
    32ea:	93 07       	cpc	r25, r19
    32ec:	a4 07       	cpc	r26, r20
    32ee:	b5 07       	cpc	r27, r21
    32f0:	40 f4       	brcc	.+16     	; 0x3302 <__fpcmp_parts_f+0xa8>
    32f2:	11 23       	and	r17, r17
    32f4:	19 f0       	breq	.+6      	; 0x32fc <__fpcmp_parts_f+0xa2>
    32f6:	61 e0       	ldi	r22, 0x01	; 1
    32f8:	70 e0       	ldi	r23, 0x00	; 0
    32fa:	05 c0       	rjmp	.+10     	; 0x3306 <__fpcmp_parts_f+0xac>
    32fc:	6f ef       	ldi	r22, 0xFF	; 255
    32fe:	7f ef       	ldi	r23, 0xFF	; 255
    3300:	02 c0       	rjmp	.+4      	; 0x3306 <__fpcmp_parts_f+0xac>
    3302:	60 e0       	ldi	r22, 0x00	; 0
    3304:	70 e0       	ldi	r23, 0x00	; 0
    3306:	cb 01       	movw	r24, r22
    3308:	1f 91       	pop	r17
    330a:	08 95       	ret

0000330c <__udivmodhi4>:
    330c:	aa 1b       	sub	r26, r26
    330e:	bb 1b       	sub	r27, r27
    3310:	51 e1       	ldi	r21, 0x11	; 17
    3312:	07 c0       	rjmp	.+14     	; 0x3322 <__udivmodhi4_ep>

00003314 <__udivmodhi4_loop>:
    3314:	aa 1f       	adc	r26, r26
    3316:	bb 1f       	adc	r27, r27
    3318:	a6 17       	cp	r26, r22
    331a:	b7 07       	cpc	r27, r23
    331c:	10 f0       	brcs	.+4      	; 0x3322 <__udivmodhi4_ep>
    331e:	a6 1b       	sub	r26, r22
    3320:	b7 0b       	sbc	r27, r23

00003322 <__udivmodhi4_ep>:
    3322:	88 1f       	adc	r24, r24
    3324:	99 1f       	adc	r25, r25
    3326:	5a 95       	dec	r21
    3328:	a9 f7       	brne	.-22     	; 0x3314 <__udivmodhi4_loop>
    332a:	80 95       	com	r24
    332c:	90 95       	com	r25
    332e:	bc 01       	movw	r22, r24
    3330:	cd 01       	movw	r24, r26
    3332:	08 95       	ret

00003334 <__divmodhi4>:
    3334:	97 fb       	bst	r25, 7
    3336:	09 2e       	mov	r0, r25
    3338:	07 26       	eor	r0, r23
    333a:	0a d0       	rcall	.+20     	; 0x3350 <__divmodhi4_neg1>
    333c:	77 fd       	sbrc	r23, 7
    333e:	04 d0       	rcall	.+8      	; 0x3348 <__divmodhi4_neg2>
    3340:	e5 df       	rcall	.-54     	; 0x330c <__udivmodhi4>
    3342:	06 d0       	rcall	.+12     	; 0x3350 <__divmodhi4_neg1>
    3344:	00 20       	and	r0, r0
    3346:	1a f4       	brpl	.+6      	; 0x334e <__divmodhi4_exit>

00003348 <__divmodhi4_neg2>:
    3348:	70 95       	com	r23
    334a:	61 95       	neg	r22
    334c:	7f 4f       	sbci	r23, 0xFF	; 255

0000334e <__divmodhi4_exit>:
    334e:	08 95       	ret

00003350 <__divmodhi4_neg1>:
    3350:	f6 f7       	brtc	.-4      	; 0x334e <__divmodhi4_exit>
    3352:	90 95       	com	r25
    3354:	81 95       	neg	r24
    3356:	9f 4f       	sbci	r25, 0xFF	; 255
    3358:	08 95       	ret

0000335a <__prologue_saves__>:
    335a:	2f 92       	push	r2
    335c:	3f 92       	push	r3
    335e:	4f 92       	push	r4
    3360:	5f 92       	push	r5
    3362:	6f 92       	push	r6
    3364:	7f 92       	push	r7
    3366:	8f 92       	push	r8
    3368:	9f 92       	push	r9
    336a:	af 92       	push	r10
    336c:	bf 92       	push	r11
    336e:	cf 92       	push	r12
    3370:	df 92       	push	r13
    3372:	ef 92       	push	r14
    3374:	ff 92       	push	r15
    3376:	0f 93       	push	r16
    3378:	1f 93       	push	r17
    337a:	cf 93       	push	r28
    337c:	df 93       	push	r29
    337e:	cd b7       	in	r28, 0x3d	; 61
    3380:	de b7       	in	r29, 0x3e	; 62
    3382:	ca 1b       	sub	r28, r26
    3384:	db 0b       	sbc	r29, r27
    3386:	0f b6       	in	r0, 0x3f	; 63
    3388:	f8 94       	cli
    338a:	de bf       	out	0x3e, r29	; 62
    338c:	0f be       	out	0x3f, r0	; 63
    338e:	cd bf       	out	0x3d, r28	; 61
    3390:	19 94       	eijmp

00003392 <__epilogue_restores__>:
    3392:	2a 88       	ldd	r2, Y+18	; 0x12
    3394:	39 88       	ldd	r3, Y+17	; 0x11
    3396:	48 88       	ldd	r4, Y+16	; 0x10
    3398:	5f 84       	ldd	r5, Y+15	; 0x0f
    339a:	6e 84       	ldd	r6, Y+14	; 0x0e
    339c:	7d 84       	ldd	r7, Y+13	; 0x0d
    339e:	8c 84       	ldd	r8, Y+12	; 0x0c
    33a0:	9b 84       	ldd	r9, Y+11	; 0x0b
    33a2:	aa 84       	ldd	r10, Y+10	; 0x0a
    33a4:	b9 84       	ldd	r11, Y+9	; 0x09
    33a6:	c8 84       	ldd	r12, Y+8	; 0x08
    33a8:	df 80       	ldd	r13, Y+7	; 0x07
    33aa:	ee 80       	ldd	r14, Y+6	; 0x06
    33ac:	fd 80       	ldd	r15, Y+5	; 0x05
    33ae:	0c 81       	ldd	r16, Y+4	; 0x04
    33b0:	1b 81       	ldd	r17, Y+3	; 0x03
    33b2:	aa 81       	ldd	r26, Y+2	; 0x02
    33b4:	b9 81       	ldd	r27, Y+1	; 0x01
    33b6:	ce 0f       	add	r28, r30
    33b8:	d1 1d       	adc	r29, r1
    33ba:	0f b6       	in	r0, 0x3f	; 63
    33bc:	f8 94       	cli
    33be:	de bf       	out	0x3e, r29	; 62
    33c0:	0f be       	out	0x3f, r0	; 63
    33c2:	cd bf       	out	0x3d, r28	; 61
    33c4:	ed 01       	movw	r28, r26
    33c6:	08 95       	ret

000033c8 <_exit>:
    33c8:	f8 94       	cli

000033ca <__stop_program>:
    33ca:	ff cf       	rjmp	.-2      	; 0x33ca <__stop_program>
