Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 14 16:09:53 2017
| Host         : DESKTOP-535LE86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -rpx mips_fpga_timing_summary_routed.rpx
| Design       : mips_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 272 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1524 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.805        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.805        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.440ns (46.924%)  route 2.760ns (53.076%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    clk_gen/count20_carry__5_n_1
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.441 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.441    clk_gen/p_0_in[30]
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.345ns (45.936%)  route 2.760ns (54.064%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    clk_gen/count20_carry__5_n_1
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.346 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.346    clk_gen/p_0_in[31]
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 2.329ns (45.766%)  route 2.760ns (54.234%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.107    clk_gen/count20_carry__5_n_1
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.330 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.330    clk_gen/p_0_in[29]
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 2.326ns (45.734%)  route 2.760ns (54.266%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.327 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.327    clk_gen/p_0_in[26]
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.305ns (45.509%)  route 2.760ns (54.491%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.306 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.306    clk_gen/p_0_in[28]
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.231ns (44.701%)  route 2.760ns (55.299%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.232 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.232    clk_gen/p_0_in[27]
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 2.215ns (44.523%)  route 2.760ns (55.476%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.993    clk_gen/count20_carry__4_n_1
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.216 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.216    clk_gen/p_0_in[25]
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.520    14.943    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.062    15.245    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.212ns (44.490%)  route 2.760ns (55.510%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.213 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.213    clk_gen/p_0_in[22]
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.942    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.062    15.244    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.191ns (44.255%)  route 2.760ns (55.745%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.192 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.192    clk_gen/p_0_in[24]
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.942    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.062    15.244    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.117ns (43.409%)  route 2.760ns (56.591%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.241    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.117     6.836    clk_gen/count2[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.295     7.131 r  clk_gen/count20_carry_i_10/O
                         net (fo=1, routed)           0.736     7.867    clk_gen/count20_carry_i_10_n_1
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.991 r  clk_gen/count20_carry_i_6/O
                         net (fo=6, routed)           0.907     8.898    clk_gen/count20_carry_i_6_n_1
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.022 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.022    clk_gen/count2_0[4]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.423    clk_gen/count20_carry_n_1
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.537    clk_gen/count20_carry__0_n_1
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.651    clk_gen/count20_carry__1_n_1
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.765    clk_gen/count20_carry__2_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    clk_gen/count20_carry__3_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.118 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.118    clk_gen/p_0_in[23]
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.942    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.062    15.244    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.748    clk_gen/count2[20]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[20]
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.748    clk_gen/count2[24]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[24]
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.569     1.488    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.175     1.828    clk_gen/CLK
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.873    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X30Y88         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.840     2.005    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.516     1.488    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120     1.608    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.569     1.488    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.750    clk_gen/count2[12]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in[12]
    SLICE_X31Y89         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.840     2.005    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.105     1.593    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.751    clk_gen/count2[16]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.859    clk_gen/p_0_in[16]
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.571     1.490    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.123     1.754    clk_gen/count2[28]
    SLICE_X31Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_gen/p_0_in[28]
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.842     2.007    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.105     1.595    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.569     1.488    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.746    clk_gen/count2[5]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.861    clk_gen/p_0_in[5]
    SLICE_X31Y88         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.840     2.005    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105     1.593    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.747    clk_gen/count2[17]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.862    clk_gen/p_0_in[17]
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.120     1.751    clk_gen/count2[15]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.862    clk_gen/p_0_in[15]
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.751    clk_gen/count2[19]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.862    clk_gen/p_0_in[19]
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.841     2.006    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y88    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y88    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y89    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y89    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y89    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y90    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y90    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y90    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y90    clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    reg_hex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y93    reg_hex_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94    reg_hex_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    reg_hex_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    reg_hex_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    clk_gen/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    clk_gen/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    clk_gen/count2_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y90    clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y91    clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    clk_gen/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    clk_gen/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    clk_gen/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    reg_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91    reg_hex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91    reg_hex_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    clk_gen/count2_reg[0]/C



