-makelib ies_lib/xil_defaultlib \
  "../../../../Pipeline_CPU.srcs/sources_1/ip/Ex_reg_Mem_0/EX_reg_MEM.v" \
  "../../../../Pipeline_CPU.srcs/sources_1/ip/Ex_reg_Mem_0/sim/Ex_reg_Mem_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

