module cap(p, n);
  inout p, n;
  electrical p, n;
  parameter real c =  1.;

  analog begin
    I(p, n) <+ (c * ddt(V(p, n)));
  end

endmodule



