Quartus Prime Archive log --	C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_tmp_archive.qarlog

Archive:	C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_tmp_archive.qar
Date:		Fri Nov 09 12:09:34 2018
Quartus Prime		18.0.0 Build 614 04/24/2018 SJ Lite Edition

	=========== Files Selected: ===========
C:/intelFPGA_lite/18.0/385/385lab9/lab9/AES.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/AES_Decryption_Core_hw.tcl
C:/intelFPGA_lite/18.0/385/385lab9/lab9/InvMixColumns.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/InvShiftRows.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/KeyExpansion.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/SubBytes.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/addroundkey.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/decoder.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/hexdriver.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9.qpf
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9.qsf
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9.sdc
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc.qsys
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc.sopcinfo
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/lab9_soc.cmp
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/lab9_soc.debuginfo
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/lab9_soc.qip
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/lab9_soc.regmap
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/lab9_soc.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.sdc
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_TIMER.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_rf_ram_a.mif
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_rf_ram_b.mif
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.hex
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v
C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_top.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/mux4to1.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/mux4to1_128bit.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/reg128bit.sv
C:/intelFPGA_lite/18.0/385/385lab9/lab9/statemachine.sv
c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 74 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Fri Nov 09 12:09:42 2018
Source archive file:	C:/intelFPGA_lite/18.0/385/385lab9/lab9/lab9_tmp_archive.qar
Archive was extracted into	D:/2018_Fall/AB7/lab9/jchen283_ygan8/
		 - successfully.
