#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  9 06:12:59 2024
# Process ID: 24416
# Current directory: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31316 D:\INSA_Toulouse\BE_VHDL\BE_Conception_uP_RISC\BE_Conception_uP_RISC.xpr
# Log file: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/vivado.log
# Journal file: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC\vivado.jou
# Running On: DESKTOP-KMFD8FM, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8464 MB
#-----------------------------------------------------------
start_gui
open_project D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC_Final/test_RegistreBank.vhd D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC_Final/test_DATA_Flow.vhd D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC_Final/test_ALU.vhd D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC_Final/test_memDonnees.vhd}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_DATA_Flow [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CLK}} 
restart
run all
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/registers}} 
restart
run all
run all
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CLK}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/registers}} 
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/CLK}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/Memoire}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
run all
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CLK}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/Memoire}} 
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CLK}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES}} 
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/RESET}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CLK}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/Memoire}} 
run all
restart
run all
close_sim
launch_simulation
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
source test_DATA_Flow.tcl
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
add_wave {{/test_DATA_Flow/CPU_test/MEM_DONNEES/Memoire}} 
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_ALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
