#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28ae7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28ae940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28a02d0 .functor NOT 1, L_0x29058e0, C4<0>, C4<0>, C4<0>;
L_0x29056c0 .functor XOR 2, L_0x2905560, L_0x2905620, C4<00>, C4<00>;
L_0x29057d0 .functor XOR 2, L_0x29056c0, L_0x2905730, C4<00>, C4<00>;
v0x28fe9d0_0 .net *"_ivl_10", 1 0, L_0x2905730;  1 drivers
v0x28fead0_0 .net *"_ivl_12", 1 0, L_0x29057d0;  1 drivers
v0x28febb0_0 .net *"_ivl_2", 1 0, L_0x2901d40;  1 drivers
v0x28fec70_0 .net *"_ivl_4", 1 0, L_0x2905560;  1 drivers
v0x28fed50_0 .net *"_ivl_6", 1 0, L_0x2905620;  1 drivers
v0x28fee80_0 .net *"_ivl_8", 1 0, L_0x29056c0;  1 drivers
v0x28fef60_0 .net "a", 0 0, v0x28fa6e0_0;  1 drivers
v0x28ff000_0 .net "b", 0 0, v0x28fa780_0;  1 drivers
v0x28ff0a0_0 .net "c", 0 0, v0x28fa820_0;  1 drivers
v0x28ff140_0 .var "clk", 0 0;
v0x28ff1e0_0 .net "d", 0 0, v0x28fa960_0;  1 drivers
v0x28ff280_0 .net "out_pos_dut", 0 0, L_0x2905220;  1 drivers
v0x28ff320_0 .net "out_pos_ref", 0 0, L_0x2900850;  1 drivers
v0x28ff3c0_0 .net "out_sop_dut", 0 0, L_0x29017b0;  1 drivers
v0x28ff460_0 .net "out_sop_ref", 0 0, L_0x28d4e90;  1 drivers
v0x28ff500_0 .var/2u "stats1", 223 0;
v0x28ff5a0_0 .var/2u "strobe", 0 0;
v0x28ff640_0 .net "tb_match", 0 0, L_0x29058e0;  1 drivers
v0x28ff710_0 .net "tb_mismatch", 0 0, L_0x28a02d0;  1 drivers
v0x28ff7b0_0 .net "wavedrom_enable", 0 0, v0x28fac30_0;  1 drivers
v0x28ff880_0 .net "wavedrom_title", 511 0, v0x28facd0_0;  1 drivers
L_0x2901d40 .concat [ 1 1 0 0], L_0x2900850, L_0x28d4e90;
L_0x2905560 .concat [ 1 1 0 0], L_0x2900850, L_0x28d4e90;
L_0x2905620 .concat [ 1 1 0 0], L_0x2905220, L_0x29017b0;
L_0x2905730 .concat [ 1 1 0 0], L_0x2900850, L_0x28d4e90;
L_0x29058e0 .cmp/eeq 2, L_0x2901d40, L_0x29057d0;
S_0x28aead0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28ae940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28a06b0 .functor AND 1, v0x28fa820_0, v0x28fa960_0, C4<1>, C4<1>;
L_0x28a0a90 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x28a0e70 .functor NOT 1, v0x28fa780_0, C4<0>, C4<0>, C4<0>;
L_0x28a10f0 .functor AND 1, L_0x28a0a90, L_0x28a0e70, C4<1>, C4<1>;
L_0x28b9340 .functor AND 1, L_0x28a10f0, v0x28fa820_0, C4<1>, C4<1>;
L_0x28d4e90 .functor OR 1, L_0x28a06b0, L_0x28b9340, C4<0>, C4<0>;
L_0x28ffcd0 .functor NOT 1, v0x28fa780_0, C4<0>, C4<0>, C4<0>;
L_0x28ffd40 .functor OR 1, L_0x28ffcd0, v0x28fa960_0, C4<0>, C4<0>;
L_0x28ffe50 .functor AND 1, v0x28fa820_0, L_0x28ffd40, C4<1>, C4<1>;
L_0x28fff10 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x28fffe0 .functor OR 1, L_0x28fff10, v0x28fa780_0, C4<0>, C4<0>;
L_0x2900050 .functor AND 1, L_0x28ffe50, L_0x28fffe0, C4<1>, C4<1>;
L_0x29001d0 .functor NOT 1, v0x28fa780_0, C4<0>, C4<0>, C4<0>;
L_0x2900240 .functor OR 1, L_0x29001d0, v0x28fa960_0, C4<0>, C4<0>;
L_0x2900160 .functor AND 1, v0x28fa820_0, L_0x2900240, C4<1>, C4<1>;
L_0x29003d0 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x29004d0 .functor OR 1, L_0x29003d0, v0x28fa960_0, C4<0>, C4<0>;
L_0x2900590 .functor AND 1, L_0x2900160, L_0x29004d0, C4<1>, C4<1>;
L_0x2900740 .functor XNOR 1, L_0x2900050, L_0x2900590, C4<0>, C4<0>;
v0x289fc00_0 .net *"_ivl_0", 0 0, L_0x28a06b0;  1 drivers
v0x28a0000_0 .net *"_ivl_12", 0 0, L_0x28ffcd0;  1 drivers
v0x28a03e0_0 .net *"_ivl_14", 0 0, L_0x28ffd40;  1 drivers
v0x28a07c0_0 .net *"_ivl_16", 0 0, L_0x28ffe50;  1 drivers
v0x28a0ba0_0 .net *"_ivl_18", 0 0, L_0x28fff10;  1 drivers
v0x28a0f80_0 .net *"_ivl_2", 0 0, L_0x28a0a90;  1 drivers
v0x28a1200_0 .net *"_ivl_20", 0 0, L_0x28fffe0;  1 drivers
v0x28f8c50_0 .net *"_ivl_24", 0 0, L_0x29001d0;  1 drivers
v0x28f8d30_0 .net *"_ivl_26", 0 0, L_0x2900240;  1 drivers
v0x28f8e10_0 .net *"_ivl_28", 0 0, L_0x2900160;  1 drivers
v0x28f8ef0_0 .net *"_ivl_30", 0 0, L_0x29003d0;  1 drivers
v0x28f8fd0_0 .net *"_ivl_32", 0 0, L_0x29004d0;  1 drivers
v0x28f90b0_0 .net *"_ivl_36", 0 0, L_0x2900740;  1 drivers
L_0x7f25e245d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28f9170_0 .net *"_ivl_38", 0 0, L_0x7f25e245d018;  1 drivers
v0x28f9250_0 .net *"_ivl_4", 0 0, L_0x28a0e70;  1 drivers
v0x28f9330_0 .net *"_ivl_6", 0 0, L_0x28a10f0;  1 drivers
v0x28f9410_0 .net *"_ivl_8", 0 0, L_0x28b9340;  1 drivers
v0x28f94f0_0 .net "a", 0 0, v0x28fa6e0_0;  alias, 1 drivers
v0x28f95b0_0 .net "b", 0 0, v0x28fa780_0;  alias, 1 drivers
v0x28f9670_0 .net "c", 0 0, v0x28fa820_0;  alias, 1 drivers
v0x28f9730_0 .net "d", 0 0, v0x28fa960_0;  alias, 1 drivers
v0x28f97f0_0 .net "out_pos", 0 0, L_0x2900850;  alias, 1 drivers
v0x28f98b0_0 .net "out_sop", 0 0, L_0x28d4e90;  alias, 1 drivers
v0x28f9970_0 .net "pos0", 0 0, L_0x2900050;  1 drivers
v0x28f9a30_0 .net "pos1", 0 0, L_0x2900590;  1 drivers
L_0x2900850 .functor MUXZ 1, L_0x7f25e245d018, L_0x2900050, L_0x2900740, C4<>;
S_0x28f9bb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28ae940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28fa6e0_0 .var "a", 0 0;
v0x28fa780_0 .var "b", 0 0;
v0x28fa820_0 .var "c", 0 0;
v0x28fa8c0_0 .net "clk", 0 0, v0x28ff140_0;  1 drivers
v0x28fa960_0 .var "d", 0 0;
v0x28faa50_0 .var/2u "fail", 0 0;
v0x28faaf0_0 .var/2u "fail1", 0 0;
v0x28fab90_0 .net "tb_match", 0 0, L_0x29058e0;  alias, 1 drivers
v0x28fac30_0 .var "wavedrom_enable", 0 0;
v0x28facd0_0 .var "wavedrom_title", 511 0;
E_0x28ad120/0 .event negedge, v0x28fa8c0_0;
E_0x28ad120/1 .event posedge, v0x28fa8c0_0;
E_0x28ad120 .event/or E_0x28ad120/0, E_0x28ad120/1;
S_0x28f9ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28f9bb0;
 .timescale -12 -12;
v0x28fa120_0 .var/2s "i", 31 0;
E_0x28acfc0 .event posedge, v0x28fa8c0_0;
S_0x28fa220 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28f9bb0;
 .timescale -12 -12;
v0x28fa420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28fa500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28f9bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28faeb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28ae940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2900a00 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2900a90 .functor AND 1, L_0x2900a00, v0x28fa780_0, C4<1>, C4<1>;
L_0x2900c80 .functor NOT 1, v0x28fa820_0, C4<0>, C4<0>, C4<0>;
L_0x2900e00 .functor AND 1, L_0x2900a90, L_0x2900c80, C4<1>, C4<1>;
L_0x2900f40 .functor NOT 1, v0x28fa960_0, C4<0>, C4<0>, C4<0>;
L_0x29010c0 .functor AND 1, L_0x2900e00, L_0x2900f40, C4<1>, C4<1>;
L_0x2901210 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2901390 .functor AND 1, L_0x2901210, v0x28fa780_0, C4<1>, C4<1>;
L_0x29014a0 .functor AND 1, L_0x2901390, v0x28fa820_0, C4<1>, C4<1>;
L_0x2901560 .functor AND 1, L_0x29014a0, v0x28fa960_0, C4<1>, C4<1>;
L_0x2901680 .functor OR 1, L_0x29010c0, L_0x2901560, C4<0>, C4<0>;
L_0x2901740 .functor AND 1, v0x28fa6e0_0, v0x28fa780_0, C4<1>, C4<1>;
L_0x2901820 .functor AND 1, L_0x2901740, v0x28fa820_0, C4<1>, C4<1>;
L_0x29018e0 .functor AND 1, L_0x2901820, v0x28fa960_0, C4<1>, C4<1>;
L_0x29017b0 .functor OR 1, L_0x2901680, L_0x29018e0, C4<0>, C4<0>;
L_0x2901b10 .functor OR 1, v0x28fa6e0_0, v0x28fa780_0, C4<0>, C4<0>;
L_0x2901c10 .functor OR 1, L_0x2901b10, v0x28fa820_0, C4<0>, C4<0>;
L_0x2901cd0 .functor NOT 1, v0x28fa960_0, C4<0>, C4<0>, C4<0>;
L_0x2901de0 .functor OR 1, L_0x2901c10, L_0x2901cd0, C4<0>, C4<0>;
L_0x2901ef0 .functor OR 1, v0x28fa6e0_0, v0x28fa780_0, C4<0>, C4<0>;
L_0x2902010 .functor NOT 1, v0x28fa820_0, C4<0>, C4<0>, C4<0>;
L_0x2902080 .functor OR 1, L_0x2901ef0, L_0x2902010, C4<0>, C4<0>;
L_0x2902250 .functor NOT 1, v0x28fa960_0, C4<0>, C4<0>, C4<0>;
L_0x29022c0 .functor OR 1, L_0x2902080, L_0x2902250, C4<0>, C4<0>;
L_0x29024a0 .functor AND 1, L_0x2901de0, L_0x29022c0, C4<1>, C4<1>;
L_0x29025b0 .functor NOT 1, v0x28fa780_0, C4<0>, C4<0>, C4<0>;
L_0x2902700 .functor OR 1, v0x28fa6e0_0, L_0x29025b0, C4<0>, C4<0>;
L_0x29027c0 .functor OR 1, L_0x2902700, v0x28fa820_0, C4<0>, C4<0>;
L_0x2902970 .functor OR 1, L_0x29027c0, v0x28fa960_0, C4<0>, C4<0>;
L_0x2902a30 .functor AND 1, L_0x29024a0, L_0x2902970, C4<1>, C4<1>;
L_0x2902c40 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2902cb0 .functor OR 1, L_0x2902c40, v0x28fa780_0, C4<0>, C4<0>;
L_0x2902e80 .functor NOT 1, v0x28fa820_0, C4<0>, C4<0>, C4<0>;
L_0x2902ef0 .functor OR 1, L_0x2902cb0, L_0x2902e80, C4<0>, C4<0>;
L_0x2903120 .functor NOT 1, v0x28fa960_0, C4<0>, C4<0>, C4<0>;
L_0x2903190 .functor OR 1, L_0x2902ef0, L_0x2903120, C4<0>, C4<0>;
L_0x29033d0 .functor AND 1, L_0x2902a30, L_0x2903190, C4<1>, C4<1>;
L_0x29034e0 .functor NOT 1, v0x28fa780_0, C4<0>, C4<0>, C4<0>;
L_0x29032a0 .functor OR 1, v0x28fa6e0_0, L_0x29034e0, C4<0>, C4<0>;
L_0x2903360 .functor NOT 1, v0x28fa820_0, C4<0>, C4<0>, C4<0>;
L_0x29036a0 .functor OR 1, L_0x29032a0, L_0x2903360, C4<0>, C4<0>;
L_0x29037b0 .functor OR 1, L_0x29036a0, v0x28fa960_0, C4<0>, C4<0>;
L_0x29039d0 .functor AND 1, L_0x29033d0, L_0x29037b0, C4<1>, C4<1>;
L_0x2903ae0 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2903cc0 .functor OR 1, L_0x2903ae0, v0x28fa780_0, C4<0>, C4<0>;
L_0x2903f90 .functor OR 1, L_0x2903cc0, v0x28fa820_0, C4<0>, C4<0>;
L_0x29043e0 .functor OR 1, L_0x2903f90, v0x28fa960_0, C4<0>, C4<0>;
L_0x29046b0 .functor AND 1, L_0x29039d0, L_0x29043e0, C4<1>, C4<1>;
L_0x2904950 .functor NOT 1, v0x28fa6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2904bd0 .functor OR 1, L_0x2904950, v0x28fa780_0, C4<0>, C4<0>;
L_0x2904e30 .functor OR 1, L_0x2904bd0, v0x28fa820_0, C4<0>, C4<0>;
L_0x2904ef0 .functor NOT 1, v0x28fa960_0, C4<0>, C4<0>, C4<0>;
L_0x2905110 .functor OR 1, L_0x2904e30, L_0x2904ef0, C4<0>, C4<0>;
L_0x2905220 .functor AND 1, L_0x29046b0, L_0x2905110, C4<1>, C4<1>;
v0x28fb070_0 .net *"_ivl_0", 0 0, L_0x2900a00;  1 drivers
v0x28fb150_0 .net *"_ivl_10", 0 0, L_0x29010c0;  1 drivers
v0x28fb230_0 .net *"_ivl_100", 0 0, L_0x2904e30;  1 drivers
v0x28fb320_0 .net *"_ivl_102", 0 0, L_0x2904ef0;  1 drivers
v0x28fb400_0 .net *"_ivl_104", 0 0, L_0x2905110;  1 drivers
v0x28fb530_0 .net *"_ivl_12", 0 0, L_0x2901210;  1 drivers
v0x28fb610_0 .net *"_ivl_14", 0 0, L_0x2901390;  1 drivers
v0x28fb6f0_0 .net *"_ivl_16", 0 0, L_0x29014a0;  1 drivers
v0x28fb7d0_0 .net *"_ivl_18", 0 0, L_0x2901560;  1 drivers
v0x28fb940_0 .net *"_ivl_2", 0 0, L_0x2900a90;  1 drivers
v0x28fba20_0 .net *"_ivl_20", 0 0, L_0x2901680;  1 drivers
v0x28fbb00_0 .net *"_ivl_22", 0 0, L_0x2901740;  1 drivers
v0x28fbbe0_0 .net *"_ivl_24", 0 0, L_0x2901820;  1 drivers
v0x28fbcc0_0 .net *"_ivl_26", 0 0, L_0x29018e0;  1 drivers
v0x28fbda0_0 .net *"_ivl_30", 0 0, L_0x2901b10;  1 drivers
v0x28fbe80_0 .net *"_ivl_32", 0 0, L_0x2901c10;  1 drivers
v0x28fbf60_0 .net *"_ivl_34", 0 0, L_0x2901cd0;  1 drivers
v0x28fc150_0 .net *"_ivl_36", 0 0, L_0x2901de0;  1 drivers
v0x28fc230_0 .net *"_ivl_38", 0 0, L_0x2901ef0;  1 drivers
v0x28fc310_0 .net *"_ivl_4", 0 0, L_0x2900c80;  1 drivers
v0x28fc3f0_0 .net *"_ivl_40", 0 0, L_0x2902010;  1 drivers
v0x28fc4d0_0 .net *"_ivl_42", 0 0, L_0x2902080;  1 drivers
v0x28fc5b0_0 .net *"_ivl_44", 0 0, L_0x2902250;  1 drivers
v0x28fc690_0 .net *"_ivl_46", 0 0, L_0x29022c0;  1 drivers
v0x28fc770_0 .net *"_ivl_48", 0 0, L_0x29024a0;  1 drivers
v0x28fc850_0 .net *"_ivl_50", 0 0, L_0x29025b0;  1 drivers
v0x28fc930_0 .net *"_ivl_52", 0 0, L_0x2902700;  1 drivers
v0x28fca10_0 .net *"_ivl_54", 0 0, L_0x29027c0;  1 drivers
v0x28fcaf0_0 .net *"_ivl_56", 0 0, L_0x2902970;  1 drivers
v0x28fcbd0_0 .net *"_ivl_58", 0 0, L_0x2902a30;  1 drivers
v0x28fccb0_0 .net *"_ivl_6", 0 0, L_0x2900e00;  1 drivers
v0x28fcd90_0 .net *"_ivl_60", 0 0, L_0x2902c40;  1 drivers
v0x28fce70_0 .net *"_ivl_62", 0 0, L_0x2902cb0;  1 drivers
v0x28fd160_0 .net *"_ivl_64", 0 0, L_0x2902e80;  1 drivers
v0x28fd240_0 .net *"_ivl_66", 0 0, L_0x2902ef0;  1 drivers
v0x28fd320_0 .net *"_ivl_68", 0 0, L_0x2903120;  1 drivers
v0x28fd400_0 .net *"_ivl_70", 0 0, L_0x2903190;  1 drivers
v0x28fd4e0_0 .net *"_ivl_72", 0 0, L_0x29033d0;  1 drivers
v0x28fd5c0_0 .net *"_ivl_74", 0 0, L_0x29034e0;  1 drivers
v0x28fd6a0_0 .net *"_ivl_76", 0 0, L_0x29032a0;  1 drivers
v0x28fd780_0 .net *"_ivl_78", 0 0, L_0x2903360;  1 drivers
v0x28fd860_0 .net *"_ivl_8", 0 0, L_0x2900f40;  1 drivers
v0x28fd940_0 .net *"_ivl_80", 0 0, L_0x29036a0;  1 drivers
v0x28fda20_0 .net *"_ivl_82", 0 0, L_0x29037b0;  1 drivers
v0x28fdb00_0 .net *"_ivl_84", 0 0, L_0x29039d0;  1 drivers
v0x28fdbe0_0 .net *"_ivl_86", 0 0, L_0x2903ae0;  1 drivers
v0x28fdcc0_0 .net *"_ivl_88", 0 0, L_0x2903cc0;  1 drivers
v0x28fdda0_0 .net *"_ivl_90", 0 0, L_0x2903f90;  1 drivers
v0x28fde80_0 .net *"_ivl_92", 0 0, L_0x29043e0;  1 drivers
v0x28fdf60_0 .net *"_ivl_94", 0 0, L_0x29046b0;  1 drivers
v0x28fe040_0 .net *"_ivl_96", 0 0, L_0x2904950;  1 drivers
v0x28fe120_0 .net *"_ivl_98", 0 0, L_0x2904bd0;  1 drivers
v0x28fe200_0 .net "a", 0 0, v0x28fa6e0_0;  alias, 1 drivers
v0x28fe2a0_0 .net "b", 0 0, v0x28fa780_0;  alias, 1 drivers
v0x28fe390_0 .net "c", 0 0, v0x28fa820_0;  alias, 1 drivers
v0x28fe480_0 .net "d", 0 0, v0x28fa960_0;  alias, 1 drivers
v0x28fe570_0 .net "out_pos", 0 0, L_0x2905220;  alias, 1 drivers
v0x28fe630_0 .net "out_sop", 0 0, L_0x29017b0;  alias, 1 drivers
S_0x28fe7b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28ae940;
 .timescale -12 -12;
E_0x28959f0 .event anyedge, v0x28ff5a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28ff5a0_0;
    %nor/r;
    %assign/vec4 v0x28ff5a0_0, 0;
    %wait E_0x28959f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f9bb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28faa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28faaf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28f9bb0;
T_4 ;
    %wait E_0x28ad120;
    %load/vec4 v0x28fab90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28faa50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28f9bb0;
T_5 ;
    %wait E_0x28acfc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %wait E_0x28acfc0;
    %load/vec4 v0x28faa50_0;
    %store/vec4 v0x28faaf0_0, 0, 1;
    %fork t_1, S_0x28f9ee0;
    %jmp t_0;
    .scope S_0x28f9ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28fa120_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28fa120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28acfc0;
    %load/vec4 v0x28fa120_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fa120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28fa120_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28f9bb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28ad120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28fa960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fa780_0, 0;
    %assign/vec4 v0x28fa6e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28faa50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28faaf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28ae940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ff140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ff5a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28ae940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28ff140_0;
    %inv;
    %store/vec4 v0x28ff140_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28ae940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28fa8c0_0, v0x28ff710_0, v0x28fef60_0, v0x28ff000_0, v0x28ff0a0_0, v0x28ff1e0_0, v0x28ff460_0, v0x28ff3c0_0, v0x28ff320_0, v0x28ff280_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28ae940;
T_9 ;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28ae940;
T_10 ;
    %wait E_0x28ad120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28ff500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
    %load/vec4 v0x28ff640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28ff500_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28ff460_0;
    %load/vec4 v0x28ff460_0;
    %load/vec4 v0x28ff3c0_0;
    %xor;
    %load/vec4 v0x28ff460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28ff320_0;
    %load/vec4 v0x28ff320_0;
    %load/vec4 v0x28ff280_0;
    %xor;
    %load/vec4 v0x28ff320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28ff500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ff500_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter5/response1/top_module.sv";
