To monitor the LSF job for this run, please use any of the following commands in a new terminal window:
bjobs -J /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.sh
bhist -l -J /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.sh

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 238757
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.906 ; gain = 0.000 ; free physical = 17303 ; free virtual = 282926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:1177]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:753]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:234]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:234]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:580]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (3#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:580]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:445]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (4#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:445]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:188]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:188]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:314]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:203]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:606]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:606]
INFO: [Synth 8-6157] synthesizing module 'gen_sync_que_srl' [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'gen_sync_que_srl' (10#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:6]
WARNING: [Synth 8-3848] Net data_word_0 in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:798]
WARNING: [Synth 8-3848] Net data_word_1 in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:799]
WARNING: [Synth 8-3848] Net rx_fifo_valid_int in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:813]
WARNING: [Synth 8-3848] Net rx_fifo_last_int in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:814]
WARNING: [Synth 8-3848] Net inSR_shift in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:831]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (11#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:753]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (12#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ipshared/b070/hdl/BiDirChannels_v1_0.sv:1177]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (13#1) [/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
WARNING: [Synth 8-7129] Port data_word_0[31] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[30] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[29] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[28] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[27] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[26] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[25] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[24] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[23] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[22] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[21] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[20] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[19] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[18] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[17] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[16] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[15] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[14] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[13] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[12] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[11] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[10] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[9] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[8] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[7] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[6] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[5] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[4] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_0[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[31] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[30] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[29] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[28] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[27] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[26] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[25] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[24] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[23] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[22] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[21] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[20] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[19] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[18] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[17] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[16] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[15] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[14] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[13] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[12] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[11] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[10] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[9] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[8] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[7] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[6] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[5] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[4] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsi_enable in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_clear in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock_div[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSCK_POL in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx1_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx2_fifo_valid in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx2_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.914 ; gain = 0.008 ; free physical = 18977 ; free virtual = 284558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.914 ; gain = 0.008 ; free physical = 21157 ; free virtual = 286741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.914 ; gain = 0.008 ; free physical = 21155 ; free virtual = 286740
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2942.914 ; gain = 0.000 ; free physical = 21124 ; free virtual = 286708
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2961.902 ; gain = 0.000 ; free physical = 19176 ; free virtual = 284979
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2961.906 ; gain = 0.004 ; free physical = 19151 ; free virtual = 284954
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2961.906 ; gain = 19.000 ; free physical = 20819 ; free virtual = 286422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2961.906 ; gain = 19.000 ; free physical = 20817 ; free virtual = 286420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2961.906 ; gain = 19.000 ; free physical = 20821 ; free virtual = 286423
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    LOAD |                              100 |                               01
                   SHIFT |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 21895 ; free virtual = 287497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 21706 ; free virtual = 287324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 21787 ; free virtual = 287074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 21780 ; free virtual = 287067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 21732 ; free virtual = 287019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23701 ; free virtual = 288994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23700 ; free virtual = 288993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23690 ; free virtual = 288983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23689 ; free virtual = 288982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23690 ; free virtual = 288982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23690 ; free virtual = 288983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_stack_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     1|
|4     |LUT4 |    21|
|5     |LUT5 |    33|
|6     |LUT6 |     4|
|7     |FDCE |     5|
|8     |FDRE |   137|
|9     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23689 ; free virtual = 288982
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2961.914 ; gain = 0.016 ; free physical = 23718 ; free virtual = 289011
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2961.914 ; gain = 19.008 ; free physical = 23703 ; free virtual = 288995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.914 ; gain = 0.000 ; free physical = 24331 ; free virtual = 289623
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.914 ; gain = 0.000 ; free physical = 24251 ; free virtual = 289544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 46f0bb9d
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2961.914 ; gain = 25.137 ; free physical = 24445 ; free virtual = 289738
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_BiDirChannels_0_0, cache-ID = e0f5d255a6b523cb
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 13:26:37 2022...
