// Seed: 2979331226
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  assign id_0[1] = id_1 ? id_1 : 1'b0;
endmodule
