{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743644030337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743644030337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 02 21:33:50 2025 " "Processing started: Wed Apr 02 21:33:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743644030337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743644030337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743644030337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743644030512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-behavioral " "Found design unit 1: RegisterFile-behavioral" {  } { { "RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-testbench " "Found design unit 1: ALU_tb-testbench" {  } { { "ALU_tb.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8_bit-rtl " "Found design unit 1: fullAdder8_bit-rtl" {  } { { "fullAdder8_bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder8_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8_bit " "Found entity 1: fullAdder8_bit" {  } { { "fullAdder8_bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "instruction_memory.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/instruction_memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "data_memory.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/data_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_bit_plus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder8_bit_plus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8_bit_plus4-rtl " "Found design unit 1: fullAdder8_bit_plus4-rtl" {  } { { "fullAdder8_bit_plus4.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder8_bit_plus4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8_bit_plus4 " "Found entity 1: fullAdder8_bit_plus4" {  } { { "fullAdder8_bit_plus4.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder8_bit_plus4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumpaddress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpAddress-structural " "Found design unit 1: JumpAddress-structural" {  } { { "JumpAddress.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/JumpAddress.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpAddress " "Found entity 1: JumpAddress" {  } { { "JumpAddress.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/JumpAddress.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_with_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_with_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_With_Shift-rtl " "Found design unit 1: ALU_With_Shift-rtl" {  } { { "ALU_With_Shift.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU_With_Shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_With_Shift " "Found entity 1: ALU_With_Shift" {  } { { "ALU_With_Shift.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU_With_Shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central_registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central_registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Central_RegisterFile-behavioral " "Found design unit 1: Central_RegisterFile-behavioral" {  } { { "Central_RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/Central_RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Central_RegisterFile " "Found entity 1: Central_RegisterFile" {  } { { "Central_RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/Central_RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_3bit-rtl " "Found design unit 1: MUX2_3bit-rtl" {  } { { "MUX2_3bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030755 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_3bit " "Found entity 1: MUX2_3bit" {  } { { "MUX2_3bit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_OUTPUT-rtl " "Found design unit 1: MUX_OUTPUT-rtl" {  } { { "MUX_OUTPUT.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX_OUTPUT.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUTPUT " "Found entity 1: MUX_OUTPUT" {  } { { "MUX_OUTPUT.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/MUX_OUTPUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signlecycleprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signlecycleprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignleCycleProcessor " "Found entity 1: SignleCycleProcessor" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743644030756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SignleCycleProcessor " "Elaborating entity \"SignleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743644030775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst1\"" {  } { { "SignleCycleProcessor.bdf" "inst1" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 416 96 296 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst\"" {  } { { "SignleCycleProcessor.bdf" "inst" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 384 536 744 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATAPATH:inst\|ALU:inst7 " "Elaborating entity \"ALU\" for hierarchy \"DATAPATH:inst\|ALU:inst7\"" {  } { { "DATAPATH.bdf" "inst7" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 568 200 416 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/CEG3156LAB/LAB2_sim/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743644030791 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Central_RegisterFile DATAPATH:inst\|Central_RegisterFile:inst8 " "Elaborating entity \"Central_RegisterFile\" for hierarchy \"DATAPATH:inst\|Central_RegisterFile:inst8\"" {  } { { "DATAPATH.bdf" "inst8" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 600 -104 120 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory DATAPATH:inst\|instruction_memory:inst15 " "Elaborating entity \"instruction_memory\" for hierarchy \"DATAPATH:inst\|instruction_memory:inst15\"" {  } { { "DATAPATH.bdf" "inst15" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 656 -544 -328 736 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst\|PC:inst " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst\|PC:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 608 -824 -632 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit DATAPATH:inst\|MUX2_8bit:inst13 " "Elaborating entity \"MUX2_8bit\" for hierarchy \"DATAPATH:inst\|MUX2_8bit:inst13\"" {  } { { "DATAPATH.bdf" "inst13" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 344 792 976 456 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit DATAPATH:inst\|MUX2_8bit:inst13\|MUX2_1bit:m0 " "Elaborating entity \"MUX2_1bit\" for hierarchy \"DATAPATH:inst\|MUX2_8bit:inst13\|MUX2_1bit:m0\"" {  } { { "MUX2_8bit.vhd" "m0" { Text "E:/CEG3156LAB/LAB2_sim/MUX2_8bit.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder8_bit_plus4 DATAPATH:inst\|fullAdder8_bit_plus4:inst4 " "Elaborating entity \"fullAdder8_bit_plus4\" for hierarchy \"DATAPATH:inst\|fullAdder8_bit_plus4:inst4\"" {  } { { "DATAPATH.bdf" "inst4" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 408 -584 -416 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder DATAPATH:inst\|fullAdder8_bit_plus4:inst4\|fullAdder:bit0 " "Elaborating entity \"fullAdder\" for hierarchy \"DATAPATH:inst\|fullAdder8_bit_plus4:inst4\|fullAdder:bit0\"" {  } { { "fullAdder8_bit_plus4.vhd" "bit0" { Text "E:/CEG3156LAB/LAB2_sim/fullAdder8_bit_plus4.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_With_Shift DATAPATH:inst\|ALU_With_Shift:inst6 " "Elaborating entity \"ALU_With_Shift\" for hierarchy \"DATAPATH:inst\|ALU_With_Shift:inst6\"" {  } { { "DATAPATH.bdf" "inst6" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 408 208 424 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddress DATAPATH:inst\|JumpAddress:inst5 " "Elaborating entity \"JumpAddress\" for hierarchy \"DATAPATH:inst\|JumpAddress:inst5\"" {  } { { "DATAPATH.bdf" "inst5" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 304 -352 -136 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory DATAPATH:inst\|data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"DATAPATH:inst\|data_memory:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 608 488 712 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_3bit DATAPATH:inst\|MUX2_3bit:inst3 " "Elaborating entity \"MUX2_3bit\" for hierarchy \"DATAPATH:inst\|MUX2_3bit:inst3\"" {  } { { "DATAPATH.bdf" "inst3" { Schematic "E:/CEG3156LAB/LAB2_sim/DATAPATH.bdf" { { 768 -432 -248 880 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_OUTPUT MUX_OUTPUT:inst2 " "Elaborating entity \"MUX_OUTPUT\" for hierarchy \"MUX_OUTPUT:inst2\"" {  } { { "SignleCycleProcessor.bdf" "inst2" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 392 1056 1280 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743644030826 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DATAPATH:inst\|Central_RegisterFile:inst8\|registers " "RAM logic \"DATAPATH:inst\|Central_RegisterFile:inst8\|registers\" is uninferred due to inappropriate RAM size" {  } { { "Central_RegisterFile.vhd" "registers" { Text "E:/CEG3156LAB/LAB2_sim/Central_RegisterFile.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1743644030958 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DATAPATH:inst\|data_memory:inst2\|ram " "RAM logic \"DATAPATH:inst\|data_memory:inst2\|ram\" is uninferred due to asynchronous read logic" {  } { { "data_memory.vhd" "ram" { Text "E:/CEG3156LAB/LAB2_sim/data_memory.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1743644030958 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1743644030958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[30\] GND " "Pin \"InstructionOut\[30\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[25\] GND " "Pin \"InstructionOut\[25\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[24\] GND " "Pin \"InstructionOut\[24\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[23\] GND " "Pin \"InstructionOut\[23\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[20\] GND " "Pin \"InstructionOut\[20\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[19\] GND " "Pin \"InstructionOut\[19\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 304 856 1053 320 "InstructionOut\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|InstructionOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCOut\[1\] GND " "Pin \"PCOut\[1\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 272 920 1096 288 "PCOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|PCOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCOut\[0\] GND " "Pin \"PCOut\[0\]\" is stuck at GND" {  } { { "SignleCycleProcessor.bdf" "" { Schematic "E:/CEG3156LAB/LAB2_sim/SignleCycleProcessor.bdf" { { 272 920 1096 288 "PCOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743644033526 "|SignleCycleProcessor|PCOut[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1743644033526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743644033637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743644034760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743644034760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4122 " "Implemented 4122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743644034893 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743644034893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4023 " "Implemented 4023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743644034893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743644034893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743644034907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 02 21:33:54 2025 " "Processing ended: Wed Apr 02 21:33:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743644034907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743644034907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743644034907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743644034907 ""}
