
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000292                       # Number of seconds simulated
sim_ticks                                   292314000                       # Number of ticks simulated
final_tick                                  292314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37382                       # Simulator instruction rate (inst/s)
host_op_rate                                    70393                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87458866                       # Simulator tick rate (ticks/s)
host_mem_usage                                8664528                       # Number of bytes of host memory used
host_seconds                                     3.34                       # Real time elapsed on the host
sim_insts                                      124942                       # Number of instructions simulated
sim_ops                                        235272                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          175373058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           89766484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             265139542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     175373058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175373058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1970484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1970484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1970484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         175373058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          89766484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267110026                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   33468                       # Number of BP lookups
system.cpu.branchPred.condPredicted             33468                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2081                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                27690                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4173                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           27690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12804                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14886                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1330                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       292314000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           584629                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             126800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         164837                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       33468                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              16977                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        131111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4925                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  373                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3554                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          313                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     25233                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   900                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             264626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.200067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.680183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   214605     81.10%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2971      1.12%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2859      1.08%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2638      1.00%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2367      0.89%     85.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3404      1.29%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3754      1.42%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4270      1.61%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    27758     10.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               264626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057247                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.281951                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   121920                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 93188                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     44482                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2574                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2462                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 306201                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2462                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   123408                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   41340                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3058                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     45319                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 49039                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 298521                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    90                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    964                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2315                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  45362                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              326704                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                741894                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           456619                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5434                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                260649                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    66055                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      9670                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                40843                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               23645                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2685                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1078                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     283378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    267169                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               583                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           48457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        68031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            340                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        264626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.009610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.020509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              197990     74.82%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8728      3.30%     78.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10434      3.94%     82.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10066      3.80%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10154      3.84%     89.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8723      3.30%     93.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9518      3.60%     96.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6068      2.29%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2945      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          264626                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2703     72.08%     72.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    21      0.56%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    519     13.84%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   502     13.39%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1770      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                202319     75.73%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  537      0.20%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    39      0.01%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1827      0.68%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                37793     14.15%     91.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22165      8.30%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             719      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 267169                       # Type of FU issued
system.cpu.iq.rate                           0.456989                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3750                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014036                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             798113                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            327873                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       257731                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                5184                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4351                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2341                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 266552                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2597                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7858                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6939                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3280                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2462                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23386                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6805                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              283729                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               338                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 40843                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                23645                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                130                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6740                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            570                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2428                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2998                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                262577                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 37648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4592                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        59316                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    26610                       # Number of branches executed
system.cpu.iew.exec_stores                      21668                       # Number of stores executed
system.cpu.iew.exec_rate                     0.449134                       # Inst execution rate
system.cpu.iew.wb_sent                         261250                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        260072                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    180623                       # num instructions producing a value
system.cpu.iew.wb_consumers                    293067                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.444850                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.616320                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           48519                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2425                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       256428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.917497                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.189506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       201305     78.50%     78.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        12721      4.96%     83.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8238      3.21%     86.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7971      3.11%     89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3494      1.36%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2739      1.07%     92.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1880      0.73%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1429      0.56%     93.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        16651      6.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       256428                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               124942                       # Number of instructions committed
system.cpu.commit.committedOps                 235272                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          54269                       # Number of memory references committed
system.cpu.commit.loads                         33904                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      24731                       # Number of branches committed
system.cpu.commit.fp_insts                       1973                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    233097                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3022                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          924      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           178075     75.69%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             535      0.23%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.01%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1448      0.62%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           33396     14.19%     91.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          20365      8.66%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          508      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            235272                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 16651                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       523568                       # The number of ROB reads
system.cpu.rob.rob_writes                      575913                       # The number of ROB writes
system.cpu.timesIdled                             502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          320003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      124942                       # Number of Instructions Simulated
system.cpu.committedOps                        235272                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.679203                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.679203                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.213712                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.213712                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   397186                       # number of integer regfile reads
system.cpu.int_regfile_writes                  209148                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3531                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1842                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    127641                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    75686                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  113658                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                17                       # number of replacements
system.cpu.dcache.tags.tagsinuse           259.439620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               49621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.026829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   259.439620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.253359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.253359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.383789                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            102260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           102260                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        29442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29442                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        20174                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20174                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         49616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            49616                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        49616                       # number of overall hits
system.cpu.dcache.overall_hits::total           49616                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          223                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          657                       # number of overall misses
system.cpu.dcache.overall_misses::total           657                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    168113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168113500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79539499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79539499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    247652999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    247652999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    247652999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    247652999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        29876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        29876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        20397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        50273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        50273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        50273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        50273                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010933                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 387358.294931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 387358.294931                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 356679.367713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 356679.367713                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 376945.203957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 376945.203957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 376945.203957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 376945.203957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8938                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   308.206897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          223                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          415                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     84290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84290500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     79316499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79316499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    163606999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    163606999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    163606999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    163606999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008255                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 439013.020833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 439013.020833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 355679.367713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 355679.367713                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 394233.732530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 394233.732530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 394233.732530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 394233.732530                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses            657                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallRowHits            49616                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallRowAccesses        50273                       # number of overall accesses with row preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               337                       # number of replacements
system.cpu.icache.tags.tagsinuse           333.306407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               804                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.037313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   333.306407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.650989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.650989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             68443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            68443                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        24160                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           24160                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         24160                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            24160                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        24160                       # number of overall hits
system.cpu.icache.overall_hits::total           24160                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1073                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1073                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1073                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1073                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1073                       # number of overall misses
system.cpu.icache.overall_misses::total          1073                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    404240499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    404240499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    404240499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    404240499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    404240499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    404240499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        25233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        25233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        25233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        25233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        25233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        25233                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.042524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042524                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.042524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.042524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042524                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 376738.582479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 376738.582479                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 376738.582479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 376738.582479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 376738.582479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 376738.582479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3542                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   272.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          337                       # number of writebacks
system.cpu.icache.writebacks::total               337                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          810                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    326654999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    326654999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    326654999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    326654999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    326654999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    326654999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032101                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 403277.776543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 403277.776543                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 403277.776543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 403277.776543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 403277.776543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 403277.776543                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses           1073                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits            24160                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses        25233                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          1618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    292314000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::WritebackClean          337                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               218                       # Transaction distribution
system.membus.trans_dist::ReadExResp              218                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           192                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        72832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        72832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        26816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   99648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1225                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.019592                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.138650                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1201     98.04%     98.04% # Request fanout histogram
system.membus.snoop_fanout::1                      24      1.96%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1225                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3226000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4045000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2050000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
