

================================================================
== Vitis HLS Report for 'solve_Pipeline_VITIS_LOOP_226_4'
================================================================
* Date:           Sun Feb  5 16:53:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  10.014 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_226_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     302|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      131|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      131|     365|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U715  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln226_fu_148_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln228_fu_163_p2     |         +|   0|  0|  12|           4|           4|
    |and_ln228_1_fu_286_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln228_fu_280_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln226_fu_142_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln227_fu_298_p2    |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln228_1_fu_250_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln228_2_fu_262_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln228_3_fu_268_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln228_fu_244_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln228_1_fu_274_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln228_2_fu_304_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln228_fu_256_p2      |        or|   0|  0|   2|           1|           1|
    |big_3_fu_324_p3         |    select|   0|  0|  63|           1|          64|
    |icol_2_fu_317_p3        |    select|   0|  0|  32|           1|          32|
    |irow_fu_310_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln228_fu_292_p2     |       xor|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 302|         237|         180|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|   32|         64|
    |big_1_fu_60              |   9|          2|   64|        128|
    |icol_2_out_o             |   9|          2|   32|         64|
    |icol_fu_64               |   9|          2|   32|         64|
    |irow_2_out_o             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  194|        388|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |big_1_fu_60              |  64|   0|   64|          0|
    |icol_fu_64               |  32|   0|   32|          0|
    |k_reg_373                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_226_4|  return value|
|big                  |   in|   64|     ap_none|                              big|        scalar|
|trunc_ln218          |   in|   32|     ap_none|                      trunc_ln218|        scalar|
|sub_ln228            |   in|    4|     ap_none|                        sub_ln228|        scalar|
|A_val_address0       |  out|    4|   ap_memory|                            A_val|         array|
|A_val_ce0            |  out|    1|   ap_memory|                            A_val|         array|
|A_val_q0             |   in|   64|   ap_memory|                            A_val|         array|
|ipiv_address0        |  out|    2|   ap_memory|                             ipiv|         array|
|ipiv_ce0             |  out|    1|   ap_memory|                             ipiv|         array|
|ipiv_q0              |   in|   32|   ap_memory|                             ipiv|         array|
|j_155                |   in|   32|     ap_none|                            j_155|        scalar|
|big_1_out            |  out|   64|      ap_vld|                        big_1_out|       pointer|
|big_1_out_ap_vld     |  out|    1|      ap_vld|                        big_1_out|       pointer|
|icol_2_out_i         |   in|   32|     ap_ovld|                       icol_2_out|       pointer|
|icol_2_out_o         |  out|   32|     ap_ovld|                       icol_2_out|       pointer|
|icol_2_out_o_ap_vld  |  out|    1|     ap_ovld|                       icol_2_out|       pointer|
|irow_2_out_i         |   in|   32|     ap_ovld|                       irow_2_out|       pointer|
|irow_2_out_o         |  out|   32|     ap_ovld|                       irow_2_out|       pointer|
|irow_2_out_o_ap_vld  |  out|    1|     ap_ovld|                       irow_2_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

