

================================================================
== Vitis HLS Report for 'set3DFloatArray_4'
================================================================
* Date:           Fri Dec 22 00:43:49 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.144 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3876|     3876|  38.760 us|  38.760 us|  3876|  3876|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     3874|     3874|         4|          1|          1|  3872|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 7 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i12 0, void %.lr.ph11, i12 %add_ln8, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 8 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph11, i4 %select_ln10_7, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %select_ln10_12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.96ns)   --->   "%add_ln8 = add i12 %indvar_flatten17, i12 1" [../src/hls/cnn.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i12 %indvar_flatten17, i12 3872" [../src/hls/cnn.cpp:8]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 13 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten, i10 352" [../src/hls/cnn.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%add_ln8_2 = add i4 %i, i4 1" [../src/hls/cnn.cpp:8]   --->   Operation 15 'add' 'add_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.45ns)   --->   "%select_ln10_7 = select i1 %icmp_ln10, i4 %add_ln8_2, i4 %i" [../src/hls/cnn.cpp:10]   --->   Operation 16 'select' 'select_ln10_7' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %select_ln10_7" [../src/hls/cnn.cpp:10]   --->   Operation 17 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (1.08ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 18 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.93ns)   --->   "%add_ln10_2 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:10]   --->   Operation 19 'add' 'add_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.47ns)   --->   "%select_ln10_12 = select i1 %icmp_ln10, i10 1, i10 %add_ln10_2" [../src/hls/cnn.cpp:10]   --->   Operation 20 'select' 'select_ln10_12' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 21 [2/3] (1.08ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 21 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph11, i4 %select_ln10_11, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 22 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:12]   --->   Operation 23 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i4 0, i4 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 26 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 27 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 28 'xor' 'xor_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 29 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 30 'and' 'and_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %select_ln10, i4 1" [../src/hls/cnn.cpp:10]   --->   Operation 31 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_9)   --->   "%or_ln10 = or i1 %and_ln10, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 32 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_9 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10_9' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.45ns)   --->   "%select_ln10_11 = select i1 %and_ln10, i4 %add_ln10, i4 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 34 'select' 'select_ln10_11' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10_9" [../src/hls/cnn.cpp:10]   --->   Operation 35 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_1 = add i12 %iii_cast, i12 %mul_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 36 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10_9, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_8 = select i1 %icmp_ln10, i9 0, i9 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 40 'select' 'select_ln10_8' <Predicate = (!icmp_ln8 & !and_ln10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 43 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & and_ln10)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10 = select i1 %and_ln10, i9 %p_mid1, i9 %select_ln10_8" [../src/hls/cnn.cpp:10]   --->   Operation 44 'select' 'select_ln10_10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10_cast = zext i9 %select_ln10_10" [../src/hls/cnn.cpp:10]   --->   Operation 45 'zext' 'select_ln10_10_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:12]   --->   Operation 47 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_1 = add i12 %iii_cast, i12 %mul_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 48 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln14 = add i12 %add_ln14_1, i12 %select_ln10_10_cast" [../src/hls/cnn.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 51 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i12 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 52 'store' 'store_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 54 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', ../src/hls/cnn.cpp:8) with incoming values : ('add_ln8', ../src/hls/cnn.cpp:8) [4]  (0.489 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:10) with incoming values : ('select_ln10_7', ../src/hls/cnn.cpp:10) [5]  (0 ns)
	'add' operation ('add_ln8_2', ../src/hls/cnn.cpp:8) [19]  (0.868 ns)
	'select' operation ('select_ln10_7', ../src/hls/cnn.cpp:10) [20]  (0.45 ns)
	'mul' operation of DSP[39] ('mul_ln10', ../src/hls/cnn.cpp:10) [22]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('mul_ln10', ../src/hls/cnn.cpp:10) [22]  (1.09 ns)

 <State 4>: 2.53ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:12) with incoming values : ('add_ln12', ../src/hls/cnn.cpp:12) [8]  (0 ns)
	'icmp' operation ('icmp_ln12', ../src/hls/cnn.cpp:12) [26]  (0.87 ns)
	'and' operation ('and_ln10', ../src/hls/cnn.cpp:10) [27]  (0.331 ns)
	'or' operation ('or_ln10', ../src/hls/cnn.cpp:10) [30]  (0 ns)
	'select' operation ('select_ln10_9', ../src/hls/cnn.cpp:10) [31]  (0.44 ns)
	'add' operation ('add_ln12', ../src/hls/cnn.cpp:12) [44]  (0.887 ns)

 <State 5>: 3.14ns
The critical path consists of the following:
	'add' operation of DSP[39] ('add_ln14_1', ../src/hls/cnn.cpp:14) [39]  (0.831 ns)
	'add' operation ('add_ln14', ../src/hls/cnn.cpp:14) [40]  (0.962 ns)
	'getelementptr' operation ('array_addr', ../src/hls/cnn.cpp:14) [42]  (0 ns)
	'store' operation ('store_ln14', ../src/hls/cnn.cpp:14) of constant 0 on array 'array_r' [43]  (1.35 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
