;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <100, 103
	SUB @121, 133
	SUB #200, @0
	SUB -3, <-0
	SUB -3, <-0
	JMN 321, 50
	SLT 0, 2
	SUB #300, @300
	SLT 321, 40
	MOV -7, <-20
	SUB #200, @0
	JMZ 12, <10
	SPL <0, 90
	SUB #12, @203
	SUB @127, 106
	JMZ 12, <10
	JMZ 12, <10
	ADD 100, 9
	SUB #32, @4
	SUB @121, 103
	SUB @121, 103
	JMZ @700, <312
	SUB @121, 103
	SUB #32, @4
	DJN -1, @-20
	SPL 0, <-2
	SUB @121, 103
	SUB @121, 133
	ADD 30, 4
	JMZ 0, <2
	ADD 100, 9
	DJN -1, @-20
	JMZ 0, <2
	JMZ 12, <10
	JMZ 12, <10
	JMZ 12, <10
	JMZ 12, <10
	SUB -410, -10
	SUB -410, -10
	SPL 0, -202
	SPL <0, 90
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL <0, 90
	JMN @12, #200
