
# Need to keep all HDL files and timing constraint files
# *.vhd
# *.v
# *.sdc

# ignore Quartus II generated folders
*_sim
db
greybox_tmp
incremental_db
simulation
testbench
timing
output_files
hps_isw_handoff
# ignore Quartus II generated files
*_generation_script*
*_inst.vhd
*.bak
*.cmp
*.done
*.eqn
*.hex
*.html
*.jdi
*.jpg
*.mif
*.pin
*.pof
*.ptf.*
*.qar
*.qarlog
*.qws
*.rpt
*.smsg
*.sof
*.sopc_builder
*.sopcinfo
*.summary
*.txt 
*example*
*sopc_*
*.bak
*.csv

PLLJ_PLLSPE_INFO.txt # The generated PLL specification file
