# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v" \
"../../../../lab6.srcs/sources_1/new/clk_div_time.v" \
"../../../../lab6.srcs/sources_1/new/counter.v" \
"../../../../lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v" \
"../../../../lab6.srcs/sources_1/imports/new/rising_edge_detector.v" \
"../../../../lab6.srcs/sources_1/new/stopwatch_main.v" \
"../../../../lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/time_mux_state_machine.v" \
"../../../../lab6.srcs/sim_1/new/tb_stopwatch_main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
