# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memoria_Control.srcs/sources_1/new/Memoria_Control.vhd" \
"../../../../Memoria_Control.srcs/sim_1/new/tb_Memoria_Control.vhd" \

# Do not sort compile order
nosort
