Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Dec 15 11:46:42 2025
| Host         : y14c047.educ.cc.keio.ac.jp running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 792         
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          
TIMING-18  Warning           Missing input or output delay               4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (792)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2317)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (792)
--------------------------
 There are 792 register/latch pins with no clock driven by root clock pin: clk_62p5mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2317)
---------------------------------------------------
 There are 2317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.548        0.000                      0                   33        0.265        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.548        0.000                      0                   33        0.265        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 mem/RAM_reg_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_14/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 2.604ns (52.354%)  route 2.370ns (47.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.376    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.830 r  mem/RAM_reg_14/DOADO[1]
                         net (fo=4, routed)           1.357     9.187    mips/dp/r2M/readdata[29]
    SLICE_X17Y21         LUT3 (Prop_lut3_I0_O)        0.150     9.337 r  mips/dp/r2M/RAM_reg_14_i_1/O
                         net (fo=1, routed)           1.013    10.350    mem/p_0_in[29]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_14/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.535    12.927    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
                         clock pessimism              0.449    13.376    
                         clock uncertainty           -0.035    13.340    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.443    12.897    mem/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 mem/RAM_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.578ns (50.168%)  route 2.561ns (49.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.395    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.849 r  mem/RAM_reg_7/DOADO[0]
                         net (fo=3, routed)           1.361     9.210    mips/dp/r1M/readdata[6]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     9.334 r  mips/dp/r1M/RAM_reg_7_i_2/O
                         net (fo=1, routed)           1.199    10.533    mem/p_0_in[14]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    12.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
                         clock pessimism              0.451    13.395    
                         clock uncertainty           -0.035    13.359    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.118    mem/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 2.573ns (52.373%)  route 2.340ns (47.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.381    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.835 r  mem/RAM_reg_12/DOADO[1]
                         net (fo=4, routed)           1.397     9.231    mips/dp/r2M/readdata[25]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.119     9.350 r  mips/dp/r2M/RAM_reg_12_i_1/O
                         net (fo=1, routed)           0.943    10.294    mem/p_0_in[25]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540    12.932    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism              0.449    13.381    
                         clock uncertainty           -0.035    13.345    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.449    12.896    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 mem/RAM_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.606ns (53.180%)  route 2.294ns (46.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.387    mem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.841 r  mem/RAM_reg_2/DOADO[1]
                         net (fo=2, routed)           1.387     9.228    mips/dp/r2M/readdata[5]
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.152     9.380 r  mips/dp/r2M/RAM_reg_2_i_1/O
                         net (fo=1, routed)           0.907    10.287    mem/p_0_in[5]
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545    12.937    mem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.450    13.387    
                         clock uncertainty           -0.035    13.351    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.443    12.908    mem/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 mem/RAM_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 2.578ns (50.960%)  route 2.481ns (49.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.395    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.849 r  mem/RAM_reg_7/DOADO[1]
                         net (fo=4, routed)           1.302     9.151    mips/dp/r1M/readdata[7]
    SLICE_X17Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.275 r  mips/dp/r1M/RAM_reg_7_i_1/O
                         net (fo=1, routed)           1.179    10.454    mem/p_0_in[15]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    12.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK
                         clock pessimism              0.451    13.395    
                         clock uncertainty           -0.035    13.359    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.118    mem/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_15/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.604ns (55.491%)  route 2.089ns (44.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           1.288     9.121    mips/dp/r2M/readdata[31]
    SLICE_X18Y26         LUT3 (Prop_lut3_I0_O)        0.150     9.271 r  mips/dp/r2M/RAM_reg_15_i_1/O
                         net (fo=1, routed)           0.801    10.071    mem/p_0_in[31]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538    12.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
                         clock pessimism              0.449    13.379    
                         clock uncertainty           -0.035    13.343    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.449    12.894    mem/RAM_reg_15
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.578ns (53.333%)  route 2.256ns (46.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.381    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.835 r  mem/RAM_reg_12/DOADO[0]
                         net (fo=4, routed)           1.464     9.299    mips/dp/r2M/readdata[24]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.423 r  mips/dp/r2M/RAM_reg_12_i_2/O
                         net (fo=1, routed)           0.791    10.215    mem/p_0_in[24]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540    12.932    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism              0.449    13.381    
                         clock uncertainty           -0.035    13.345    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.104    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 mem/RAM_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.578ns (53.414%)  route 2.248ns (46.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.387    mem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.841 r  mem/RAM_reg_2/DOADO[0]
                         net (fo=2, routed)           1.415     9.256    mips/dp/r2M/readdata[4]
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.124     9.380 r  mips/dp/r2M/RAM_reg_2_i_2/O
                         net (fo=1, routed)           0.833    10.213    mem/p_0_in[4]
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545    12.937    mem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.450    13.387    
                         clock uncertainty           -0.035    13.351    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.110    mem/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 mem/RAM_reg_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_8/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.578ns (53.559%)  route 2.235ns (46.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.717     5.386    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.840 r  mem/RAM_reg_8/DOADO[1]
                         net (fo=3, routed)           1.404     9.244    mips/c/regM/readdata[9]
    SLICE_X20Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.368 r  mips/c/regM/RAM_reg_8_i_1/O
                         net (fo=1, routed)           0.831    10.199    mem/p_0_in[17]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_8/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.544    12.936    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK
                         clock pessimism              0.450    13.386    
                         clock uncertainty           -0.035    13.350    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.109    mem/RAM_reg_8
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 mem/RAM_reg_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_10/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.578ns (53.688%)  route 2.224ns (46.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.377    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  mem/RAM_reg_10/DOADO[1]
                         net (fo=3, routed)           1.512     9.343    mips/c/regM/readdata[13]
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  mips/c/regM/RAM_reg_10_i_1/O
                         net (fo=1, routed)           0.712    10.179    mem/p_0_in[21]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.537    12.929    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
                         clock pessimism              0.448    13.377    
                         clock uncertainty           -0.035    13.341    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.100    mem/RAM_reg_10
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  2.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_62p5mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_62p5mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.462    clk_125mhz_IBUF_BUFG
    SLICE_X23Y26         FDRE                                         r  clk_62p5mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  clk_62p5mhz_reg/Q
                         net (fo=2, routed)           0.170     1.773    clk_62p5mhz
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  clk_62p5mhz_i_1/O
                         net (fo=1, routed)           0.000     1.818    clk_62p5mhz_i_1_n_0
    SLICE_X23Y26         FDRE                                         r  clk_62p5mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.974    clk_125mhz_IBUF_BUFG
    SLICE_X23Y26         FDRE                                         r  clk_62p5mhz_reg/C
                         clock pessimism             -0.512     1.462    
    SLICE_X23Y26         FDRE (Hold_fdre_C_D)         0.091     1.553    clk_62p5mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 mem/RAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.630ns (57.969%)  route 0.457ns (42.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_0/DOADO[0]
                         net (fo=2, routed)           0.296     2.396    mips/dp/r2M/readdata[0]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.441 r  mips/dp/r2M/RAM_reg_0_i_2/O
                         net (fo=1, routed)           0.161     2.602    mem/p_0_in[0]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.515     1.515    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.670    mem/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.630ns (56.131%)  route 0.492ns (43.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_3/DOADO[0]
                         net (fo=2, routed)           0.289     2.389    mips/dp/r2M/readdata[6]
    SLICE_X26Y12         LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  mips/dp/r2M/RAM_reg_3_i_2/O
                         net (fo=1, routed)           0.203     2.638    mem/p_0_in[6]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.514     1.515    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.670    mem/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.630ns (52.865%)  route 0.562ns (47.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_13/DOADO[0]
                         net (fo=4, routed)           0.419     2.516    mips/dp/r2M/readdata[26]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.045     2.561 r  mips/dp/r2M/RAM_reg_13_i_2/O
                         net (fo=1, routed)           0.143     2.704    mem/p_0_in[26]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.026    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.514     1.512    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.667    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 mem/RAM_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.630ns (52.079%)  route 0.580ns (47.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.518    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.103 r  mem/RAM_reg_5/DOADO[0]
                         net (fo=3, routed)           0.335     2.438    mips/dp/r1M/readdata[2]
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.483 r  mips/dp/r1M/RAM_reg_5_i_2/O
                         net (fo=1, routed)           0.245     2.728    mem/p_0_in[10]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.032    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
                         clock pessimism             -0.514     1.518    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.673    mem/RAM_reg_5
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.630ns (51.889%)  route 0.584ns (48.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  mem/RAM_reg_9/DOADO[0]
                         net (fo=3, routed)           0.382     2.482    mips/c/regM/readdata[10]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.045     2.527 r  mips/c/regM/RAM_reg_9_i_2/O
                         net (fo=1, routed)           0.202     2.729    mem/p_0_in[18]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.028    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism             -0.513     1.515    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.670    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.629ns (50.393%)  route 0.619ns (49.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.097 r  mem/RAM_reg_13/DOADO[1]
                         net (fo=4, routed)           0.358     2.455    mips/dp/r2M/readdata[27]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.044     2.499 r  mips/dp/r2M/RAM_reg_13_i_1/O
                         net (fo=1, routed)           0.261     2.760    mem/p_0_in[27]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.026    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.514     1.512    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.093     1.605    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.630ns (47.827%)  route 0.687ns (52.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.100 r  mem/RAM_reg_9/DOADO[1]
                         net (fo=3, routed)           0.412     2.512    mips/c/regM/readdata[11]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.557 r  mips/c/regM/RAM_reg_9_i_1/O
                         net (fo=1, routed)           0.275     2.832    mem/p_0_in[19]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.028    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism             -0.513     1.515    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.670    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 mem/RAM_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.629ns (49.775%)  route 0.635ns (50.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.100 r  mem/RAM_reg_3/DOADO[1]
                         net (fo=2, routed)           0.430     2.530    mips/dp/r2M/readdata[7]
    SLICE_X26Y12         LUT3 (Prop_lut3_I0_O)        0.044     2.574 r  mips/dp/r2M/RAM_reg_3_i_1/O
                         net (fo=1, routed)           0.204     2.779    mem/p_0_in[7]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.514     1.515    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.093     1.608    mem/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 mem/RAM_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.630ns (47.445%)  route 0.698ns (52.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.518    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.103 r  mem/RAM_reg_5/DOADO[1]
                         net (fo=3, routed)           0.369     2.472    mips/dp/r1M/readdata[3]
    SLICE_X10Y12         LUT5 (Prop_lut5_I0_O)        0.045     2.517 r  mips/dp/r1M/RAM_reg_5_i_1/O
                         net (fo=1, routed)           0.329     2.846    mem/p_0_in[11]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.032    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
                         clock pessimism             -0.514     1.518    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.673    mem/RAM_reg_5
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  1.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y2   mem/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y1   mem/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y4   mem/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5   mem/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5   mem/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y3   mem/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y3   mem/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6   mem/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0   mem/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2   mem/RAM_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y26  clk_62p5mhz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y26  clk_62p5mhz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y26  clk_62p5mhz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y26  clk_62p5mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2321 Endpoints
Min Delay          2321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r3E/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.227ns  (logic 2.084ns (9.818%)  route 19.143ns (90.182%))
  Logic Levels:           12  (FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.459    21.075    mips/dp/r2D/E[0]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.152    21.227 r  mips/dp/r2D/q[12]_i_1__9/O
                         net (fo=1, routed)           0.000    21.227    mips/dp/r3E/q_reg[12]_0
    SLICE_X14Y16         FDCE                                         r  mips/dp/r3E/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r3E/q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.199ns  (logic 2.056ns (9.699%)  route 19.143ns (90.301%))
  Logic Levels:           12  (FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.459    21.075    mips/dp/r2D/E[0]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124    21.199 r  mips/dp/r2D/q[11]_i_1__9/O
                         net (fo=1, routed)           0.000    21.199    mips/dp/r3E/q_reg[11]_0
    SLICE_X14Y16         FDCE                                         r  mips/dp/r3E/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r3E/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.178ns  (logic 2.085ns (9.845%)  route 19.093ns (90.155%))
  Logic Levels:           12  (FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.410    21.025    mips/dp/r2D/E[0]
    SLICE_X16Y15         LUT3 (Prop_lut3_I1_O)        0.153    21.178 r  mips/dp/r2D/q[14]_i_1__7/O
                         net (fo=1, routed)           0.000    21.178    mips/dp/r3E/q_reg[14]_3
    SLICE_X16Y15         FDCE                                         r  mips/dp/r3E/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r3E/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.149ns  (logic 2.056ns (9.721%)  route 19.093ns (90.279%))
  Logic Levels:           12  (FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.410    21.025    mips/dp/r2D/E[0]
    SLICE_X16Y15         LUT3 (Prop_lut3_I1_O)        0.124    21.149 r  mips/dp/r2D/q[13]_i_1__9/O
                         net (fo=1, routed)           0.000    21.149    mips/dp/r3E/q_reg[13]_0
    SLICE_X16Y15         FDCE                                         r  mips/dp/r3E/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.006ns  (logic 2.084ns (9.921%)  route 18.922ns (90.079%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.239    20.854    mem/activeexception
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.152    21.006 r  mem/q[19]_i_1/O
                         net (fo=1, routed)           0.000    21.006    mips/dp/r2D/q_reg[31]_14[19]
    SLICE_X14Y17         FDCE                                         r  mips/dp/r2D/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1M/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.988ns  (logic 2.056ns (9.796%)  route 18.932ns (90.204%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.249    20.864    mips/dp/fivebitdp/r5E/E[0]
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124    20.988 r  mips/dp/fivebitdp/r5E/q[13]_i_1__2/O
                         net (fo=1, routed)           0.000    20.988    mips/dp/r1M/q_reg[13]_1
    SLICE_X15Y16         FDCE                                         r  mips/dp/r1M/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.978ns  (logic 2.056ns (9.801%)  route 18.922ns (90.199%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.239    20.854    mem/activeexception
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    20.978 r  mem/q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    20.978    mips/dp/r2D/q_reg[31]_14[18]
    SLICE_X14Y17         FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1E/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.785ns  (logic 2.056ns (9.892%)  route 18.729ns (90.108%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.046    20.661    mips/dp/r2D/E[0]
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    20.785 r  mips/dp/r2D/q[12]_i_1__10/O
                         net (fo=1, routed)           0.000    20.785    mips/dp/r1E/q_reg[12]_0
    SLICE_X15Y17         FDCE                                         r  mips/dp/r1E/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.782ns  (logic 2.078ns (9.999%)  route 18.704ns (90.001%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.021    20.636    mem/activeexception
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.146    20.782 r  mem/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    20.782    mips/dp/r2D/q_reg[31]_14[21]
    SLICE_X10Y21         FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r5E/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2D/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.760ns  (logic 2.056ns (9.903%)  route 18.704ns (90.097%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r5E/q_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/dp/fivebitdp/r5E/q_reg[0]/Q
                         net (fo=8, routed)           1.827     2.283    mips/dp/fivebitdp/r3M/q[29]_i_2__1_3
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  mips/dp/fivebitdp/r3M/q[29]_i_5__0/O
                         net (fo=1, routed)           0.520     2.927    mips/dp/fivebitdp/r3M/q[29]_i_5__0_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.051 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.821     5.873    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  mips/dp/fivebitdp/r3M/q[31]_i_2__1/O
                         net (fo=1, routed)           0.943     6.940    mips/dp/r3E/q_reg[31]
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.092 f  mips/dp/r3E/q[31]_i_1__2/O
                         net (fo=38, routed)          3.169    10.261    mips/dp/r3E/q_reg[30]_0[23]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.332    10.593 f  mips/dp/r3E/q[6]_i_12/O
                         net (fo=4, routed)           0.703    11.296    mips/dp/fivebitdp/r3M/q[1]_i_4
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.420 f  mips/dp/fivebitdp/r3M/q[1]_i_8/O
                         net (fo=2, routed)           1.212    12.632    mips/dp/fivebitdp/r3M/q_reg[23]_4
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  mips/dp/fivebitdp/r3M/q[0]_i_4__0/O
                         net (fo=1, routed)           1.121    13.878    mips/c/regE/q_reg[0]_5
    SLICE_X27Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.761    14.763    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.887 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.604    15.491    mips/c/regE/q_reg[8]_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.021    20.636    mem/activeexception
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.124    20.760 r  mem/q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    20.760    mips/dp/r2D/q_reg[31]_14[20]
    SLICE_X10Y21         FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[5]/C
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  mips/dp/r1D/q_reg[5]/Q
                         net (fo=1, routed)           0.064     0.192    mips/dp/r9E/q_reg[31]_0[4]
    SLICE_X19Y13         FDCE                                         r  mips/dp/r9E/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1M/q_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r4W/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE                         0.000     0.000 r  mips/dp/r1M/q_reg[25]/C
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1M/q_reg[25]/Q
                         net (fo=2, routed)           0.056     0.197    mips/dp/r4W/q_reg[25]_0
    SLICE_X15Y23         FDCE                                         r  mips/dp/r4W/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1M/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r4W/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDCE                         0.000     0.000 r  mips/dp/r1M/q_reg[22]/C
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1M/q_reg[22]/Q
                         net (fo=2, routed)           0.076     0.217    mips/dp/r4W/q_reg[22]_0
    SLICE_X18Y25         FDCE                                         r  mips/dp/r4W/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3M/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r3W/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3M/q_reg[2]/C
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fivebitdp/r3M/q_reg[2]/Q
                         net (fo=5, routed)           0.080     0.221    mips/dp/fivebitdp/r3W/q_reg[2]_1
    SLICE_X13Y8          FDCE                                         r  mips/dp/fivebitdp/r3W/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fivebitdp/r3M/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r3W/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE                         0.000     0.000 r  mips/dp/fivebitdp/r3M/q_reg[1]/C
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fivebitdp/r3M/q_reg[1]/Q
                         net (fo=6, routed)           0.092     0.233    mips/dp/fivebitdp/r3W/q_reg[1]_2
    SLICE_X13Y8          FDCE                                         r  mips/dp/fivebitdp/r3W/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1D/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[30]/C
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[30]/Q
                         net (fo=2, routed)           0.114     0.255    mips/dp/r1D/Q[30]
    SLICE_X13Y24         FDCE                                         r  mips/dp/r1D/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[4]/C
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[4]/Q
                         net (fo=1, routed)           0.119     0.260    mips/dp/r9E/q_reg[31]_0[3]
    SLICE_X19Y13         FDCE                                         r  mips/dp/r9E/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/c/regW/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE                         0.000     0.000 r  mips/c/regM/q_reg[3]/C
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  mips/c/regM/q_reg[3]/Q
                         net (fo=1, routed)           0.119     0.267    mips/c/regW/q_reg[0]_0
    SLICE_X16Y10         FDCE                                         r  mips/c/regW/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1M/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r4W/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE                         0.000     0.000 r  mips/dp/r1M/q_reg[21]/C
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1M/q_reg[21]/Q
                         net (fo=2, routed)           0.134     0.275    mips/dp/r4W/q_reg[21]_0
    SLICE_X14Y23         FDCE                                         r  mips/dp/r4W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.186%)  route 0.140ns (49.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[12]/C
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[12]/Q
                         net (fo=1, routed)           0.140     0.281    mips/dp/r9E/q_reg[31]_0[11]
    SLICE_X19Y13         FDCE                                         r  mips/dp/r9E/q_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 3.186ns (33.740%)  route 6.257ns (66.260%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.129    14.490    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.332    14.822 r  mips/c/regM/q[18]_i_1__8/O
                         net (fo=1, routed)           0.000    14.822    mips/dp/r2W/q_reg[18]_1
    SLICE_X10Y27         FDCE                                         r  mips/dp/r2W/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 3.186ns (33.795%)  route 6.241ns (66.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.113    14.474    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.332    14.806 r  mips/c/regM/q[27]_i_1__8/O
                         net (fo=1, routed)           0.000    14.806    mips/dp/r2W/q_reg[27]_1
    SLICE_X10Y28         FDCE                                         r  mips/dp/r2W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 3.186ns (34.486%)  route 6.052ns (65.514%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.924    14.285    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.332    14.617 r  mips/c/regM/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000    14.617    mips/dp/r2W/q_reg[19]_1
    SLICE_X11Y27         FDCE                                         r  mips/dp/r2W/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 3.186ns (34.672%)  route 6.003ns (65.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.875    14.236    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.332    14.568 r  mips/c/regM/q[29]_i_1__8/O
                         net (fo=1, routed)           0.000    14.568    mips/dp/r2W/q_reg[29]_2
    SLICE_X13Y26         FDCE                                         r  mips/dp/r2W/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 3.186ns (35.207%)  route 5.863ns (64.793%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.735    14.096    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.332    14.428 r  mips/c/regM/q[26]_i_1__7/O
                         net (fo=1, routed)           0.000    14.428    mips/dp/r2W/q_reg[26]_1
    SLICE_X10Y28         FDCE                                         r  mips/dp/r2W/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 3.186ns (35.705%)  route 5.737ns (64.295%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.609    13.970    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.332    14.302 r  mips/c/regM/q[24]_i_1__7/O
                         net (fo=1, routed)           0.000    14.302    mips/dp/r2W/q_reg[24]_1
    SLICE_X12Y26         FDCE                                         r  mips/dp/r2W/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 3.186ns (35.717%)  route 5.734ns (64.283%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.606    13.967    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.332    14.299 r  mips/c/regM/q[25]_i_1__7/O
                         net (fo=1, routed)           0.000    14.299    mips/dp/r2W/q_reg[25]_1
    SLICE_X12Y26         FDCE                                         r  mips/dp/r2W/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 3.186ns (36.055%)  route 5.650ns (63.945%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.522    13.883    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.332    14.215 r  mips/c/regM/q[21]_i_1__8/O
                         net (fo=1, routed)           0.000    14.215    mips/dp/r2W/q_reg[21]_1
    SLICE_X11Y27         FDCE                                         r  mips/dp/r2W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 3.186ns (36.331%)  route 5.583ns (63.669%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.456    13.816    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.332    14.148 r  mips/c/regM/q[30]_i_1__8/O
                         net (fo=1, routed)           0.000    14.148    mips/dp/r2W/q_reg[30]_1
    SLICE_X16Y27         FDCE                                         r  mips/dp/r2W/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 3.186ns (36.372%)  route 5.573ns (63.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           2.127     9.960    mem/readdata[31]
    SLICE_X26Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.084 r  mem/q[31]_i_6__1/O
                         net (fo=1, routed)           1.191    11.275    mips/dp/r2M/q[7]_i_2__2
    SLICE_X21Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.809    12.209    mips/c/regM/q_reg[31]
    SLICE_X18Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.361 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          1.446    13.806    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X16Y27         LUT5 (Prop_lut5_I4_O)        0.332    14.138 r  mips/c/regM/q[31]_i_1__7/O
                         net (fo=1, routed)           0.000    14.138    mips/dp/r2W/q_reg[31]_1
    SLICE_X16Y27         FDCE                                         r  mips/dp/r2W/q_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.630ns (68.807%)  route 0.286ns (31.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.520    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.105 r  mem/RAM_reg_5/DOBDO[0]
                         net (fo=1, routed)           0.286     2.391    mem/instr[10]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.045     2.436 r  mem/q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.436    mips/dp/r2D/q_reg[31]_14[10]
    SLICE_X9Y12          FDCE                                         r  mips/dp/r2D/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.633ns (66.056%)  route 0.325ns (33.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.610     1.522    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.107 r  mem/RAM_reg_6/DOBDO[1]
                         net (fo=1, routed)           0.325     2.432    mem/instr[13]
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.048     2.480 r  mem/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.480    mips/dp/r2D/q_reg[31]_14[13]
    SLICE_X9Y10          FDCE                                         r  mips/dp/r2D/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.627ns (64.694%)  route 0.342ns (35.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.520    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.105 r  mem/RAM_reg_5/DOBDO[1]
                         net (fo=1, routed)           0.342     2.447    mem/instr[11]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.042     2.489 r  mem/q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.489    mips/dp/r2D/q_reg[31]_14[11]
    SLICE_X9Y12          FDCE                                         r  mips/dp/r2D/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.630ns (63.664%)  route 0.360ns (36.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_12/DOADO[0]
                         net (fo=4, routed)           0.360     2.457    mips/c/regM/readdata[16]
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.502 r  mips/c/regM/q[24]_i_1__7/O
                         net (fo=1, routed)           0.000     2.502    mips/dp/r2W/q_reg[24]_1
    SLICE_X12Y26         FDCE                                         r  mips/dp/r2W/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.630ns (63.424%)  route 0.363ns (36.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.509    mem/clk
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.094 r  mem/RAM_reg_4/DOBDO[0]
                         net (fo=1, routed)           0.363     2.458    mem/instr[8]
    SLICE_X23Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.503 r  mem/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.503    mips/dp/r2D/q_reg[31]_14[8]
    SLICE_X23Y20         FDCE                                         r  mips/dp/r2D/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.630ns (63.130%)  route 0.368ns (36.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.611     1.523    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.108 r  mem/RAM_reg_7/DOBDO[0]
                         net (fo=1, routed)           0.368     2.476    mem/instr[14]
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.045     2.521 r  mem/q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.521    mips/dp/r2D/q_reg[31]_14[14]
    SLICE_X9Y8           FDCE                                         r  mips/dp/r2D/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 0.630ns (61.919%)  route 0.387ns (38.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.097 r  mem/RAM_reg_10/DOBDO[0]
                         net (fo=1, routed)           0.387     2.485    mem/instr[20]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.530 r  mem/q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     2.530    mips/dp/r2D/q_reg[31]_14[20]
    SLICE_X10Y21         FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.630ns (60.031%)  route 0.419ns (39.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.507    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.092 r  mem/RAM_reg_11/DOBDO[0]
                         net (fo=1, routed)           0.419     2.512    mem/instr[22]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.557 r  mem/q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.557    mips/dp/r2D/q_reg[31]_14[22]
    SLICE_X18Y26         FDCE                                         r  mips/dp/r2D/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.631ns (60.930%)  route 0.405ns (39.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.611     1.523    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.108 r  mem/RAM_reg_7/DOBDO[1]
                         net (fo=1, routed)           0.405     2.513    mem/instr[15]
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.046     2.559 r  mem/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.559    mips/dp/r2D/q_reg[31]_14[15]
    SLICE_X9Y8           FDCE                                         r  mips/dp/r2D/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.630ns (59.841%)  route 0.423ns (40.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.518    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.103 r  mem/RAM_reg_5/DOADO[0]
                         net (fo=3, routed)           0.423     2.526    mips/c/regM/readdata[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.571 r  mips/c/regM/q[10]_i_1__7/O
                         net (fo=1, routed)           0.000     2.571    mips/dp/r2W/q_reg[10]_1
    SLICE_X10Y11         FDCE                                         r  mips/dp/r2W/q_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           497 Endpoints
Min Delay           497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 1.076ns (13.161%)  route 7.100ns (86.840%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.416     6.102    mips/c/regM/q_reg[7]_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  mips/c/regM/RAM_reg_10_i_3/O
                         net (fo=3, routed)           1.950     8.176    mem/RAM_reg_12_0[0]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.537     4.929    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.951ns  (logic 1.076ns (13.533%)  route 6.875ns (86.467%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.592     6.278    mips/c/regM/q_reg[7]_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I1_O)        0.124     6.402 r  mips/c/regM/RAM_reg_5_i_3/O
                         net (fo=3, routed)           1.549     7.951    mem/RAM_reg_7_0[0]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552     4.944    mem/clk
    RAMB36_X0Y0          RAMB36E1                                     r  mem/RAM_reg_7/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.745ns  (logic 1.076ns (13.892%)  route 6.669ns (86.108%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.592     6.278    mips/c/regM/q_reg[7]_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I1_O)        0.124     6.402 r  mips/c/regM/RAM_reg_5_i_3/O
                         net (fo=3, routed)           1.343     7.745    mem/RAM_reg_7_0[0]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     4.943    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.076ns (13.914%)  route 6.657ns (86.086%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.416     6.102    mips/c/regM/q_reg[7]_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  mips/c/regM/RAM_reg_10_i_3/O
                         net (fo=3, routed)           1.507     7.733    mem/RAM_reg_12_0[0]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540     4.932    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.616ns  (logic 1.104ns (14.496%)  route 6.512ns (85.504%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.592     6.278    mips/c/regM/q_reg[7]_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I1_O)        0.152     6.430 r  mips/c/regM/RAM_reg_7_i_3/O
                         net (fo=2, routed)           1.186     7.616    mem/RAM_reg_7_0[1]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.542     4.934    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_8/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.527ns  (logic 1.104ns (14.668%)  route 6.423ns (85.332%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.592     6.278    mips/c/regM/q_reg[7]_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I1_O)        0.152     6.430 r  mips/c/regM/RAM_reg_7_i_3/O
                         net (fo=2, routed)           1.097     7.527    mem/RAM_reg_7_0[1]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_8/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.544     4.936    mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.076ns (14.387%)  route 6.403ns (85.613%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.592     6.278    mips/c/regM/q_reg[7]_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I1_O)        0.124     6.402 r  mips/c/regM/RAM_reg_5_i_3/O
                         net (fo=3, routed)           1.077     7.479    mem/RAM_reg_7_0[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.547     4.939    mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  mem/RAM_reg_5/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 1.070ns (14.585%)  route 6.266ns (85.415%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.416     6.102    mips/c/regM/q_reg[7]_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.118     6.220 r  mips/c/regM/RAM_reg_15_i_3/O
                         net (fo=1, routed)           1.116     7.336    mem/memwrite
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538     4.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.169ns  (logic 1.076ns (15.009%)  route 6.093ns (84.991%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          1.416     6.102    mips/c/regM/q_reg[7]_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  mips/c/regM/RAM_reg_10_i_3/O
                         net (fo=3, routed)           0.943     7.169    mem/RAM_reg_12_0[0]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.533     4.925    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.739ns  (logic 1.076ns (15.966%)  route 5.663ns (84.034%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[31]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[31]/Q
                         net (fo=9, routed)           0.961     1.417    mips/dp/r2M/dataadr[15]
    SLICE_X19Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.541 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.433     1.974    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.098 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.839     2.937    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.061 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.500     4.562    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.686 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=57, routed)          0.917     5.603    mips/c/regM/q_reg[7]_0
    SLICE_X26Y12         LUT2 (Prop_lut2_I1_O)        0.124     5.727 r  mips/c/regM/RAM_reg_2_i_3/O
                         net (fo=2, routed)           1.012     6.739    mem/WEA[1]
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.530     4.922    mem/clk
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.136%)  route 0.260ns (64.864%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[3]/C
    SLICE_X27Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[3]/Q
                         net (fo=26, routed)          0.260     0.401    mem/dataadr[1]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.029    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.209%)  route 0.265ns (61.791%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[9]/C
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[9]/Q
                         net (fo=18, routed)          0.265     0.429    mem/Q[7]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.122%)  route 0.266ns (61.878%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[12]/C
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[12]/Q
                         net (fo=18, routed)          0.266     0.430    mem/Q[10]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.371%)  route 0.323ns (69.629%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[8]/C
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[8]/Q
                         net (fo=18, routed)          0.323     0.464    mem/Q[6]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.330%)  route 0.324ns (69.670%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[3]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[3]/Q
                         net (fo=18, routed)          0.324     0.465    mem/Q[1]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.157%)  route 0.327ns (69.843%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[13]/C
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[13]/Q
                         net (fo=18, routed)          0.327     0.468    mem/Q[11]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_10/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.004%)  route 0.329ns (69.996%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[15]/C
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[15]/Q
                         net (fo=18, routed)          0.329     0.470    mem/Q[13]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_10/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[2]/C
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[2]/Q
                         net (fo=19, routed)          0.330     0.471    mem/Q[0]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_14/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.688%)  route 0.334ns (70.312%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[8]/C
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[8]/Q
                         net (fo=25, routed)          0.334     0.475    mem/dataadr[6]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_14/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.598%)  route 0.335ns (70.402%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[5]/C
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[5]/Q
                         net (fo=18, routed)          0.335     0.476    mem/Q[3]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK





