

================================================================
== Vitis HLS Report for 'exp_16_9_s'
================================================================
* Date:           Tue May  3 12:52:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     94|    -|
|Memory           |        0|    -|      61|     32|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     465|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     526|    441|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U1  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  47|    0|
    |mul_25ns_25ns_50_1_1_U2  |mul_25ns_25ns_50_1_1  |        0|   1|  0|  47|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  94|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U      |exp_16_9_s_exp_x_msb_1_table_V      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_V_U  |exp_16_9_s_exp_x_msb_2_m_1_table_V  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_V_U          |exp_16_9_s_f_x_lsb_table_V          |        0|  11|   6|    0|    32|   11|     1|          352|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                    |        0|  61|  32|    0|    96|   61|     3|         1952|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |exp_x_msb_2_lsb_m_1_V_fu_402_p2  |         +|   0|  0|  32|          25|          25|
    |ret_V_fu_392_p2                  |         +|   0|  0|  27|          20|          20|
    |y_l_V_fu_442_p2                  |         +|   0|  0|  32|          25|          25|
    |and_ln202_fu_261_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_fu_255_p2            |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1498_fu_249_p2            |      icmp|   0|  0|   9|           4|           3|
    |overf_1_fu_478_p2                |      icmp|   0|  0|   8|           2|           1|
    |or_ln202_1_fu_315_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_321_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_327_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_456_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_309_p2               |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_492_p2                |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|  16|           1|          15|
    |p_Val2_s_fu_460_p3               |    select|   0|  0|  22|           1|          22|
    |select_ln640_fu_434_p3           |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |overf_fu_187_p2                  |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_1_fu_215_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_2_fu_229_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_3_fu_243_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_fu_201_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln640_fu_429_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 187|         104|         140|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_580                    |  25|   0|   25|          0|
    |exp_x_msb_1_V_reg_580_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_V_reg_575            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_559                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_V_reg_553                        |  11|   0|   11|          0|
    |f_x_lsb_V_reg_553_pp0_iter2_reg          |  11|   0|   11|          0|
    |or_ln202_1_reg_543                       |   1|   0|    1|          0|
    |or_ln202_3_reg_548                       |   1|   0|    1|          0|
    |p_Result_s_reg_522                       |   4|   0|    4|          0|
    |p_Result_s_reg_522_pp0_iter1_reg         |   4|   0|    4|          0|
    |tmp_reg_516                              |   1|   0|    1|          0|
    |trunc_ln640_1_reg_527                    |   1|   0|    1|          0|
    |trunc_ln6_reg_565                        |  19|   0|   19|          0|
    |y_lo_s_V_reg_586                         |  25|   0|   25|          0|
    |or_ln202_1_reg_543                       |  64|  32|    1|          0|
    |or_ln202_3_reg_548                       |  64|  32|    1|          0|
    |tmp_reg_516                              |  64|  32|    1|          0|
    |trunc_ln640_1_reg_527                    |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 465| 128|  213|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    exp<16, 9>|  return value|
|x          |   in|   16|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 7, i32 10"   --->   Operation 8 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 9 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln640, i4 0"   --->   Operation 10 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10"   --->   Operation 12 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%overf = xor i1 %tmp, i1 %tmp_48"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11"   --->   Operation 14 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln222 = xor i1 %tmp, i1 %tmp_49"   --->   Operation 15 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12"   --->   Operation 16 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln222_1 = xor i1 %tmp, i1 %tmp_53"   --->   Operation 17 'xor' 'xor_ln222_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13"   --->   Operation 18 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln222_2 = xor i1 %tmp, i1 %tmp_54"   --->   Operation 19 'xor' 'xor_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14"   --->   Operation 20 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln222_3 = xor i1 %tmp, i1 %tmp_55"   --->   Operation 21 'xor' 'xor_ln222_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp_eq  i4 %p_Result_7, i4 7"   --->   Operation 22 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp_ugt  i11 %p_Result_8, i11 1280"   --->   Operation 23 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%and_ln202 = and i1 %icmp_ln1498, i1 %icmp_ln1494" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 24 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 6, i32 9"   --->   Operation 25 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %x_read, i32 1, i32 5"   --->   Operation 26 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i16 %x_read"   --->   Operation 27 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln640_1, i4 0"   --->   Operation 28 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %tmp_61" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 29 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i11 %f_x_lsb_table_V, i32 0, i32 %zext_ln230" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 30 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 31 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %tmp_60" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 32 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_V_addr = getelementptr i25 %exp_x_msb_2_m_1_table_V, i32 0, i32 %zext_ln245" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 33 'getelementptr' 'exp_x_msb_2_m_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%or_ln202 = or i1 %overf, i1 %xor_ln222_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 35 'or' 'or_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_1 = or i1 %or_ln202, i1 %xor_ln222" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 36 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%or_ln202_2 = or i1 %xor_ln222_3, i1 %and_ln202" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 37 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_3 = or i1 %or_ln202_2, i1 %xor_ln222_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 38 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 39 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 40 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %p_Result_s"   --->   Operation 41 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i6.i11, i1 %trunc_ln640_1, i6 0, i11 %f_x_lsb_V"   --->   Operation 42 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i25 %exp_x_msb_2_m_1_V"   --->   Operation 43 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i18 %p_Result_10"   --->   Operation 44 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (6.65ns)   --->   "%r_V = mul i43 %zext_ln1116, i43 %zext_ln1118"   --->   Operation 45 'mul' 'r_V' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %r_V, i32 24, i32 42"   --->   Operation 46 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %p_Result_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 47 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i25 %exp_x_msb_1_table_V, i32 0, i32 %zext_ln261" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 48 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 49 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i19 %trunc_ln6"   --->   Operation 50 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i6.i11.i1, i1 %trunc_ln640_1, i6 0, i11 %f_x_lsb_V, i1 0"   --->   Operation 51 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i19 %rhs_1"   --->   Operation 52 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.16ns)   --->   "%ret_V = add i20 %zext_ln1192, i20 %zext_ln703_1"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i20 %ret_V"   --->   Operation 54 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.34ns)   --->   "%exp_x_msb_2_lsb_m_1_V = add i25 %exp_x_msb_2_m_1_V, i25 %zext_ln703"   --->   Operation 55 'add' 'exp_x_msb_2_lsb_m_1_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 56 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i25 %exp_x_msb_1_V"   --->   Operation 57 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i25 %exp_x_msb_2_lsb_m_1_V"   --->   Operation 58 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (6.65ns)   --->   "%r_V_43 = mul i50 %zext_ln1118_1, i50 %zext_ln1116_1"   --->   Operation 59 'mul' 'r_V_43' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %r_V_43, i32 25, i32 49"   --->   Operation 60 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 61 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%xor_ln640 = xor i1 %tmp, i1 1"   --->   Operation 62 'xor' 'xor_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln640 = select i1 %xor_ln640, i22 4194303, i22 0"   --->   Operation 63 'select' 'select_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, i25 %y_lo_s_V"   --->   Operation 64 'add' 'y_l_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%y_V = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l_V, i32 3, i32 24"   --->   Operation 65 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 66 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %or_ln202_4, i22 %select_ln640, i22 %y_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 67 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %p_Val2_s, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 68 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.95ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_58, i2 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 69 'icmp' 'overf_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_s_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %p_Val2_s, i32 19"   --->   Operation 70 'bitselect' 'p_Result_s_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %p_Result_s_54, i1 %overf_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 71 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %p_Val2_s, i32 4, i32 19"   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 32767, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 73 'select' 'select_ln274' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln274" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 74 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                       (read          ) [ 0000000]
p_Result_7                   (partselect    ) [ 0000000]
trunc_ln640                  (trunc         ) [ 0000000]
p_Result_8                   (bitconcatenate) [ 0000000]
tmp                          (bitselect     ) [ 0111111]
tmp_48                       (bitselect     ) [ 0000000]
overf                        (xor           ) [ 0000000]
tmp_49                       (bitselect     ) [ 0000000]
xor_ln222                    (xor           ) [ 0000000]
tmp_53                       (bitselect     ) [ 0000000]
xor_ln222_1                  (xor           ) [ 0000000]
tmp_54                       (bitselect     ) [ 0000000]
xor_ln222_2                  (xor           ) [ 0000000]
tmp_55                       (bitselect     ) [ 0000000]
xor_ln222_3                  (xor           ) [ 0000000]
icmp_ln1498                  (icmp          ) [ 0000000]
icmp_ln1494                  (icmp          ) [ 0000000]
and_ln202                    (and           ) [ 0000000]
p_Result_s                   (partselect    ) [ 0111000]
tmp_60                       (partselect    ) [ 0000000]
trunc_ln640_1                (trunc         ) [ 0111100]
tmp_61                       (bitconcatenate) [ 0000000]
zext_ln230                   (zext          ) [ 0000000]
f_x_lsb_table_V_addr         (getelementptr ) [ 0110000]
zext_ln245                   (zext          ) [ 0000000]
exp_x_msb_2_m_1_table_V_addr (getelementptr ) [ 0110000]
or_ln202                     (or            ) [ 0000000]
or_ln202_1                   (or            ) [ 0111111]
or_ln202_2                   (or            ) [ 0000000]
or_ln202_3                   (or            ) [ 0111111]
f_x_lsb_V                    (load          ) [ 0101100]
exp_x_msb_2_m_1_V            (load          ) [ 0101100]
p_Result_9                   (bitconcatenate) [ 0000000]
p_Result_10                  (bitconcatenate) [ 0000000]
zext_ln1116                  (zext          ) [ 0000000]
zext_ln1118                  (zext          ) [ 0000000]
r_V                          (mul           ) [ 0000000]
trunc_ln6                    (partselect    ) [ 0100100]
zext_ln261                   (zext          ) [ 0000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 0100100]
zext_ln703_1                 (zext          ) [ 0000000]
rhs_1                        (bitconcatenate) [ 0000000]
zext_ln1192                  (zext          ) [ 0000000]
ret_V                        (add           ) [ 0000000]
zext_ln703                   (zext          ) [ 0000000]
exp_x_msb_2_lsb_m_1_V        (add           ) [ 0100010]
exp_x_msb_1_V                (load          ) [ 0100011]
zext_ln1116_1                (zext          ) [ 0000000]
zext_ln1118_1                (zext          ) [ 0000000]
r_V_43                       (mul           ) [ 0000000]
y_lo_s_V                     (partselect    ) [ 0100001]
specpipeline_ln39            (specpipeline  ) [ 0000000]
xor_ln640                    (xor           ) [ 0000000]
select_ln640                 (select        ) [ 0000000]
y_l_V                        (add           ) [ 0000000]
y_V                          (partselect    ) [ 0000000]
or_ln202_4                   (or            ) [ 0000000]
p_Val2_s                     (select        ) [ 0000000]
tmp_58                       (partselect    ) [ 0000000]
overf_1                      (icmp          ) [ 0000000]
p_Result_s_54                (bitselect     ) [ 0000000]
overf_2                      (or            ) [ 0000000]
tmp_s                        (partselect    ) [ 0000000]
select_ln274                 (select        ) [ 0000000]
ret_ln953                    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i1.i6.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i6.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="f_x_lsb_table_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exp_x_msb_2_m_1_table_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="25" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_V_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="25" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Result_7_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln640_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Result_8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_48_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="overf_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_49_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln222_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_53_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln222_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_54_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln222_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_2/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_55_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln222_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_3/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln1498_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln1494_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln202_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_60_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln640_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_61_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln230_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln245_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln202_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln202_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln202_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln202_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Result_9_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="2"/>
<pin id="336" dir="0" index="2" bw="4" slack="2"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_10_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="2"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="0" index="3" bw="11" slack="1"/>
<pin id="344" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln1116_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="1"/>
<pin id="349" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln1118_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="18" slack="0"/>
<pin id="352" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="r_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="25" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="0"/>
<pin id="357" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="0" index="1" bw="43" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln261_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln703_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="19" slack="1"/>
<pin id="377" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="rhs_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="19" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="3"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="0" index="3" bw="11" slack="2"/>
<pin id="383" dir="0" index="4" bw="1" slack="0"/>
<pin id="384" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln1192_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="19" slack="0"/>
<pin id="390" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ret_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="0" index="1" bw="19" slack="0"/>
<pin id="395" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln703_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="20" slack="0"/>
<pin id="400" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="exp_x_msb_2_lsb_m_1_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="2"/>
<pin id="404" dir="0" index="1" bw="20" slack="0"/>
<pin id="405" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_V/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln1116_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="25" slack="1"/>
<pin id="409" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln1118_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="25" slack="1"/>
<pin id="412" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_V_43_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="25" slack="0"/>
<pin id="415" dir="0" index="1" bw="25" slack="0"/>
<pin id="416" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="y_lo_s_V_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="25" slack="0"/>
<pin id="421" dir="0" index="1" bw="50" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln640_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="5"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln640/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln640_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="22" slack="0"/>
<pin id="437" dir="0" index="2" bw="22" slack="0"/>
<pin id="438" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln640/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="y_l_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="25" slack="2"/>
<pin id="444" dir="0" index="1" bw="25" slack="1"/>
<pin id="445" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="y_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="22" slack="0"/>
<pin id="448" dir="0" index="1" bw="25" slack="0"/>
<pin id="449" dir="0" index="2" bw="3" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln202_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="5"/>
<pin id="458" dir="0" index="1" bw="1" slack="5"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="22" slack="0"/>
<pin id="463" dir="0" index="2" bw="22" slack="0"/>
<pin id="464" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_58_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="22" slack="0"/>
<pin id="471" dir="0" index="2" bw="6" slack="0"/>
<pin id="472" dir="0" index="3" bw="6" slack="0"/>
<pin id="473" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="overf_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_s_54_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="22" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_54/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="overf_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="22" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln274_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="0" index="2" bw="16" slack="0"/>
<pin id="512" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_Result_s_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="2"/>
<pin id="524" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln640_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="f_x_lsb_table_V_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="exp_x_msb_2_m_1_table_V_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="1"/>
<pin id="540" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_V_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="or_ln202_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="5"/>
<pin id="545" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="or_ln202_3_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="5"/>
<pin id="550" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="f_x_lsb_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="1"/>
<pin id="555" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_V "/>
</bind>
</comp>

<comp id="559" class="1005" name="exp_x_msb_2_m_1_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="25" slack="1"/>
<pin id="561" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_V "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln6_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="19" slack="1"/>
<pin id="567" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="exp_x_msb_1_table_V_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="exp_x_msb_2_lsb_m_1_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="25" slack="1"/>
<pin id="577" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_V "/>
</bind>
</comp>

<comp id="580" class="1005" name="exp_x_msb_1_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="25" slack="1"/>
<pin id="582" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="586" class="1005" name="y_lo_s_V_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="25" slack="1"/>
<pin id="588" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="104" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="104" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="171" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="179" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="104" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="171" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="193" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="104" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="171" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="207" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="104" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="171" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="221" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="104" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="171" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="149" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="163" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="249" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="104" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="104" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="104" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="307"><net_src comp="277" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="313"><net_src comp="187" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="215" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="201" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="243" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="261" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="229" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="353"><net_src comp="339" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="58" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="333" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="378" pin=4"/></net>

<net id="391"><net_src comp="378" pin="5"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="375" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="434" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="446" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="474"><net_src comp="86" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="482"><net_src comp="468" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="460" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="478" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="98" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="460" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="96" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="492" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="498" pin="4"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="171" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="525"><net_src comp="267" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="530"><net_src comp="287" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="536"><net_src comp="110" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="541"><net_src comp="123" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="546"><net_src comp="315" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="551"><net_src comp="327" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="556"><net_src comp="117" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="378" pin=3"/></net>

<net id="562"><net_src comp="130" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="568"><net_src comp="360" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="573"><net_src comp="136" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="578"><net_src comp="402" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="583"><net_src comp="143" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="589"><net_src comp="419" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="442" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_lsb_table_V | {}
	Port: exp_x_msb_2_m_1_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<16, 9> : x | {1 }
	Port: exp<16, 9> : f_x_lsb_table_V | {1 2 }
	Port: exp<16, 9> : exp_x_msb_2_m_1_table_V | {1 2 }
	Port: exp<16, 9> : exp_x_msb_1_table_V | {3 4 }
  - Chain level:
	State 1
		p_Result_8 : 1
		overf : 1
		xor_ln222 : 1
		xor_ln222_1 : 1
		xor_ln222_2 : 1
		xor_ln222_3 : 1
		icmp_ln1498 : 1
		icmp_ln1494 : 2
		and_ln202 : 3
		tmp_61 : 1
		zext_ln230 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln245 : 1
		exp_x_msb_2_m_1_table_V_addr : 2
		exp_x_msb_2_m_1_V : 3
		or_ln202 : 1
		or_ln202_1 : 1
		or_ln202_2 : 3
		or_ln202_3 : 3
	State 2
	State 3
		zext_ln1118 : 1
		r_V : 2
		trunc_ln6 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 4
		zext_ln1192 : 1
		ret_V : 2
		zext_ln703 : 3
		exp_x_msb_2_lsb_m_1_V : 4
	State 5
		r_V_43 : 1
		y_lo_s_V : 2
	State 6
		y_V : 1
		p_Val2_s : 2
		tmp_58 : 3
		overf_1 : 4
		p_Result_s_54 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		ret_ln953 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          r_V_fu_354          |    1    |    0    |    47   |
|          |         r_V_43_fu_413        |    1    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_392         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_V_fu_402 |    0    |    0    |    32   |
|          |         y_l_V_fu_442         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln640_fu_434     |    0    |    0    |    22   |
|  select  |        p_Val2_s_fu_460       |    0    |    0    |    22   |
|          |      select_ln274_fu_508     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1498_fu_249      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1494_fu_255      |    0    |    0    |    11   |
|          |        overf_1_fu_478        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         overf_fu_187         |    0    |    0    |    2    |
|          |       xor_ln222_fu_201       |    0    |    0    |    2    |
|    xor   |      xor_ln222_1_fu_215      |    0    |    0    |    2    |
|          |      xor_ln222_2_fu_229      |    0    |    0    |    2    |
|          |      xor_ln222_3_fu_243      |    0    |    0    |    2    |
|          |       xor_ln640_fu_429       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln202_fu_309       |    0    |    0    |    2    |
|          |       or_ln202_1_fu_315      |    0    |    0    |    2    |
|    or    |       or_ln202_2_fu_321      |    0    |    0    |    2    |
|          |       or_ln202_3_fu_327      |    0    |    0    |    2    |
|          |       or_ln202_4_fu_456      |    0    |    0    |    2    |
|          |        overf_2_fu_492        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln202_fu_261       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |      x_read_read_fu_104      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_7_fu_149      |    0    |    0    |    0    |
|          |       p_Result_s_fu_267      |    0    |    0    |    0    |
|          |         tmp_60_fu_277        |    0    |    0    |    0    |
|partselect|       trunc_ln6_fu_360       |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_419       |    0    |    0    |    0    |
|          |          y_V_fu_446          |    0    |    0    |    0    |
|          |         tmp_58_fu_468        |    0    |    0    |    0    |
|          |         tmp_s_fu_498         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln640_fu_159      |    0    |    0    |    0    |
|          |     trunc_ln640_1_fu_287     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_8_fu_163      |    0    |    0    |    0    |
|          |         tmp_61_fu_291        |    0    |    0    |    0    |
|bitconcatenate|       p_Result_9_fu_333      |    0    |    0    |    0    |
|          |      p_Result_10_fu_339      |    0    |    0    |    0    |
|          |         rhs_1_fu_378         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_171          |    0    |    0    |    0    |
|          |         tmp_48_fu_179        |    0    |    0    |    0    |
|          |         tmp_49_fu_193        |    0    |    0    |    0    |
| bitselect|         tmp_53_fu_207        |    0    |    0    |    0    |
|          |         tmp_54_fu_221        |    0    |    0    |    0    |
|          |         tmp_55_fu_235        |    0    |    0    |    0    |
|          |     p_Result_s_54_fu_484     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln230_fu_299      |    0    |    0    |    0    |
|          |       zext_ln245_fu_304      |    0    |    0    |    0    |
|          |      zext_ln1116_fu_347      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_350      |    0    |    0    |    0    |
|   zext   |       zext_ln261_fu_370      |    0    |    0    |    0    |
|          |      zext_ln703_1_fu_375     |    0    |    0    |    0    |
|          |      zext_ln1192_fu_388      |    0    |    0    |    0    |
|          |       zext_ln703_fu_398      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_407     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_410     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   298   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        exp_x_msb_1_V_reg_580       |   25   |
|  exp_x_msb_1_table_V_addr_reg_570  |    5   |
|    exp_x_msb_2_lsb_m_1_V_reg_575   |   25   |
|      exp_x_msb_2_m_1_V_reg_559     |   25   |
|exp_x_msb_2_m_1_table_V_addr_reg_538|    5   |
|          f_x_lsb_V_reg_553         |   11   |
|    f_x_lsb_table_V_addr_reg_533    |    5   |
|         or_ln202_1_reg_543         |    1   |
|         or_ln202_3_reg_548         |    1   |
|         p_Result_s_reg_522         |    4   |
|             tmp_reg_516            |    1   |
|        trunc_ln640_1_reg_527       |    1   |
|          trunc_ln6_reg_565         |   19   |
|          y_lo_s_V_reg_586          |   25   |
+------------------------------------+--------+
|                Total               |   153  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   298  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   153  |   325  |
+-----------+--------+--------+--------+--------+
