// Seed: 575036878
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wire id_3
);
  assign id_3 = 1;
  assign id_2 = 1;
  logic id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output logic id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    output uwire id_19,
    input tri id_20,
    output tri id_21,
    output tri0 id_22
);
  wire id_24;
  initial if (1) id_7 <= id_20 == {-1{(id_12)}};
  module_0 modCall_1 (
      id_2,
      id_18,
      id_15,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
