1) Developed frame generation and forward logic in VHDL using Xilinx ISE
2) Intent to execute an algorithm that can take a packet from input queue and forward it to multiple ports
3) Designed and implemented algorithms for the generation of HELLO ACK,CFM frame and write ACK
