

================================================================
== Vivado HLS Report for 'WBSlave_processBus'
================================================================
* Date:           Wed Jun 29 18:15:43 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        floatpoint
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx150tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    ?|    6|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    ?|   4 ~ ?  |          -|          -|  inf  |    no    |
        | + Loop 1.1  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.2  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.3  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.4  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.5  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.6  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.7  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.8  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48A|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      268|    180|  184304|  92152|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	9  / (!tmp_13 & !icmp1 & !or_cond_i1)
	5  / (!tmp_13 & !icmp1 & or_cond_i1)
	10  / (!tmp_13 & icmp1)
	18  / (tmp_13 & !icmp & !or_cond_i)
	14  / (tmp_13 & !icmp & or_cond_i)
	19  / (tmp_13 & icmp)
5 --> 
	6  / (exitcond_i4)
	5  / (!exitcond_i4)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_28 & !icmp6 & !exitcond_i5)
	8  / (tmp_28) | (icmp6) | (exitcond_i5)
8 --> 
	9  / true
9 --> 
	25  / true
10 --> 
	11  / (exitcond_i2)
	10  / (!exitcond_i2)
11 --> 
	12  / true
12 --> 
	12  / (!tmp_17 & !icmp4 & !exitcond105_i)
	13  / (tmp_17) | (icmp4) | (exitcond105_i)
13 --> 
	9  / true
14 --> 
	15  / (exitcond_i3)
	14  / (!exitcond_i3)
15 --> 
	16  / true
16 --> 
	16  / (!tmp_26 & !icmp5 & !exitcond_i)
	17  / (tmp_26) | (icmp5) | (exitcond_i)
17 --> 
	18  / true
18 --> 
	25  / true
19 --> 
	20  / (exitcond_i1)
	19  / (!exitcond_i1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	23  / (!tmp_12 & !icmp8 & !exitcond78_i)
	24  / (tmp_12) | (icmp8) | (exitcond78_i)
24 --> 
	25  / true
25 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !156

ST_1: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !160

ST_1: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %adr_i), !map !164

ST_1: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_i), !map !168

ST_1: stg_30 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %we_i), !map !172

ST_1: stg_31 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stb_i), !map !176

ST_1: stg_32 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cyc_i), !map !180

ST_1: stg_33 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %sel_i), !map !184

ST_1: stg_34 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_o), !map !188

ST_1: stg_35 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ack_o), !map !192

ST_1: stg_36 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %int_o), !map !196

ST_1: stg_37 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %WBSlave_regs), !map !200

ST_1: stg_38 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %WBSlave_PBuffer), !map !204

ST_1: stg_39 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_CTRL_ADDR_V), !map !208

ST_1: stg_40 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_STAT_ADDR_V), !map !212

ST_1: stg_41 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_in), !map !216

ST_1: stg_42 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_out), !map !220

ST_1: stg_43 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_start_V), !map !224

ST_1: stg_44 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_done_V), !map !228

ST_1: stg_45 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG0_ADDR_V), !map !232

ST_1: stg_46 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG1_ADDR_V), !map !236

ST_1: stg_47 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG2_ADDR_V), !map !240

ST_1: stg_48 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG3_ADDR_V), !map !244

ST_1: stg_49 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG4_ADDR_V), !map !248

ST_1: stg_50 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_DELAY_ADDR_V), !map !252

ST_1: stg_51 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_LAST_ADDR_V), !map !256

ST_1: stg_52 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [4 x i8]* @p_str10, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_53 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str11, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_54 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str16, i32 0, i32 0, i32* %adr_i) nounwind

ST_1: stg_55 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str17, i32 0, i32 0, i32* %dat_i) nounwind

ST_1: stg_56 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [5 x i8]* @p_str18, i32 0, i32 0, i1* %we_i) nounwind

ST_1: stg_57 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str19, i32 0, i32 0, i1* %stb_i) nounwind

ST_1: stg_58 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str20, i32 0, i32 0, i1* %cyc_i) nounwind

ST_1: stg_59 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [31 x i8]* @p_str21, [6 x i8]* @p_str22, i32 0, i32 0, i4* %sel_i) nounwind

ST_1: stg_60 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [8 x i8]* @p_str15, [6 x i8]* @p_str23, i32 0, i32 0, i32* %dat_o) nounwind

ST_1: stg_61 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str24, i32 0, i32 0, i1* %ack_o) nounwind

ST_1: stg_62 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str25, i32 0, i32 0, i1* %int_o) nounwind

ST_1: stg_63 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str8, i32 2, [11 x i8]* @p_str9) nounwind

ST_1: tmp_s [1/1] 0.00ns
:38  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

ST_1: stg_65 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str43) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
:40  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_67 [1/1] 0.00ns
:41  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 0)

ST_1: stg_68 [1/1] 0.00ns
:42  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)

ST_1: stg_69 [1/1] 0.00ns
:43  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 false)

ST_1: WBSlave_DELAY_ADDR_V_read [1/1] 0.00ns
:44  %WBSlave_DELAY_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_DELAY_ADDR_V)

ST_1: tmp [1/1] 0.00ns
:45  %tmp = zext i3 %WBSlave_DELAY_ADDR_V_read to i64

ST_1: WBSlave_regs_addr [1/1] 0.00ns
:46  %WBSlave_regs_addr = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp

ST_1: stg_73 [1/1] 2.39ns
:47  store i32 0, i32* %WBSlave_regs_addr, align 4

ST_1: empty [1/1] 0.00ns
:48  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_7 [1/1] 0.00ns
:49  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)


 <State 2>: 0.00ns
ST_2: WBSlave_STAT_ADDR_V_read [1/1] 0.00ns
:50  %WBSlave_STAT_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_STAT_ADDR_V)

ST_2: tmp_6 [1/1] 0.00ns
:51  %tmp_6 = zext i3 %WBSlave_STAT_ADDR_V_read to i64

ST_2: WBSlave_regs_addr_3 [1/1] 0.00ns
:52  %WBSlave_regs_addr_3 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_6

ST_2: stg_79 [1/1] 0.00ns
:53  br label %1


 <State 3>: 0.00ns
ST_3: stg_80 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)


 <State 4>: 2.99ns
ST_4: stg_81 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %stb_i)

ST_4: stg_83 [1/1] 1.54ns
:3  br i1 %tmp_7, label %2, label %._crit_edge

ST_4: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %cyc_i)

ST_4: stg_85 [1/1] 1.54ns
:1  br label %._crit_edge

ST_4: tmp_3 [1/1] 0.00ns
._crit_edge:0  %tmp_3 = phi i1 [ %tmp_8, %2 ], [ false, %1 ]

ST_4: stg_87 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_Poll(i1 %tmp_3)

ST_4: tmp_13 [1/1] 0.00ns
._crit_edge:2  %tmp_13 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %we_i)

ST_4: val_V [1/1] 0.00ns
._crit_edge:3  %val_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %adr_i)

ST_4: r_V [1/1] 0.00ns
._crit_edge:4  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %val_V, i32 2, i32 31)

ST_4: stg_91 [1/1] 0.00ns
._crit_edge:5  br i1 %tmp_13, label %3, label %17

ST_4: tmp_15 [1/1] 0.00ns
:0  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

ST_4: icmp1 [1/1] 2.06ns
:1  %icmp1 = icmp eq i26 %tmp_15, 0

ST_4: stg_94 [1/1] 0.00ns
:2  br i1 %icmp1, label %18, label %24

ST_4: tmp_19 [1/1] 0.00ns
:0  %tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

ST_4: icmp3 [1/1] 2.07ns
:1  %icmp3 = icmp ne i24 %tmp_19, 0

ST_4: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i32 %val_V, 1280

ST_4: or_cond_i1 [1/1] 0.92ns
:3  %or_cond_i1 = and i1 %icmp3, %tmp_9

ST_4: stg_99 [1/1] 0.00ns
:4  br i1 %or_cond_i1, label %25, label %._crit_edge.i59

ST_4: val_V_5 [1/1] 0.00ns
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_3 [1/1] 0.00ns
:1  %select_3 = zext i4 %val_V_5 to i32

ST_4: stg_102 [1/1] 1.54ns
:2  br label %26

ST_4: val_V_3 [1/1] 0.00ns
:0  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_1 [1/1] 0.00ns
:1  %select_1 = zext i4 %val_V_3 to i32

ST_4: stg_105 [1/1] 1.54ns
:2  br label %19

ST_4: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %dat_i)

ST_4: tmp_14 [1/1] 0.00ns
:1  %tmp_14 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

ST_4: icmp [1/1] 2.06ns
:2  %icmp = icmp eq i26 %tmp_14, 0

ST_4: stg_109 [1/1] 0.00ns
:3  br i1 %icmp, label %4, label %10

ST_4: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

ST_4: icmp2 [1/1] 2.07ns
:1  %icmp2 = icmp ne i24 %tmp_18, 0

ST_4: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i32 %val_V, 1280

ST_4: or_cond_i [1/1] 0.92ns
:3  %or_cond_i = and i1 %icmp2, %tmp_5

ST_4: stg_114 [1/1] 0.00ns
:4  br i1 %or_cond_i, label %11, label %._crit_edge.i

ST_4: val_V_4 [1/1] 0.00ns
:0  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_2 [1/1] 0.00ns
:1  %select_2 = zext i4 %val_V_4 to i32

ST_4: stg_117 [1/1] 1.54ns
:2  br label %12

ST_4: val_V_2 [1/1] 0.00ns
:0  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select [1/1] 0.00ns
:1  %select = zext i4 %val_V_2 to i32

ST_4: stg_120 [1/1] 1.54ns
:2  br label %5


 <State 5>: 2.39ns
ST_5: mask_12 [1/1] 0.00ns
:0  %mask_12 = phi i32 [ 0, %25 ], [ %mask_15, %27 ]

ST_5: select_0_i3 [1/1] 0.00ns
:1  %select_0_i3 = phi i32 [ %select_3, %25 ], [ %select_7, %27 ]

ST_5: i_0_i3 [1/1] 0.00ns
:2  %i_0_i3 = phi i3 [ 0, %25 ], [ %i_3, %27 ]

ST_5: exitcond_i4 [1/1] 1.45ns
:3  %exitcond_i4 = icmp eq i3 %i_0_i3, -4

ST_5: empty_14 [1/1] 0.00ns
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: i_3 [1/1] 0.57ns
:5  %i_3 = add i3 %i_0_i3, 1

ST_5: stg_127 [1/1] 0.00ns
:6  br i1 %exitcond_i4, label %gen_select_mask.exit78, label %27

ST_5: mask_13 [1/1] 0.00ns
:0  %mask_13 = shl i32 %mask_12, 8

ST_5: tmp_40 [1/1] 0.00ns
:1  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i3, i32 3)

ST_5: mask_14 [1/1] 0.00ns
:2  %mask_14 = or i32 %mask_13, 255

ST_5: mask_15 [1/1] 0.92ns
:3  %mask_15 = select i1 %tmp_40, i32 %mask_14, i32 %mask_13

ST_5: select_7 [1/1] 0.00ns
:4  %select_7 = shl i32 %select_0_i3, 1

ST_5: stg_133 [1/1] 0.00ns
:5  br label %26

ST_5: tmp_27 [1/1] 0.00ns
gen_select_mask.exit78:0  %tmp_27 = zext i30 %r_V to i64

ST_5: WBSlave_PBuffer_addr_1 [1/1] 0.00ns
gen_select_mask.exit78:1  %WBSlave_PBuffer_addr_1 = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_27

ST_5: WBSlave_PBuffer_load_1 [2/2] 2.39ns
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

ST_5: WBSlave_regs_load_5 [2/2] 2.39ns
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4


 <State 6>: 5.94ns
ST_6: WBSlave_PBuffer_load_1 [1/2] 2.39ns
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

ST_6: v_V_1 [1/1] 0.92ns
gen_select_mask.exit78:3  %v_V_1 = and i32 %WBSlave_PBuffer_load_1, %mask_12

ST_6: stg_140 [1/1] 0.00ns
gen_select_mask.exit78:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V_1)

ST_6: WBSlave_regs_load_5 [1/2] 2.39ns
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4

ST_6: tmp_28 [1/1] 2.00ns
gen_select_mask.exit78:6  %tmp_28 = icmp eq i32 %WBSlave_regs_load_5, 0

ST_6: stg_143 [1/1] 0.00ns
gen_select_mask.exit78:7  br i1 %tmp_28, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58, label %28

ST_6: tmp_43 [1/1] 0.00ns
:0  %tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_5, i32 1, i32 31)

ST_6: icmp6 [1/1] 2.01ns
:1  %icmp6 = icmp slt i31 %tmp_43, 1

ST_6: stg_146 [1/1] 1.54ns
:2  br i1 %icmp6, label %29, label %.preheader.i53

ST_6: stg_147 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_148 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54


 <State 7>: 2.39ns
ST_7: i_i2_0_i1 [1/1] 0.00ns
.preheader.i53:0  %i_i2_0_i1 = phi i31 [ %i_7, %30 ], [ 0, %28 ]

ST_7: i_i2_0_i1_cast [1/1] 0.00ns
.preheader.i53:1  %i_i2_0_i1_cast = zext i31 %i_i2_0_i1 to i32

ST_7: exitcond_i5 [1/1] 2.00ns
.preheader.i53:2  %exitcond_i5 = icmp eq i32 %i_i2_0_i1_cast, %WBSlave_regs_load_5

ST_7: empty_15 [1/1] 0.00ns
.preheader.i53:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_7: i_7 [1/1] 2.13ns
.preheader.i53:4  %i_7 = add i31 %i_i2_0_i1, 1

ST_7: stg_154 [1/1] 0.00ns
.preheader.i53:5  br i1 %exitcond_i5, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54, label %30

ST_7: stg_155 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_156 [1/1] 0.00ns
:1  br label %.preheader.i53

ST_7: stg_157 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3.i54:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58

ST_7: WBSlave_regs_load_9 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4


 <State 8>: 4.39ns
ST_8: stg_159 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_8: WBSlave_regs_load_9 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4

ST_8: v_3 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:2  %v_3 = icmp ne i32 %WBSlave_regs_load_9, 0

ST_8: stg_162 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_3)


 <State 9>: 0.00ns
ST_9: stg_163 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_164 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:5  br label %._crit_edge.i59

ST_9: stg_165 [1/1] 0.00ns
._crit_edge.i59:0  br label %send.exit

ST_9: stg_166 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_167 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:5  br label %send.exit

ST_9: stg_168 [1/1] 0.00ns
send.exit:0  br label %31


 <State 10>: 2.39ns
ST_10: mask_4 [1/1] 0.00ns
:0  %mask_4 = phi i32 [ 0, %18 ], [ %mask_7, %20 ]

ST_10: select_0_i1 [1/1] 0.00ns
:1  %select_0_i1 = phi i32 [ %select_1, %18 ], [ %select_5, %20 ]

ST_10: i_0_i1 [1/1] 0.00ns
:2  %i_0_i1 = phi i3 [ 0, %18 ], [ %i_1, %20 ]

ST_10: exitcond_i2 [1/1] 1.45ns
:3  %exitcond_i2 = icmp eq i3 %i_0_i1, -4

ST_10: empty_12 [1/1] 0.00ns
:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_10: i_1 [1/1] 0.57ns
:5  %i_1 = add i3 %i_0_i1, 1

ST_10: stg_175 [1/1] 0.00ns
:6  br i1 %exitcond_i2, label %gen_select_mask.exit72, label %20

ST_10: mask_5 [1/1] 0.00ns
:0  %mask_5 = shl i32 %mask_4, 8

ST_10: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i1, i32 3)

ST_10: mask_6 [1/1] 0.00ns
:2  %mask_6 = or i32 %mask_5, 255

ST_10: mask_7 [1/1] 0.92ns
:3  %mask_7 = select i1 %tmp_32, i32 %mask_6, i32 %mask_5

ST_10: select_5 [1/1] 0.00ns
:4  %select_5 = shl i32 %select_0_i1, 1

ST_10: stg_181 [1/1] 0.00ns
:5  br label %19

ST_10: tmp_16 [1/1] 0.00ns
gen_select_mask.exit72:0  %tmp_16 = zext i30 %r_V to i64

ST_10: WBSlave_regs_addr_2 [1/1] 0.00ns
gen_select_mask.exit72:1  %WBSlave_regs_addr_2 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_16

ST_10: WBSlave_regs_load_2 [2/2] 2.39ns
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

ST_10: WBSlave_regs_load_3 [2/2] 2.39ns
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4


 <State 11>: 5.94ns
ST_11: WBSlave_regs_load_2 [1/2] 2.39ns
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

ST_11: v_V [1/1] 0.92ns
gen_select_mask.exit72:3  %v_V = and i32 %WBSlave_regs_load_2, %mask_4

ST_11: stg_188 [1/1] 0.00ns
gen_select_mask.exit72:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V)

ST_11: WBSlave_regs_load_3 [1/2] 2.39ns
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4

ST_11: tmp_17 [1/1] 2.00ns
gen_select_mask.exit72:6  %tmp_17 = icmp eq i32 %WBSlave_regs_load_3, 0

ST_11: stg_191 [1/1] 0.00ns
gen_select_mask.exit72:7  br i1 %tmp_17, label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i, label %21

ST_11: tmp_38 [1/1] 0.00ns
:0  %tmp_38 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_3, i32 1, i32 31)

ST_11: icmp4 [1/1] 2.01ns
:1  %icmp4 = icmp slt i31 %tmp_38, 1

ST_11: stg_194 [1/1] 1.54ns
:2  br i1 %icmp4, label %22, label %.preheader106.i

ST_11: stg_195 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_196 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i


 <State 12>: 2.39ns
ST_12: i_i6_0_i [1/1] 0.00ns
.preheader106.i:0  %i_i6_0_i = phi i31 [ %i_5, %23 ], [ 0, %21 ]

ST_12: i_i6_0_i_cast [1/1] 0.00ns
.preheader106.i:1  %i_i6_0_i_cast = zext i31 %i_i6_0_i to i32

ST_12: exitcond105_i [1/1] 2.00ns
.preheader106.i:2  %exitcond105_i = icmp eq i32 %i_i6_0_i_cast, %WBSlave_regs_load_3

ST_12: empty_13 [1/1] 0.00ns
.preheader106.i:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_12: i_5 [1/1] 2.13ns
.preheader106.i:4  %i_5 = add i31 %i_i6_0_i, 1

ST_12: stg_202 [1/1] 0.00ns
.preheader106.i:5  br i1 %exitcond105_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i, label %23

ST_12: stg_203 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: stg_204 [1/1] 0.00ns
:1  br label %.preheader106.i

ST_12: stg_205 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit7.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i

ST_12: WBSlave_regs_load_7 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4


 <State 13>: 4.39ns
ST_13: stg_207 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_13: WBSlave_regs_load_7 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4

ST_13: v_1 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:2  %v_1 = icmp ne i32 %WBSlave_regs_load_7, 0

ST_13: stg_210 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_1)


 <State 14>: 2.39ns
ST_14: mask_8 [1/1] 0.00ns
:0  %mask_8 = phi i32 [ 0, %11 ], [ %mask_11, %13 ]

ST_14: select_0_i2 [1/1] 0.00ns
:1  %select_0_i2 = phi i32 [ %select_2, %11 ], [ %select_6, %13 ]

ST_14: i_0_i2 [1/1] 0.00ns
:2  %i_0_i2 = phi i3 [ 0, %11 ], [ %i_2, %13 ]

ST_14: exitcond_i3 [1/1] 1.45ns
:3  %exitcond_i3 = icmp eq i3 %i_0_i2, -4

ST_14: empty_10 [1/1] 0.00ns
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_14: i_2 [1/1] 0.57ns
:5  %i_2 = add i3 %i_0_i2, 1

ST_14: stg_217 [1/1] 0.00ns
:6  br i1 %exitcond_i3, label %gen_select_mask.exit66, label %13

ST_14: mask_9 [1/1] 0.00ns
:0  %mask_9 = shl i32 %mask_8, 8

ST_14: tmp_36 [1/1] 0.00ns
:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i2, i32 3)

ST_14: mask_10 [1/1] 0.00ns
:2  %mask_10 = or i32 %mask_9, 255

ST_14: mask_11 [1/1] 0.92ns
:3  %mask_11 = select i1 %tmp_36, i32 %mask_10, i32 %mask_9

ST_14: select_6 [1/1] 0.00ns
:4  %select_6 = shl i32 %select_0_i2, 1

ST_14: stg_223 [1/1] 0.00ns
:5  br label %12

ST_14: tmp_20 [1/1] 0.00ns
gen_select_mask.exit66:0  %tmp_20 = zext i30 %r_V to i64

ST_14: WBSlave_PBuffer_addr [1/1] 0.00ns
gen_select_mask.exit66:1  %WBSlave_PBuffer_addr = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_20

ST_14: WBSlave_PBuffer_load [2/2] 2.39ns
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

ST_14: WBSlave_regs_load_4 [2/2] 2.39ns
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4


 <State 15>: 6.62ns
ST_15: WBSlave_PBuffer_load [1/2] 2.39ns
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

ST_15: tmp_22 [1/1] 0.92ns
gen_select_mask.exit66:3  %tmp_22 = xor i32 %mask_8, -1

ST_15: tmp_23 [1/1] 0.92ns
gen_select_mask.exit66:4  %tmp_23 = and i32 %WBSlave_PBuffer_load, %tmp_22

ST_15: tmp_24 [1/1] 0.92ns
gen_select_mask.exit66:5  %tmp_24 = and i32 %mask_8, %val_V_1

ST_15: tmp_25 [1/1] 0.92ns
gen_select_mask.exit66:6  %tmp_25 = or i32 %tmp_23, %tmp_24

ST_15: stg_233 [1/1] 2.39ns
gen_select_mask.exit66:7  store i32 %tmp_25, i32* %WBSlave_PBuffer_addr, align 4

ST_15: WBSlave_regs_load_4 [1/2] 2.39ns
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4

ST_15: tmp_26 [1/1] 2.00ns
gen_select_mask.exit66:9  %tmp_26 = icmp eq i32 %WBSlave_regs_load_4, 0

ST_15: stg_236 [1/1] 0.00ns
gen_select_mask.exit66:10  br i1 %tmp_26, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i, label %14

ST_15: tmp_42 [1/1] 0.00ns
:0  %tmp_42 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_4, i32 1, i32 31)

ST_15: icmp5 [1/1] 2.01ns
:1  %icmp5 = icmp slt i31 %tmp_42, 1

ST_15: stg_239 [1/1] 1.54ns
:2  br i1 %icmp5, label %15, label %.preheader.i

ST_15: stg_240 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_241 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i


 <State 16>: 2.39ns
ST_16: i_i2_0_i [1/1] 0.00ns
.preheader.i:0  %i_i2_0_i = phi i31 [ %i_6, %16 ], [ 0, %14 ]

ST_16: i_i2_0_i_cast [1/1] 0.00ns
.preheader.i:1  %i_i2_0_i_cast = zext i31 %i_i2_0_i to i32

ST_16: exitcond_i [1/1] 2.00ns
.preheader.i:2  %exitcond_i = icmp eq i32 %i_i2_0_i_cast, %WBSlave_regs_load_4

ST_16: empty_11 [1/1] 0.00ns
.preheader.i:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_16: i_6 [1/1] 2.13ns
.preheader.i:4  %i_6 = add i31 %i_i2_0_i, 1

ST_16: stg_247 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i, label %16

ST_16: stg_248 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_249 [1/1] 0.00ns
:1  br label %.preheader.i

ST_16: stg_250 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i

ST_16: WBSlave_regs_load_8 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4


 <State 17>: 4.39ns
ST_17: stg_252 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_17: WBSlave_regs_load_8 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4

ST_17: v_2 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:2  %v_2 = icmp ne i32 %WBSlave_regs_load_8, 0

ST_17: stg_255 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_2)


 <State 18>: 0.00ns
ST_18: stg_256 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_18: stg_257 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:5  br label %._crit_edge.i

ST_18: stg_258 [1/1] 0.00ns
._crit_edge.i:0  br label %receive.exit


 <State 19>: 2.39ns
ST_19: mask [1/1] 0.00ns
:0  %mask = phi i32 [ 0, %4 ], [ %mask_3, %6 ]

ST_19: select_0_i [1/1] 0.00ns
:1  %select_0_i = phi i32 [ %select, %4 ], [ %select_4, %6 ]

ST_19: i_0_i [1/1] 0.00ns
:2  %i_0_i = phi i3 [ 0, %4 ], [ %i, %6 ]

ST_19: exitcond_i1 [1/1] 1.45ns
:3  %exitcond_i1 = icmp eq i3 %i_0_i, -4

ST_19: empty_8 [1/1] 0.00ns
:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_19: i [1/1] 0.57ns
:5  %i = add i3 %i_0_i, 1

ST_19: stg_265 [1/1] 0.00ns
:6  br i1 %exitcond_i1, label %gen_select_mask.exit, label %6

ST_19: mask_1 [1/1] 0.00ns
:0  %mask_1 = shl i32 %mask, 8

ST_19: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i, i32 3)

ST_19: mask_2 [1/1] 0.00ns
:2  %mask_2 = or i32 %mask_1, 255

ST_19: mask_3 [1/1] 0.92ns
:3  %mask_3 = select i1 %tmp_21, i32 %mask_2, i32 %mask_1

ST_19: select_4 [1/1] 0.00ns
:4  %select_4 = shl i32 %select_0_i, 1

ST_19: stg_271 [1/1] 0.00ns
:5  br label %5

ST_19: tmp_1 [1/1] 0.00ns
gen_select_mask.exit:0  %tmp_1 = zext i30 %r_V to i64

ST_19: WBSlave_regs_addr_1 [1/1] 0.00ns
gen_select_mask.exit:1  %WBSlave_regs_addr_1 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_1

ST_19: WBSlave_regs_load [2/2] 2.39ns
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4


 <State 20>: 6.62ns
ST_20: WBSlave_regs_load [1/2] 2.39ns
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4

ST_20: tmp_2 [1/1] 0.92ns
gen_select_mask.exit:3  %tmp_2 = xor i32 %mask, -1

ST_20: tmp_4 [1/1] 0.92ns
gen_select_mask.exit:4  %tmp_4 = and i32 %WBSlave_regs_load, %tmp_2

ST_20: tmp_10 [1/1] 0.92ns
gen_select_mask.exit:5  %tmp_10 = and i32 %mask, %val_V_1

ST_20: tmp_11 [1/1] 0.92ns
gen_select_mask.exit:6  %tmp_11 = or i32 %tmp_4, %tmp_10

ST_20: stg_280 [1/1] 2.39ns
gen_select_mask.exit:7  store i32 %tmp_11, i32* %WBSlave_regs_addr_1, align 4


 <State 21>: 2.39ns
ST_21: WBSlave_regs_load_1 [2/2] 2.39ns
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4


 <State 22>: 5.94ns
ST_22: WBSlave_regs_load_1 [1/2] 2.39ns
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4

ST_22: tmp_12 [1/1] 2.00ns
gen_select_mask.exit:9  %tmp_12 = icmp eq i32 %WBSlave_regs_load_1, 0

ST_22: stg_284 [1/1] 0.00ns
gen_select_mask.exit:10  br i1 %tmp_12, label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i, label %7

ST_22: tmp_34 [1/1] 0.00ns
:0  %tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_1, i32 1, i32 31)

ST_22: icmp8 [1/1] 2.01ns
:1  %icmp8 = icmp slt i31 %tmp_34, 1

ST_22: stg_287 [1/1] 1.54ns
:2  br i1 %icmp8, label %8, label %.preheader79.i

ST_22: stg_288 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_22: stg_289 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i


 <State 23>: 2.39ns
ST_23: i_i4_0_i [1/1] 0.00ns
.preheader79.i:0  %i_i4_0_i = phi i31 [ %i_4, %9 ], [ 0, %7 ]

ST_23: i_i4_0_i_cast [1/1] 0.00ns
.preheader79.i:1  %i_i4_0_i_cast = zext i31 %i_i4_0_i to i32

ST_23: exitcond78_i [1/1] 2.00ns
.preheader79.i:2  %exitcond78_i = icmp eq i32 %i_i4_0_i_cast, %WBSlave_regs_load_1

ST_23: empty_9 [1/1] 0.00ns
.preheader79.i:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_23: i_4 [1/1] 2.13ns
.preheader79.i:4  %i_4 = add i31 %i_i4_0_i, 1

ST_23: stg_295 [1/1] 0.00ns
.preheader79.i:5  br i1 %exitcond78_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i, label %9

ST_23: stg_296 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: stg_297 [1/1] 0.00ns
:1  br label %.preheader79.i

ST_23: stg_298 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit5.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i

ST_23: WBSlave_regs_load_6 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4


 <State 24>: 4.39ns
ST_24: stg_300 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_24: WBSlave_regs_load_6 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4

ST_24: v [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:2  %v = icmp ne i32 %WBSlave_regs_load_6, 0

ST_24: stg_303 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v)


 <State 25>: 0.00ns
ST_25: stg_304 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: stg_305 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:5  br label %receive.exit

ST_25: stg_306 [1/1] 0.00ns
receive.exit:0  br label %31

ST_25: stg_307 [1/1] 0.00ns
:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
