// Seed: 4021517660
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_3;
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0(
      id_3, id_6, id_1
  );
endmodule
