// Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
// Date        : Mon Jul  3 16:02:02 2023
// Host        : Sega running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mts_ila_0_0_stub.v
// Design      : mts_ila_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu48dr-ffvg1517-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "ila,Vivado 2022.2.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[32:0],probe1[32:0],probe2[32:0],probe3[32:0],probe4[32:0],probe5[32:0],probe6[32:0],probe7[32:0],probe8[32:0],probe9[32:0],probe10[32:0],probe11[32:0],probe12[32:0],probe13[32:0],probe14[32:0],probe15[32:0],probe16[32:0],probe17[32:0],probe18[32:0],probe19[32:0],probe20[15:0],probe21[15:0],probe22[15:0],probe23[15:0],probe24[15:0],probe25[15:0],probe26[15:0],probe27[15:0]" */;
  input clk;
  input [32:0]probe0;
  input [32:0]probe1;
  input [32:0]probe2;
  input [32:0]probe3;
  input [32:0]probe4;
  input [32:0]probe5;
  input [32:0]probe6;
  input [32:0]probe7;
  input [32:0]probe8;
  input [32:0]probe9;
  input [32:0]probe10;
  input [32:0]probe11;
  input [32:0]probe12;
  input [32:0]probe13;
  input [32:0]probe14;
  input [32:0]probe15;
  input [32:0]probe16;
  input [32:0]probe17;
  input [32:0]probe18;
  input [32:0]probe19;
  input [15:0]probe20;
  input [15:0]probe21;
  input [15:0]probe22;
  input [15:0]probe23;
  input [15:0]probe24;
  input [15:0]probe25;
  input [15:0]probe26;
  input [15:0]probe27;
endmodule
