Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: bit_8_divide_bit_4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bit_8_divide_bit_4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bit_8_divide_bit_4"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : bit_8_divide_bit_4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\CS223_Hardware_Lab\Verilog_Assgn\Question_4\bit_8_divide_bit_4.v" into library work
Parsing module <bit_8_divide_bit_4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bit_8_divide_bit_4>.
WARNING:HDLCompiler:413 - "C:\CS223_Hardware_Lab\Verilog_Assgn\Question_4\bit_8_divide_bit_4.v" Line 64: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\CS223_Hardware_Lab\Verilog_Assgn\Question_4\bit_8_divide_bit_4.v" Line 71: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\CS223_Hardware_Lab\Verilog_Assgn\Question_4\bit_8_divide_bit_4.v" Line 76: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bit_8_divide_bit_4>.
    Related source file is "C:\CS223_Hardware_Lab\Verilog_Assgn\Question_4\bit_8_divide_bit_4.v".
    Found 8-bit subtractor for signal <dividend[7]_unary_minus_2_OUT> created at line 42.
    Found 4-bit subtractor for signal <divisor[3]_unary_minus_5_OUT> created at line 44.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_15_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_18_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_21_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_27_OUT> created at line 55.
    Found 8-bit subtractor for signal <GND_1_o_unary_minus_37_OUT> created at line 72.
    Found 4-bit subtractor for signal <divisor[3]_dividend[7]_sub_40_OUT> created at line 77.
    Found 8-bit subtractor for signal <GND_1_o_unary_minus_43_OUT> created at line 84.
    Found 9-bit adder for signal <n0084> created at line 76.
    Found 4-bit subtractor for signal <_n0141> created at line 66.
    Found 8x4-bit multiplier for signal <n0081> created at line 64.
    Found 8-bit 4-to-1 multiplexer for signal <dividend[7]_GND_1_o_wide_mux_40_OUT> created at line 68.
    Found 4-bit comparator lessequal for signal <n0006> created at line 53
    Found 8-bit comparator lessequal for signal <n0011> created at line 53
    Found 8-bit comparator lessequal for signal <n0015> created at line 53
    Found 8-bit comparator lessequal for signal <n0019> created at line 53
    Found 8-bit comparator lessequal for signal <n0023> created at line 53
    Found 8-bit comparator lessequal for signal <n0027> created at line 53
    Found 8-bit comparator lessequal for signal <n0031> created at line 53
    Found 8-bit comparator lessequal for signal <n0035> created at line 53
    Summary:
	inferred   1 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bit_8_divide_bit_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 14
 4-bit subtractor                                      : 3
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 9
 9-bit adder                                           : 1
# Comparators                                          : 8
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 14
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bit_8_divide_bit_4>.
	Multiplier <Mmult_n0081> in block <bit_8_divide_bit_4> and adder/subtractor <Msub__n0141> in block <bit_8_divide_bit_4> are combined into a MAC<Maddsub_n0081>.
Unit <bit_8_divide_bit_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 8x4-to-4-bit MAC                                      : 1
# Adders/Subtractors                                   : 13
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 9
# Comparators                                          : 8
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 14
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bit_8_divide_bit_4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bit_8_divide_bit_4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bit_8_divide_bit_4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 242
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 21
#      LUT4                        : 19
#      LUT5                        : 51
#      LUT6                        : 58
#      MUXCY                       : 39
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 48
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  151  out of  27288     0%  
    Number used as Logic:               151  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    151
   Number with an unused Flip Flop:     151  out of    151   100%  
   Number with an unused LUT:             0  out of    151     0%  
   Number of fully used LUT-FF pairs:     0  out of    151     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    218    11%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 42.794ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 55781050374 / 12
-------------------------------------------------------------------------
Delay:               42.794ns (Levels of Logic = 35)
  Source:            dividend<0> (PAD)
  Destination:       quotient<4> (PAD)

  Data Path: dividend<0> to quotient<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.072  dividend_0_IBUF (divd_help<0>)
     LUT5:I4->O            9   0.205   1.174  Msub_dividend[7]_unary_minus_2_OUT_cy<4>11 (Msub_dividend[7]_unary_minus_2_OUT_cy<4>)
     LUT5:I0->O           11   0.203   1.227  Msub_GND_1_o_GND_1_o_sub_8_OUT_cy<0>1 (Msub_GND_1_o_GND_1_o_sub_8_OUT_cy<0>)
     LUT5:I0->O            1   0.203   0.580  Msub_GND_1_o_GND_1_o_sub_8_OUT_xor<2>11 (n0067<2>_mand)
     LUT5:I4->O            6   0.205   1.089  n0067<2>_mand11 (n0067<2>_mand1)
     LUT5:I0->O           23   0.203   1.382  GND_1_o_GND_1_o_LessThan_11_o11 (Madd_n0084_Madd_lut<6>)
     LUT3:I0->O            3   0.205   0.995  Mmux_n007021 (n0070<1>)
     LUT6:I1->O            1   0.203   0.944  GND_1_o_GND_1_o_LessThan_14_o2 (GND_1_o_GND_1_o_LessThan_14_o1)
     LUT6:I0->O           25   0.203   1.537  GND_1_o_GND_1_o_LessThan_14_o12 (Madd_n0084_Madd_lut<5>)
     LUT5:I0->O            5   0.203   1.059  Mmux_n007221 (n0072<1>)
     LUT6:I1->O            1   0.203   0.944  GND_1_o_GND_1_o_LessThan_17_o2 (GND_1_o_GND_1_o_LessThan_17_o1)
     LUT6:I0->O           26   0.203   1.551  GND_1_o_GND_1_o_LessThan_17_o1 (Madd_n0084_Madd_lut<4>)
     LUT5:I0->O            5   0.203   1.059  Mmux_n007421 (n0074<1>)
     LUT6:I1->O            1   0.203   0.944  GND_1_o_GND_1_o_LessThan_20_o2 (GND_1_o_GND_1_o_LessThan_20_o1)
     LUT6:I0->O           30   0.203   1.608  GND_1_o_GND_1_o_LessThan_20_o1 (Madd_n0084_Madd_lut<3>)
     LUT5:I0->O            1   0.203   0.924  Mmux_n007621 (n0076<1>)
     LUT6:I1->O            1   0.203   0.944  GND_1_o_GND_1_o_LessThan_23_o2 (GND_1_o_GND_1_o_LessThan_23_o1)
     LUT6:I0->O           20   0.203   1.437  GND_1_o_GND_1_o_LessThan_23_o1 (Madd_n0084_Madd_lut<2>)
     LUT5:I0->O            3   0.203   0.995  Mmux_n007821 (n0078<1>)
     LUT6:I1->O            1   0.203   0.944  GND_1_o_GND_1_o_LessThan_26_o2 (GND_1_o_GND_1_o_LessThan_26_o1)
     LUT6:I0->O           13   0.203   1.297  GND_1_o_GND_1_o_LessThan_26_o1 (Madd_n0084_Madd_lut<1>)
     LUT6:I0->O            1   0.203   0.924  GND_1_o_GND_1_o_LessThan_29_o3_SW0 (N35)
     LUT5:I0->O            1   0.203   0.580  GND_1_o_GND_1_o_LessThan_29_o3 (GND_1_o_GND_1_o_LessThan_29_o3)
     LUT6:I5->O            3   0.205   0.995  GND_1_o_GND_1_o_LessThan_29_o5 (GND_1_o_GND_1_o_LessThan_29_o1)
     LUT6:I1->O           13   0.203   1.297  GND_1_o_GND_1_o_LessThan_29_o13 (Madd_n0084_Madd_cy<0>)
     LUT6:I0->O            1   0.203   0.000  Maddsub_n0081_Madd2_lut<2> (Maddsub_n0081_Madd2_lut<2>)
     XORCY:LI->O           1   0.136   0.684  Maddsub_n0081_Madd2_xor<2> (Maddsub_n0081_Madd_22)
     LUT3:I1->O            1   0.203   0.000  Maddsub_n0081_Madd3_lut<2> (Maddsub_n0081_Madd3_lut<2>)
     XORCY:LI->O           3   0.136   0.995  Maddsub_n0081_Madd3_xor<2> (Maddsub_n0081_2)
     LUT6:I1->O            1   0.203   0.580  Maddsub_n0081_Madd_cy<2>11 (Maddsub_n0081_Madd_cy<2>)
     LUT3:I2->O            2   0.205   0.845  Maddsub_n0081_Madd_xor<3>11 (_n0141<0>)
     LUT6:I3->O           14   0.205   1.302  GND_1_o_INV_19_o1 (GND_1_o_INV_19_o)
     LUT6:I1->O            1   0.203   0.000  Mmux_quotient54_G (N38)
     MUXF7:I1->O           1   0.140   0.579  Mmux_quotient54 (quotient_4_OBUF)
     OBUF:I->O                 2.571          quotient_4_OBUF (quotient<4>)
    ----------------------------------------
    Total                     42.794ns (10.307ns logic, 32.487ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.32 secs
 
--> 

Total memory usage is 173420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

