#ifndef __SOC_CPU_BASEADDR_INTERFACE_H__
#define __SOC_CPU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_CPU_BOOTROM_BASE_ADDR (0xFFFE0000)
#define SOC_CPU_PERI_LPRAM_BASE_ADDR (0xFFF78000)
#define SOC_CPU_AO_LPRAM_BASE_ADDR (0xFFF50000)
#define SOC_CPU_LP_CONFIG_BASE_ADDR (0xFFF0F000)
#define SOC_CPU_LP_TIMER_BASE_ADDR (0xFFF0E000)
#define SOC_CPU_LP_WDG_BASE_ADDR (0xFFF0D000)
#define SOC_CPU_CORE_CRG_B_M_BASE_ADDR (0xFFF09000)
#define SOC_CPU_CORE_CRG_L_L3_BASE_ADDR (0xFFF08000)
#define SOC_CPU_LP_PCTRL_BASE_ADDR (0xFFF07000)
#define SOC_CPU_PERI_CRG_BASE_ADDR (0xFFF05000)
#define SOC_CPU_APB2SPI_BASE_ADDR (0xFFF04000)
#define SOC_CPU_UART6_BASE_ADDR (0xFFF02000)
#define SOC_CPU_PMC_BASE_ADDR (0xFFF01000)
#define SOC_CPU_TSENSORC_BASE_ADDR (0xFFF00000)
#define SOC_CPU_DMSS_BASE_ADDR (0xFFE80000)
#define SOC_CPU_DMCPACK1_BASE_ADDR (0xFFE20000)
#define SOC_CPU_DMCPACK0_BASE_ADDR (0xFFE00000)
#define SOC_CPU_BBA_BASE_ADDR (0xFF800000)
#define SOC_CPU_G3D_BASE_ADDR (0xFED40000)
#define SOC_CPU_CODEC_SSI_BASE_ADDR (0xFED3F000)
#define SOC_CPU_IOC_BASE_ADDR (0xFED02000)
#define SOC_CPU_IPC_NS_BASE_ADDR (0xFED01000)
#define SOC_CPU_IPC_BASE_ADDR (0xFED00000)
#define SOC_CPU_LoadMonitor1_BASE_ADDR (0xFEC41000)
#define SOC_CPU_LoadMonitor0_BASE_ADDR (0xFEC40000)
#define SOC_CPU_CFG_BLPWM_BASE_ADDR (0xFEC3F000)
#define SOC_CPU_PCTRL_BASE_ADDR (0xFEC3E000)
#define SOC_CPU_ATGC_BASE_ADDR (0xFEC3D000)
#define SOC_CPU_TZPC_BASE_ADDR (0xFEC3C000)
#define SOC_CPU_ATGC1_BASE_ADDR (0xFEC39000)
#define SOC_CPU_WD1_BASE_ADDR (0xFEC37000)
#define SOC_CPU_WD0_BASE_ADDR (0xFEC36000)
#define SOC_CPU_PWM_BASE_ADDR (0xFEC34000)
#define SOC_CPU_GPUPCR_BASE_ADDR (0xFEC30000)
#define SOC_CPU_TIMER12_BASE_ADDR (0xFEC2F000)
#define SOC_CPU_TIMER11_BASE_ADDR (0xFEC2E000)
#define SOC_CPU_TIMER10_BASE_ADDR (0xFEC2D000)
#define SOC_CPU_TIMER9_BASE_ADDR (0xFEC2C000)
#define SOC_CPU_GPIO19_BASE_ADDR (0xFEC25000)
#define SOC_CPU_GPIO18_BASE_ADDR (0xFEC24000)
#define SOC_CPU_GPIO17_BASE_ADDR (0xFEC23000)
#define SOC_CPU_GPIO16_BASE_ADDR (0xFEC22000)
#define SOC_CPU_GPIO15_BASE_ADDR (0xFEC21000)
#define SOC_CPU_GPIO14_BASE_ADDR (0xFEC20000)
#define SOC_CPU_GPIO13_BASE_ADDR (0xFEC1F000)
#define SOC_CPU_GPIO12_BASE_ADDR (0xFEC1E000)
#define SOC_CPU_GPIO11_BASE_ADDR (0xFEC1D000)
#define SOC_CPU_GPIO10_BASE_ADDR (0xFEC1C000)
#define SOC_CPU_GPIO9_BASE_ADDR (0xFEC1B000)
#define SOC_CPU_GPIO8_BASE_ADDR (0xFEC1A000)
#define SOC_CPU_GPIO7_BASE_ADDR (0xFEC19000)
#define SOC_CPU_GPIO6_BASE_ADDR (0xFEC18000)
#define SOC_CPU_GPIO5_BASE_ADDR (0xFEC17000)
#define SOC_CPU_GPIO4_BASE_ADDR (0xFEC16000)
#define SOC_CPU_GPIO3_BASE_ADDR (0xFEC15000)
#define SOC_CPU_GPIO2_BASE_ADDR (0xFEC14000)
#define SOC_CPU_GPIO1_BASE_ADDR (0xFEC13000)
#define SOC_CPU_GPIO0_BASE_ADDR (0xFEC12000)
#define SOC_CPU_GPIO0_SE_BASE_ADDR (0xFEC10000)
#define SOC_CPU_fcm_service_target_BASE_ADDR (0xFEC00000)
#define SOC_CPU_FCM_GIC_HW_SPI1_BASE_ADDR (0xFEB07000)
#define SOC_CPU_FCM_LOCAL_GIC_BASE_ADDR (0xFEB05000)
#define SOC_CPU_FCM_GIC_HW_SPI0_BASE_ADDR (0xFEB04000)
#define SOC_CPU_FCM_LOCAL_PERI_BASE_ADDR (0xFEB03000)
#define SOC_CPU_FCM_SECURE_BASE_ADDR (0xFEB02000)
#define SOC_CPU_FCM_LOCAL_IP_BASE_ADDR (0xFEA0C000)
#define SOC_CPU_FCM_CORE7_LOCAL_CFG_BASE_ADDR (0xFEA0B000)
#define SOC_CPU_FCM_CORE6_LOCAL_CFG_BASE_ADDR (0xFEA0A000)
#define SOC_CPU_FCM_CORE5_LOCAL_CFG_BASE_ADDR (0xFEA09000)
#define SOC_CPU_FCM_CORE4_LOCAL_CFG_BASE_ADDR (0xFEA08000)
#define SOC_CPU_FCM_CORE3_LOCAL_CFG_BASE_ADDR (0xFEA07000)
#define SOC_CPU_FCM_CORE2_LOCAL_CFG_BASE_ADDR (0xFEA06000)
#define SOC_CPU_FCM_CORE1_LOCAL_CFG_BASE_ADDR (0xFEA05000)
#define SOC_CPU_FCM_CORE0_LOCAL_CFG_BASE_ADDR (0xFEA04000)
#define SOC_CPU_FCM_KARMA_CFG_1_BASE_ADDR (0xFEA03000)
#define SOC_CPU_FCM_KARMA_CFG_0_BASE_ADDR (0xFEA02000)
#define SOC_CPU_FCM_LOCAL_CPU_BASE_ADDR (0xFEA01000)
#define SOC_CPU_FCM_ACP_SHAPER_CFG_BASE_ADDR (0xFEA00000)
#define SOC_CPU_GIC600_BASE_ADDR (0xFE800000)
#define SOC_CPU_MAA_BASE_ADDR (0xFE3A0000)
#define SOC_CPU_AXI_MEM_BASE_ADDR (0xFE380000)
#define SOC_CPU_MDM_5G_Service_Target_BASE_ADDR (0xFE290000)
#define SOC_CPU_FD_BUS_Service_Target_BASE_ADDR (0xFE280000)
#define SOC_CPU_AOBUS_Service_Target_BASE_ADDR (0xFE270000)
#define SOC_CPU_DMA_NOC_Service_Target_BASE_ADDR (0xFE260000)
#define SOC_CPU_CFGBUS_Service_Target_BASE_ADDR (0xFE250000)
#define SOC_CPU_SYS_BUS_Service_Target_BASE_ADDR (0xFE240000)
#define SOC_CPU_ASP_Service_Target_BASE_ADDR (0xFE230000)
#define SOC_CPU_Modem_Service_Target_BASE_ADDR (0xFE220000)
#define SOC_CPU_HSDT_Service_Target_BASE_ADDR (0xFE210000)
#define SOC_CPU_MMC0_Service_target_BASE_ADDR (0xFE200000)
#define SOC_CPU_CSSYS_APB_BASE_ADDR (0xFC000000)
#define SOC_CPU_FD_UL_DMMU2_CFG_BASE_ADDR (0xFAE80000)
#define SOC_CPU_DAVINCI_TINY_SUBSYSTEM_BASE_ADDR (0xFAE40000)
#define SOC_CPU_FD_UL_CSI_CFG_BASE_ADDR (0xFAE13000)
#define SOC_CPU_FD_UL_DMMU1_CFG_BASE_ADDR (0xFAE12000)
#define SOC_CPU_FD_UL_DMMU0_CFG_BASE_ADDR (0xFAE11000)
#define SOC_CPU_FD_UL_DMA_CFG_BASE_ADDR (0xFAE10000)
#define SOC_CPU_FD_UL_IMGCAP_CFG_BASE_ADDR (0xFAE08000)
#define SOC_CPU_FD_UL_S3_ASC_CFG_BASE_ADDR (0xFAE07000)
#define SOC_CPU_FD_UL_ETZPC_CFG_BASE_ADDR (0xFAE06000)
#define SOC_CPU_FD_UL_SUBSYS_ENHC_CFG_BASE_ADDR (0xFAE05000)
#define SOC_CPU_FD_UL_SUBSYS_SEC_CFG_BASE_ADDR (0xFAE04000)
#define SOC_CPU_FD_UL_LB_ASC_BASE_ADDR (0xFAE03000)
#define SOC_CPU_FD_UL_LB_CFG_BASE_ADDR (0xFAE02000)
#define SOC_CPU_FD_UL_SUBSYS_CFG_BASE_ADDR (0xFAE01000)
#define SOC_CPU_FD_UL_TZPC_CFG_BASE_ADDR (0xFAE00000)
#define SOC_CPU_FD_UL_LB_BASE_ADDR (0xFAC00000)
#define SOC_CPU_UFS_CFG_BASE_ADDR (0xFAA00000)
#define SOC_CPU_UFS_SYS_CTRL_BASE_ADDR (0xFA9FF000)
#define SOC_CPU_AO_TCP_BASE_ADDR (0xFA980000)
#define SOC_CPU_MAD_DSPIF_BASE_ADDR (0xFA902000)
#define SOC_CPU_MAD_TIMER_BASE_ADDR (0xFA901000)
#define SOC_CPU_MAD_CFG_BASE_ADDR (0xFA900000)
#define SOC_CPU_BB_DRX_BASE_ADDR (0xFA8C0000)
#define SOC_CPU_GPIO36_BASE_ADDR (0xFA8B8000)
#define SOC_CPU_GPIO35_BASE_ADDR (0xFA8B7000)
#define SOC_CPU_GPIO34_BASE_ADDR (0xFA8B6000)
#define SOC_CPU_GPIO33_BASE_ADDR (0xFA8B5000)
#define SOC_CPU_GPIO32_BASE_ADDR (0xFA8B4000)
#define SOC_CPU_GPIO31_BASE_ADDR (0xFA8B3000)
#define SOC_CPU_GPIO30_BASE_ADDR (0xFA8B2000)
#define SOC_CPU_GPIO29_BASE_ADDR (0xFA8B1000)
#define SOC_CPU_GPIO28_BASE_ADDR (0xFA8B0000)
#define SOC_CPU_GPIO27_BASE_ADDR (0xFA8AF000)
#define SOC_CPU_GPIO26_BASE_ADDR (0xFA8AE000)
#define SOC_CPU_GPIO25_BASE_ADDR (0xFA8AD000)
#define SOC_CPU_GPIO24_BASE_ADDR (0xFA8AC000)
#define SOC_CPU_GPIO23_BASE_ADDR (0xFA8AB000)
#define SOC_CPU_GPIO22_BASE_ADDR (0xFA8AA000)
#define SOC_CPU_GPIO21_BASE_ADDR (0xFA8A9000)
#define SOC_CPU_GPIO20_BASE_ADDR (0xFA8A8000)
#define SOC_CPU_TIMER17_BASE_ADDR (0xFA8A3000)
#define SOC_CPU_TIMER16_BASE_ADDR (0xFA8A2000)
#define SOC_CPU_GPIO1_SE_BASE_ADDR (0xFA8A1000)
#define SOC_CPU_AO_WDG_BASE_ADDR (0xFA8A0000)
#define SOC_CPU_SPI3_BASE_ADDR (0xFA89F000)
#define SOC_CPU_AO_TZPC_BASE_ADDR (0xFA89E000)
#define SOC_CPU_AO_LoadMonitor_BASE_ADDR (0xFA89D000)
#define SOC_CPU_AO_IOC_BASE_ADDR (0xFA89C000)
#define SOC_CPU_SCTRL_BASE_ADDR (0xFA89B000)
#define SOC_CPU_EFUSEC_BASE_ADDR (0xFA89A000)
#define SOC_CPU_AO_IPC_NS_BASE_ADDR (0xFA899000)
#define SOC_CPU_AO_IPC_S_BASE_ADDR (0xFA898000)
#define SOC_CPU_SYS_CNT_BASE_ADDR (0xFA896000)
#define SOC_CPU_SPMI_BASE_ADDR (0xFA890000)
#define SOC_CPU_SCI1_BASE_ADDR (0xFA88F000)
#define SOC_CPU_SCI0_BASE_ADDR (0xFA88E000)
#define SOC_CPU_RTC1_BASE_ADDR (0xFA88D000)
#define SOC_CPU_RTC0_BASE_ADDR (0xFA88C000)
#define SOC_CPU_TIMER15_BASE_ADDR (0xFA88B000)
#define SOC_CPU_TIMER14_BASE_ADDR (0xFA88A000)
#define SOC_CPU_TIMER13_BASE_ADDR (0xFA889000)
#define SOC_CPU_TIMER8_BASE_ADDR (0xFA888000)
#define SOC_CPU_TIMER7_BASE_ADDR (0xFA887000)
#define SOC_CPU_TIMER6_BASE_ADDR (0xFA886000)
#define SOC_CPU_TIMER5_BASE_ADDR (0xFA885000)
#define SOC_CPU_TIMER4_BASE_ADDR (0xFA884000)
#define SOC_CPU_TIMER3_BASE_ADDR (0xFA883000)
#define SOC_CPU_TIMER2_BASE_ADDR (0xFA882000)
#define SOC_CPU_TIMER1_BASE_ADDR (0xFA881000)
#define SOC_CPU_TIMER0_BASE_ADDR (0xFA880000)
#define SOC_CPU_IOMCU_RTC_BASE_ADDR (0xFA87F000)
#define SOC_CPU_IOMCU_CONFIG_BASE_ADDR (0xFA87E000)
#define SOC_CPU_IOMCU_TIMER_BASE_ADDR (0xFA87D000)
#define SOC_CPU_IOMCU_WDG_BASE_ADDR (0xFA87C000)
#define SOC_CPU_IOMCU_GPIO3_BASE_ADDR (0xFA87B000)
#define SOC_CPU_IOMCU_GPIO2_BASE_ADDR (0xFA87A000)
#define SOC_CPU_IOMCU_GPIO1_BASE_ADDR (0xFA879000)
#define SOC_CPU_IOMCU_GPIO0_BASE_ADDR (0xFA878000)
#define SOC_CPU_IOMCU_DMAC_BASE_ADDR (0xFA877000)
#define SOC_CPU_IOMCU_UART7_BASE_ADDR (0xFA876000)
#define SOC_CPU_IOMCU_BLPWM_BASE_ADDR (0xFA875000)
#define SOC_CPU_IOMCU_UART3_BASE_ADDR (0xFA874000)
#define SOC_CPU_IOMCU_I3C1_BASE_ADDR (0xFA873000)
#define SOC_CPU_IOMCU_I2C1_BASE_ADDR (0xFA872000)
#define SOC_CPU_IOMCU_I2C0_BASE_ADDR (0xFA871000)
#define SOC_CPU_IOMCU_SPI0_BASE_ADDR (0xFA870000)
#define SOC_CPU_IOMCU_I2C5_BASE_ADDR (0xFA86F000)
#define SOC_CPU_IOMCU_I3C2_BASE_ADDR (0xFA86A000)
#define SOC_CPU_IOMCU_UART8_BASE_ADDR (0xFA869000)
#define SOC_CPU_IOMCU_SPI2_BASE_ADDR (0xFA868000)
#define SOC_CPU_IOMCU_DMMU_BASE_ADDR (0xFA867000)
#define SOC_CPU_IOMCU_TIMER2_BASE_ADDR (0xFA866000)
#define SOC_CPU_IOMCU_I3C_BASE_ADDR (0xFA865000)
#define SOC_CPU_IOMCU_I3C3_BASE_ADDR (0xFA864000)
#define SOC_CPU_IOMCU_TCP_RAM_BASE_ADDR (0xFA851000)
#define SOC_CPU_IOMCU_TCP_CFG_BASE_ADDR (0xFA850000)
#define SOC_CPU_IOMCU_DTCM_BASE_ADDR (0xFA700000)
#define SOC_CPU_IOMCU_ITCM_BASE_ADDR (0xFA600000)
#define SOC_CPU_DSP_ITCM_BASE_ADDR (0xFA580000)
#define SOC_CPU_DSP_DTCM_BASE_ADDR (0xFA558000)
#define SOC_CPU_ASP_CODEC_BASE_ADDR (0xFA552000)
#define SOC_CPU_SLIMBUS_BASE_ADDR (0xFA550000)
#define SOC_CPU_DSD_BASE_ADDR (0xFA54FC00)
#define SOC_CPU_ASP_CFG_BASE_ADDR (0xFA54E000)
#define SOC_CPU_ASP_WD_BASE_ADDR (0xFA54D000)
#define SOC_CPU_ASP_IPC_BASE_ADDR (0xFA54C000)
#define SOC_CPU_ASP_DMAC_BASE_ADDR (0xFA54B000)
#define SOC_CPU_ASP_TIMER1_BASE_ADDR (0xFA54A000)
#define SOC_CPU_ASP_TIMER0_BASE_ADDR (0xFA549000)
#define SOC_CPU_ASP_GPIO_BASE_ADDR (0xFA548000)
#define SOC_CPU_ASP_DMMU_BASE_ADDR (0xFA547000)
#define SOC_CPU_SECRAM_BASE_ADDR (0xFA480000)
#define SOC_CPU_SOCP_BASE_ADDR (0xFA0A0000)
#define SOC_CPU_IPF_BASE_ADDR (0xFA088000)
#define SOC_CPU_SPE_BASE_ADDR (0xFA084000)
#define SOC_CPU_IPC_MDM_NS_BASE_ADDR (0xFA081000)
#define SOC_CPU_IPC_MDM_S_BASE_ADDR (0xFA080000)
#define SOC_CPU_LAT_STAT_BASE_ADDR (0xFA057000)
#define SOC_CPU_PERF_STAT_BASE_ADDR (0xFA056000)
#define SOC_CPU_UART0_BASE_ADDR (0xFA054000)
#define SOC_CPU_I3C4_BASE_ADDR (0xFA050000)
#define SOC_CPU_I2C7_BASE_ADDR (0xFA04F000)
#define SOC_CPU_I2C6_BASE_ADDR (0xFA04E000)
#define SOC_CPU_I2C4_BASE_ADDR (0xFA04D000)
#define SOC_CPU_I2C3_BASE_ADDR (0xFA04C000)
#define SOC_CPU_SPI4_BASE_ADDR (0xFA049000)
#define SOC_CPU_SPI1_BASE_ADDR (0xFA048000)
#define SOC_CPU_UART5_BASE_ADDR (0xFA045000)
#define SOC_CPU_UART2_BASE_ADDR (0xFA044000)
#define SOC_CPU_UART4_BASE_ADDR (0xFA041000)
#define SOC_CPU_UART1_BASE_ADDR (0xFA040000)
#define SOC_CPU_PERI_DMAC_BASE_ADDR (0xFA000000)
#define SOC_CPU_CS_STM_BASE_ADDR (0xF9000000)
#define SOC_CPU_SD3_BASE_ADDR (0xF8583000)
#define SOC_CPU_MMC0_SYS_CTRL_BASE_ADDR (0xF8582000)
#define SOC_CPU_MMC0_CRG_BASE_ADDR (0xF8581000)
#define SOC_CPU_IOC_MMC0_BASE_ADDR (0xF8580000)
#define SOC_CPU_USB_MISC_CTRL_BASE_ADDR (0xF8480000)
#define SOC_CPU_USB_OTG_BASE_ADDR (0xF8400000)
#define SOC_CPU_HSDT_SYS_CTRL_BASE_ADDR (0xF8181000)
#define SOC_CPU_HSDT_CRG_BASE_ADDR (0xF8180000)
#define SOC_CPU_MMC1_IOC_BASE_ADDR (0xF8105000)
#define SOC_CPU_MMC1_SDIO_BASE_ADDR (0xF8104000)
#define SOC_CPU_PCIE0_APB_CFG_BASE_ADDR (0xF8102000)
#define SOC_CPU_CCP_BASE_ADDR (0xF8101000)
#define SOC_CPU_CCS_BASE_ADDR (0xF8100000)
#define SOC_CPU_PCIEPHY0_BASE_ADDR (0xF8000000)
#define SOC_CPU_NDSP1_DMEM_BASE_ADDR (0xF7900000)
#define SOC_CPU_NDSP0_DMEM_BASE_ADDR (0xF7800000)
#define SOC_CPU_LL1C_MMBUF_BASE_ADDR (0xF6800000)
#define SOC_CPU_LL1C_AMON_BASE_ADDR (0xF6210000)
#define SOC_CPU_BBPDMA_BASE_ADDR (0xF6200000)
#define SOC_CPU_LL1C_IPCM9_BASE_ADDR (0xF6129000)
#define SOC_CPU_LL1C_IPCM8_BASE_ADDR (0xF6128000)
#define SOC_CPU_LL1C_IPCM7_BASE_ADDR (0xF6127000)
#define SOC_CPU_LL1C_IPCM6_BASE_ADDR (0xF6126000)
#define SOC_CPU_LL1C_IPCM5_BASE_ADDR (0xF6125000)
#define SOC_CPU_LL1C_IPCM4_BASE_ADDR (0xF6124000)
#define SOC_CPU_LL1C_IPCM3_BASE_ADDR (0xF6123000)
#define SOC_CPU_LL1C_IPCM2_BASE_ADDR (0xF6122000)
#define SOC_CPU_LL1C_IPCM1_BASE_ADDR (0xF6121000)
#define SOC_CPU_LL1C_IPCM0_BASE_ADDR (0xF6120000)
#define SOC_CPU_LL1C_EICC1_BASE_ADDR (0xF6108000)
#define SOC_CPU_LL1C_EICC0_BASE_ADDR (0xF6100000)
#define SOC_CPU_LL1C_ASC_CFG_BASE_ADDR (0xF6090000)
#define SOC_CPU_DW_AXI_LL1C_NX_2TO2_2_BASE_ADDR (0xF6020000)
#define SOC_CPU_DW_AXI_LL1C_NX_2TO2_1_BASE_ADDR (0xF601F000)
#define SOC_CPU_DW_AXI_LL1C_NX_2TO2_0_BASE_ADDR (0xF601E000)
#define SOC_CPU_DW_AXI_LL1C_BASE_ADDR (0xF601C000)
#define SOC_CPU_LL1C_IMU_BASE_ADDR (0xF601B000)
#define SOC_CPU_LL1C_EDMA1_BASE_ADDR (0xF601A000)
#define SOC_CPU_LL1C_EDMA0_BASE_ADDR (0xF6019000)
#define SOC_CPU_LL1C_MMBUF_CFG_BASE_ADDR (0xF6018000)
#define SOC_CPU_LL1C_TIMER11_BASE_ADDR (0xF6017000)
#define SOC_CPU_LL1C_TIMER10_BASE_ADDR (0xF6016000)
#define SOC_CPU_LL1C_TIMER9_BASE_ADDR (0xF6015000)
#define SOC_CPU_LL1C_TIMER8_BASE_ADDR (0xF6014000)
#define SOC_CPU_LL1C_TIMER7_BASE_ADDR (0xF6013000)
#define SOC_CPU_LL1C_TIMER6_BASE_ADDR (0xF6012000)
#define SOC_CPU_LL1C_TIMER5_BASE_ADDR (0xF6011000)
#define SOC_CPU_LL1C_TIMER4_BASE_ADDR (0xF6010000)
#define SOC_CPU_LL1C_TIMER3_BASE_ADDR (0xF600F000)
#define SOC_CPU_LL1C_TIMER2_BASE_ADDR (0xF600E000)
#define SOC_CPU_LL1C_TIMER1_BASE_ADDR (0xF600D000)
#define SOC_CPU_LL1C_TIMER0_BASE_ADDR (0xF600C000)
#define SOC_CPU_LL1C_WDT7_BASE_ADDR (0xF600B000)
#define SOC_CPU_LL1C_WDT6_BASE_ADDR (0xF600A000)
#define SOC_CPU_LL1C_WDT5_BASE_ADDR (0xF6009000)
#define SOC_CPU_LL1C_WDT4_BASE_ADDR (0xF6008000)
#define SOC_CPU_LL1C_WDT3_BASE_ADDR (0xF6007000)
#define SOC_CPU_LL1C_WDT2_BASE_ADDR (0xF6006000)
#define SOC_CPU_LL1C_WDT1_BASE_ADDR (0xF6005000)
#define SOC_CPU_LL1C_WDT0_BASE_ADDR (0xF6004000)
#define SOC_CPU_LL1C_SYSCTRL_BASE_ADDR (0xF6001000)
#define SOC_CPU_CCPU5G_CPU_DTCM1_BASE_ADDR (0xF56C0000)
#define SOC_CPU_CCPU5G_CPU_ITCM1_BASE_ADDR (0xF5680000)
#define SOC_CPU_CCPU5G_CPU_DTCM0_BASE_ADDR (0xF5640000)
#define SOC_CPU_CCPU5G_CPU_ITCM0_BASE_ADDR (0xF5600000)
#define SOC_CPU_CCPU5G_LLRAM_BASE_ADDR (0xF5400000)
#define SOC_CPU_CCPU5G_EICC1_BASE_ADDR (0xF5308000)
#define SOC_CPU_CCPU5G_EICC0_BASE_ADDR (0xF5300000)
#define SOC_CPU_DW_AXI_CCPU5G_BASE_ADDR (0xF520E000)
#define SOC_CPU_CCPU5G_TIMER5_BASE_ADDR (0xF520D000)
#define SOC_CPU_CCPU5G_TIMER4_BASE_ADDR (0xF520C000)
#define SOC_CPU_CCPU5G_TIMER3_BASE_ADDR (0xF520B000)
#define SOC_CPU_CCPU5G_TIMER2_BASE_ADDR (0xF520A000)
#define SOC_CPU_CCPU5G_TIMER1_BASE_ADDR (0xF5209000)
#define SOC_CPU_CCPU5G_TIMER0_BASE_ADDR (0xF5208000)
#define SOC_CPU_CCPU5G_WDT1_BASE_ADDR (0xF5205000)
#define SOC_CPU_CCPU5G_WDT0_BASE_ADDR (0xF5204000)
#define SOC_CPU_CCPU5G_SYSCTRL_BASE_ADDR (0xF5201000)
#define SOC_CPU_CCPU5G_CPU_PRIVATE_BASE_ADDR (0xF5100000)
#define SOC_CPU_L2HAC_CPU_DTCM1_BASE_ADDR (0xF50C0000)
#define SOC_CPU_L2HAC_CPU_ITCM1_BASE_ADDR (0xF5080000)
#define SOC_CPU_L2HAC_CPU_DTCM0_BASE_ADDR (0xF5040000)
#define SOC_CPU_L2HAC_CPU_ITCM0_BASE_ADDR (0xF5000000)
#define SOC_CPU_L2HAC_LLRAM_BASE_ADDR (0xF4C00000)
#define SOC_CPU_L2HAC_CIPHER_BASE_ADDR (0xF4910000)
#define SOC_CPU_L2HAC_EICC1_BASE_ADDR (0xF4908000)
#define SOC_CPU_L2HAC_EICC0_BASE_ADDR (0xF4900000)
#define SOC_CPU_L2HAC_ASC_CFG_BASE_ADDR (0xF480C000)
#define SOC_CPU_L2HAC_MMBUF_CFG_BASE_ADDR (0xF480B000)
#define SOC_CPU_DW_AXI_L2HAC_BASE_ADDR (0xF4809000)
#define SOC_CPU_L2HAC_TIMER1_BASE_ADDR (0xF4807000)
#define SOC_CPU_L2HAC_TIMER0_BASE_ADDR (0xF4806000)
#define SOC_CPU_L2HAC_WDT1_BASE_ADDR (0xF4805000)
#define SOC_CPU_L2HAC_WDT0_BASE_ADDR (0xF4804000)
#define SOC_CPU_L2HAC_SYSCTRL_BASE_ADDR (0xF4801000)
#define SOC_CPU_L2HAC_CPU_PRIVATE_BASE_ADDR (0xF4700000)
#define SOC_CPU_MDM5G_AMON0_BASE_ADDR (0xF4200000)
#define SOC_CPU_IPCM_MDM5G_BASE_ADDR (0xF4101000)
#define SOC_CPU_RSR_ACC_MDM5G_BASE_ADDR (0xF4100000)
#define SOC_CPU_L2HAC_IMU_BASE_ADDR (0xF40D5000)
#define SOC_CPU_CCPU5G_IMU_BASE_ADDR (0xF40D4000)
#define SOC_CPU_DW_AXI_BBP5G_EXT_SOC_CFG_BASE_ADDR (0xF40D2000)
#define SOC_CPU_DW_AXI_PDF_CFG_BASE_ADDR (0xF40D1000)
#define SOC_CPU_DW_AXI_BBP5G_CFG_BASE_ADDR (0xF40D0000)
#define SOC_CPU_NOC_MDM5GBUS_SERVICE_TARGET_BASE_ADDR (0xF4080000)
#define SOC_CPU_MDM5G_LOAD_MON2_BASE_ADDR (0xF400E000)
#define SOC_CPU_MDM5G_LOAD_MON1_BASE_ADDR (0xF400D000)
#define SOC_CPU_MDM5G_PM_CTRL_BASE_ADDR (0xF400C000)
#define SOC_CPU_MDM5G_BUS_FLUX_BASE_ADDR (0xF400B000)
#define SOC_CPU_MDM5G_LOAD_MON0_BASE_ADDR (0xF400A000)
#define SOC_CPU_LM_MDM5G_BASE_ADDR (0xF4009000)
#define SOC_CPU_RTC_MDM5G_BASE_ADDR (0xF4008000)
#define SOC_CPU_MDM5G_EDMA1_BASE_ADDR (0xF4007000)
#define SOC_CPU_MDM5G_EDMA0_BASE_ADDR (0xF4006000)
#define SOC_CPU_SYSCNT_MDM5G_BASE_ADDR (0xF4004000)
#define SOC_CPU_MDM5G_UART1_BASE_ADDR (0xF4003000)
#define SOC_CPU_MDM5G_UART0_BASE_ADDR (0xF4002000)
#define SOC_CPU_SYSCTRL_MDM5G_BASE_ADDR (0xF4001000)
#define SOC_CPU_MODEM5G_CRG_BASE_ADDR (0xF4000000)
#define SOC_CPU_BBP5G_BASE_ADDR (0xF0000000)
#define SOC_CPU_PCIECtrl0_DBI_BASE_ADDR (0xEC000000)
#define SOC_CPU_PCIECtrl0_BASE_ADDR (0xEA000000)
#define SOC_CPU_NOC_VENC_Service_Target_BASE_ADDR (0xE93B0000)
#define SOC_CPU_NOC_VDEC_Service_Target_BASE_ADDR (0xE93A0000)
#define SOC_CPU_NOC_VCODECBUS_Service_Target_BASE_ADDR (0xE9390000)
#define SOC_CPU_NOC_IVP32_Service_Target_BASE_ADDR (0xE9380000)
#define SOC_CPU_MEDAI2_LoadMonitor_BASE_ADDR (0xE9301000)
#define SOC_CPU_MEDIA2_CRG_BASE_ADDR (0xE9300000)
#define SOC_CPU_VENC_BASE_ADDR (0xE9280000)
#define SOC_CPU_VDEC_BASE_ADDR (0xE9200000)
#define SOC_CPU_IVP32_SMMU_BASE_ADDR (0xE91C0000)
#define SOC_CPU_IVP32_TIMER1_BASE_ADDR (0xE9183000)
#define SOC_CPU_IVP32_TIMER0_BASE_ADDR (0xE9182000)
#define SOC_CPU_IVP32_WDG_BASE_ADDR (0xE9181000)
#define SOC_CPU_IVP32_CFG_BASE_ADDR (0xE9180000)
#define SOC_CPU_IVP32_IRAM_BASE_ADDR (0xE9100000)
#define SOC_CPU_IVP32_DRAM1_BASE_ADDR (0xE9040000)
#define SOC_CPU_IVP32_DRAM0_BASE_ADDR (0xE9000000)
#define SOC_CPU_NOC_VIVO_Service_Target_BASE_ADDR (0xE86A0000)
#define SOC_CPU_NOC_ISP_Service_Target_BASE_ADDR (0xE8690000)
#define SOC_CPU_NOC_DSS_Service_Target_BASE_ADDR (0xE8680000)
#define SOC_CPU_CSI_E_BASE_ADDR (0xE8608000)
#define SOC_CPU_CSI_D_BASE_ADDR (0xE8607000)
#define SOC_CPU_CSI_C_BASE_ADDR (0xE8606000)
#define SOC_CPU_CSI_B_BASE_ADDR (0xE8605000)
#define SOC_CPU_CSI_A_BASE_ADDR (0xE8604000)
#define SOC_CPU_CSI_adapter_BASE_ADDR (0xE8603000)
#define SOC_CPU_IDI2AXI_BASE_ADDR (0xE8602000)
#define SOC_CPU_MEDIA1_CRG_BASE_ADDR (0xE8601000)
#define SOC_CPU_MEDIA1_LoadMonitor_BASE_ADDR (0xE8600000)
#define SOC_CPU_GMP_LUT1_BASE_ADDR (0xE84EE000)
#define SOC_CPU_GMP_LUT0_BASE_ADDR (0xE84DE000)
#define SOC_CPU_DISP_CH2_BASE_ADDR (0xE84C2000)
#define SOC_CPU_DPM_POST_BASE_ADDR (0xE84BF000)
#define SOC_CPU_CROSSBAR_BASE_ADDR (0xE84BE000)
#define SOC_CPU_DISP_CH1_BASE_ADDR (0xE84A2000)
#define SOC_CPU_DISP_GLB_BASE_ADDR (0xE84A1000)
#define SOC_CPU_WB_BASE_ADDR (0xE84A0000)
#define SOC_CPU_DSS_PRO_BASE_ADDR (0xE8490000)
#define SOC_CPU_DBCU0_SMMU_BASE_ADDR (0xE8480000)
#define SOC_CPU_DP_ITF1_BASE_ADDR (0xE847F000)
#define SOC_CPU_DP_ITF0_BASE_ADDR (0xE847E000)
#define SOC_CPU_DISP_CH0_BASE_ADDR (0xE8462000)
#define SOC_CPU_DPM_PRE_BASE_ADDR (0xE8461000)
#define SOC_CPU_OV3_BASE_ADDR (0xE8460C00)
#define SOC_CPU_OV2_BASE_ADDR (0xE8460800)
#define SOC_CPU_OV1_BASE_ADDR (0xE8460400)
#define SOC_CPU_OV0_BASE_ADDR (0xE8460000)
#define SOC_CPU_WCH1_BASE_ADDR (0xE845C000)
#define SOC_CPU_WCH0_BASE_ADDR (0xE845A000)
#define SOC_CPU_RCH_D0_BASE_ADDR (0xE8452000)
#define SOC_CPU_RCH_D3_BASE_ADDR (0xE8451000)
#define SOC_CPU_RCH_D2_BASE_ADDR (0xE8450000)
#define SOC_CPU_RCH_G1_BASE_ADDR (0xE8440000)
#define SOC_CPU_RCH_G0_BASE_ADDR (0xE8438000)
#define SOC_CPU_RCH_V1_BASE_ADDR (0xE8428000)
#define SOC_CPU_RCH_V0_BASE_ADDR (0xE8420000)
#define SOC_CPU_GLB_BASE_ADDR (0xE8412000)
#define SOC_CPU_DBUG_BASE_ADDR (0xE8411000)
#define SOC_CPU_MCTL_MUTEX_BASE_ADDR (0xE8410800)
#define SOC_CPU_MCTL_SYS_BASE_ADDR (0xE8410000)
#define SOC_CPU_DBCU0_MIF_BASE_ADDR (0xE840A000)
#define SOC_CPU_DBCU1_AIF_BASE_ADDR (0xE8409000)
#define SOC_CPU_DBCU0_AIF_BASE_ADDR (0xE8407000)
#define SOC_CPU_CMD_BASE_ADDR (0xE8402000)
#define SOC_CPU_ASC_BASE_ADDR (0xE8401800)
#define SOC_CPU_DSI1_BASE_ADDR (0xE8401400)
#define SOC_CPU_DSI0_BASE_ADDR (0xE8401000)
#define SOC_CPU_MMBUF_CFG_BASE_ADDR (0xE8400000)
#define SOC_CPU_SMMUv500_CFG_BASE_ADDR (0xE83F0000)
#define SOC_CPU_ISP_R8_PERI_BASE_BASE_ADDR (0xE83EE000)
#define SOC_CPU_ISP_TCMDMA_BASE_ADDR (0xE83E4000)
#define SOC_CPU_ISP_SUB_CTRL_BASE_ADDR (0xE83E3000)
#define SOC_CPU_ISP_IPC_BASE_ADDR (0xE83E2000)
#define SOC_CPU_ISP_TIMER_BASE_ADDR (0xE83E1000)
#define SOC_CPU_ISP_WDT_BASE_ADDR (0xE83E0000)
#define SOC_CPU_ISP_R8_DTCM_BASE_ADDR (0xE83D0000)
#define SOC_CPU_ISP_R8_ITCM_BASE_ADDR (0xE83C0000)
#define SOC_CPU_ISP_Core_CFG_BASE_ADDR (0xE8200000)
#define SOC_CPU_SMMU_BASE_ADDR (0xE8020000)
#define SOC_CPU_CMP_BASE_ADDR (0xE800E000)
#define SOC_CPU_RNR_BASE_ADDR (0xE800D000)
#define SOC_CPU_ORB_BASE_ADDR (0xE800C000)
#define SOC_CPU_MFNR_BASE_ADDR (0xE800B000)
#define SOC_CPU_MCF_BASE_ADDR (0xE800A000)
#define SOC_CPU_CVDR_BASE_ADDR (0xE8006000)
#define SOC_CPU_CMDLST_BASE_ADDR (0xE8005000)
#define SOC_CPU_TOP_BASE_ADDR (0xE8004000)
#define SOC_CPU_SMMU_MASTER_BASE_ADDR (0xE8003000)
#define SOC_CPU_JPGENC_BASE_ADDR (0xE8000000)
#define SOC_CPU_NPU_TCU_BASE_ADDR (0xE5F40000)
#define SOC_CPU_SYSDMA_TBU_BASE_ADDR (0xE5F20000)
#define SOC_CPU_AIC_TBU_BASE_ADDR (0xE5F00000)
#define SOC_CPU_sysdma_cfg_BASE_ADDR (0xE5EE0000)
#define SOC_CPU_l2buf_cfg_BASE_ADDR (0xE5E08000)
#define SOC_CPU_npu_etzpc_BASE_ADDR (0xE5E07000)
#define SOC_CPU_npu_hw_exp_irq_BASE_ADDR (0xE5E06000)
#define SOC_CPU_npu_uart_BASE_ADDR (0xE5E05000)
#define SOC_CPU_npu_sysctrl_BASE_ADDR (0xE5E04000)
#define SOC_CPU_npu_crg_BASE_ADDR (0xE5E03000)
#define SOC_CPU_npu_tzpc_BASE_ADDR (0xE5E02000)
#define SOC_CPU_npu_ipc_ns_BASE_ADDR (0xE5E01000)
#define SOC_CPU_npu_ipc_s_BASE_ADDR (0xE5E00000)
#define SOC_CPU_gic_cfg_BASE_ADDR (0xE5C00000)
#define SOC_CPU_aic1_subsys_cfg_BASE_ADDR (0xE5100000)
#define SOC_CPU_aic0_subsys_cfg_BASE_ADDR (0xE5000000)
#define SOC_CPU_npu_bus_service_target_BASE_ADDR (0xE4D30000)
#define SOC_CPU_L2BUF_BASE_ADDR (0xE4800000)
#define SOC_CPU_SRAM_reg_BASE_ADDR (0xE4230000)
#define SOC_CPU_SRAM_atomicdec_BASE_ADDR (0xE4220000)
#define SOC_CPU_SRAM_atomicadd_BASE_ADDR (0xE4210000)
#define SOC_CPU_SRAM_normal_BASE_ADDR (0xE4200000)
#define SOC_CPU_bs_slv_BASE_ADDR (0xE4110000)
#define SOC_CPU_doorbell_sts_BASE_ADDR (0xE4100000)
#define SOC_CPU_doorbell_cfg_BASE_ADDR (0xE4080000)
#define SOC_CPU_npu_cpu_secure_BASE_ADDR (0xE4037000)
#define SOC_CPU_axi_mon_soc_BASE_ADDR (0xE4036000)
#define SOC_CPU_axi_mon_bs_BASE_ADDR (0xE4035000)
#define SOC_CPU_axi_mon_cpu_BASE_ADDR (0xE4034000)
#define SOC_CPU_ai_cpu_local_ctrl_BASE_ADDR (0xE4032000)
#define SOC_CPU_ts_cpu_local_ctrl_BASE_ADDR (0xE4031000)
#define SOC_CPU_sysctrl_npu_cpu_BASE_ADDR (0xE4030000)
#define SOC_CPU_fcm_local_ctrl_BASE_ADDR (0xE4022000)
#define SOC_CPU_ts_cpu_a55_ctrl_BASE_ADDR (0xE4021000)
#define SOC_CPU_ai_cpu_a55_ctrl_BASE_ADDR (0xE4020000)
#define SOC_CPU_ts_cpu_timer_BASE_ADDR (0xE4011000)
#define SOC_CPU_ai_cpu_timer_BASE_ADDR (0xE4010000)
#define SOC_CPU_ts_cpu_watchdog_BASE_ADDR (0xE4001000)
#define SOC_CPU_ai_cpu_watchdog_BASE_ADDR (0xE4000000)
#define SOC_CPU_DSP0_L2MEM_BASE_ADDR (0xE3EC0000)
#define SOC_CPU_DSP0_IMEM_BASE_ADDR (0xE3D00000)
#define SOC_CPU_DSP0_DMEM_BASE_ADDR (0xE3C00000)
#define SOC_CPU_DSP_L2C_BASE_ADDR (0xE3A02000)
#define SOC_CPU_GUTL_BBP_BASE_ADDR (0xE1000000)
#define SOC_CPU_CCPU_LOCAL_MEM_BASE_ADDR (0xE0800000)
#define SOC_CPU_CCPU_DTCM1_BASE_ADDR (0xE0760000)
#define SOC_CPU_CCPU_ITCM1_BASE_ADDR (0xE0740000)
#define SOC_CPU_CCPU_DTCM0_BASE_ADDR (0xE0720000)
#define SOC_CPU_AMON_MDM_BASE_ADDR (0xE0520000)
#define SOC_CPU_MDM_4G_BUS_SERVICE_TARGET_BASE_ADDR (0xE0500000)
#define SOC_CPU_MDM_HDLC_BASE_ADDR (0xE0454000)
#define SOC_CPU_UPACC_BASE_ADDR (0xE0453000)
#define SOC_CPU_MDM_CIPHER_BASE_ADDR (0xE0452000)
#define SOC_CPU_RSR_ACC_MDM_BASE_ADDR (0xE0443000)
#define SOC_CPU_IPCM_BASE_ADDR (0xE0441000)
#define SOC_CPU_CICOM0_BASE_ADDR (0xE0440000)
#define SOC_CPU_MDM_EICC_BASE_ADDR (0xE0400000)
#define SOC_CPU_DW_AXI_CCPU_BASE_ADDR (0xE0223000)
#define SOC_CPU_MDM_SYSCNT_BASE_ADDR (0xE0220000)
#define SOC_CPU_MDM_RTC_BASE_ADDR (0xE0217000)
#define SOC_CPU_MDM_BUS_FLUX_BASE_ADDR (0xE0215000)
#define SOC_CPU_MDM_LOAD_MON_BASE_ADDR (0xE0213000)
#define SOC_CPU_WDT_DSP0_BASE_ADDR (0xE0212000)
#define SOC_CPU_MDM_EDMA1_BASE_ADDR (0xE0210000)
#define SOC_CPU_MDM_TIMER9_BASE_ADDR (0xE020F000)
#define SOC_CPU_MDM_TIMER8_BASE_ADDR (0xE020E000)
#define SOC_CPU_MDM_TIMER7_BASE_ADDR (0xE020D000)
#define SOC_CPU_MDM_TIMER6_BASE_ADDR (0xE020C000)
#define SOC_CPU_MDM_TIMER5_BASE_ADDR (0xE020B000)
#define SOC_CPU_MDM_TIMER4_BASE_ADDR (0xE020A000)
#define SOC_CPU_MDM_TIMER3_BASE_ADDR (0xE0209000)
#define SOC_CPU_MDM_TIMER2_BASE_ADDR (0xE0208000)
#define SOC_CPU_MDM_TIMER1_BASE_ADDR (0xE0207000)
#define SOC_CPU_MDM_TIMER0_BASE_ADDR (0xE0206000)
#define SOC_CPU_MDM_UART1_BASE_ADDR (0xE0205000)
#define SOC_CPU_MDM_EDMA0_BASE_ADDR (0xE0204000)
#define SOC_CPU_MDM_UART0_BASE_ADDR (0xE0203000)
#define SOC_CPU_MDM_EDMA2_BASE_ADDR (0xE0202000)
#define SOC_CPU_WDT_CCPU0_BASE_ADDR (0xE0201000)
#define SOC_CPU_SYSCTRL_MDM_BASE_ADDR (0xE0200000)
#define SOC_CPU_CCPU_PRIVATE_BASE_ADDR (0xE0100000)
#define SOC_CPU_CCPU_L2C_BASE_ADDR (0xE0000000)
#define SOC_CPU_DRAM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
