Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: reg_v4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg_v4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg_v4"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : reg_v4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/msp72/Documents/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage4/RBankS1.vhd" in Library work.
Entity <reg_v4> compiled.
Entity <reg_v4> (Architecture <beh>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reg_v4> in library <work> (architecture <beh>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <reg_v4> in library <work> (Architecture <beh>).
WARNING:Xst:819 - "C:/Users/msp72/Documents/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage4/RBankS1.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SW>, <n_s>
Entity <reg_v4> analyzed. Unit <reg_v4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_v4>.
    Related source file is "C:/Users/msp72/Documents/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage4/RBankS1.vhd".
WARNING:Xst:647 - Input <SW<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <n_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | CK_div                    (rising_edge)        |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <temp1$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <temp0$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <temp3$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <temp2$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <sw_sel>.
    Found 4-bit register for signal <Disp_en>.
    Found 1-bit register for signal <CK_div>.
    Found 32-bit up counter for signal <count>.
    Found 5-bit register for signal <sw_sel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <reg_v4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 4
 4-bit latch                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <n_s/FSM> on signal <n_s[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0001
 s1    | 0010
 s2    | 0100
 s3    | 1000
-------------------
WARNING:Xst:2677 - Node <sw_sel_4> of sequential type is unconnected in block <reg_v4>.
WARNING:Xst:2677 - Node <sw_sel_4> of sequential type is unconnected in block <reg_v4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Latches                                              : 4
 4-bit latch                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg_v4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg_v4, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg_v4.ngr
Top Level Output File Name         : reg_v4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 176
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 4
#      LUT3                        : 5
#      LUT4                        : 55
#      MUXCY                       : 39
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 61
#      FD                          : 5
#      FDR                         : 39
#      FDRE                        : 1
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       56  out of    960     5%  
 Number of Slice Flip Flops:             61  out of   1920     3%  
 Number of 4 input LUTs:                 97  out of   1920     5%  
 Number of IOs:                          23
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck                                 | BUFGP                  | 33    |
CK_div                             | NONE(sw_sel_0)         | 12    |
sw_sel_1                           | NONE(temp2_mux0000_0)  | 4     |
sw_sel_0                           | NONE(temp3_mux0000_0)  | 4     |
sw_sel_3                           | NONE(temp0_mux0000_0)  | 4     |
sw_sel_2                           | NONE(temp1_mux0000_0)  | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.469ns (Maximum Frequency: 154.578MHz)
   Minimum input arrival time before clock: 4.717ns
   Maximum output required time after clock: 9.127ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck'
  Clock period: 6.469ns (frequency: 154.578MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               6.469ns (Levels of Logic = 10)
  Source:            count_8 (FF)
  Destination:       count_0 (FF)
  Source Clock:      ck rising
  Destination Clock: ck rising

  Data Path: count_8 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_8 (count_8)
     LUT4:I0->O            1   0.704   0.000  CK_div_cmp_eq0000_wg_lut<0> (CK_div_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  CK_div_cmp_eq0000_wg_cy<0> (CK_div_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<1> (CK_div_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<2> (CK_div_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<3> (CK_div_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<4> (CK_div_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<5> (CK_div_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  CK_div_cmp_eq0000_wg_cy<6> (CK_div_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.331   0.526  CK_div_cmp_eq0000_wg_cy<7> (CK_div_cmp_eq0000)
     LUT2:I1->O           32   0.704   1.262  count_or00001 (count_or0000)
     FDR:R                     0.911          count_0
    ----------------------------------------
    Total                      6.469ns (4.059ns logic, 2.410ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK_div'
  Clock period: 2.519ns (frequency: 396.983MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.519ns (Levels of Logic = 0)
  Source:            n_s_FSM_FFd1 (FF)
  Destination:       Disp_en_0 (FF)
  Source Clock:      CK_div rising
  Destination Clock: CK_div rising

  Data Path: n_s_FSM_FFd1 to Disp_en_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.591   1.017  n_s_FSM_FFd1 (n_s_FSM_FFd1)
     FDR:R                     0.911          Disp_en_0
    ----------------------------------------
    Total                      2.519ns (1.502ns logic, 1.017ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count_0 (FF)
  Destination Clock: ck rising

  Data Path: reset to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  reset_IBUF (reset_IBUF)
     LUT2:I0->O           32   0.704   1.262  count_or00001 (count_or0000)
     FDR:R                     0.911          count_0
    ----------------------------------------
    Total                      4.717ns (2.833ns logic, 1.884ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK_div'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              2.896ns (Levels of Logic = 2)
  Source:            b3 (PAD)
  Destination:       sw_sel_3 (FF)
  Destination Clock: CK_div rising

  Data Path: b3 to sw_sel_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  b3_IBUF (N01)
     LUT3:I1->O            1   0.704   0.000  sw_sel_mux0004<3>111 (sw_sel_mux0004<3>11)
     FDR:D                     0.308          sw_sel_3
    ----------------------------------------
    Total                      2.896ns (2.230ns logic, 0.666ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw_sel_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       temp2_mux0000_0 (LATCH)
  Destination Clock: sw_sel_1 falling

  Data Path: SW<0> to temp2_mux0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  SW_0_IBUF (SW_0_IBUF)
     LD:D                      0.308          temp2_mux0000_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw_sel_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       temp3_mux0000_0 (LATCH)
  Destination Clock: sw_sel_0 falling

  Data Path: SW<0> to temp3_mux0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  SW_0_IBUF (SW_0_IBUF)
     LD:D                      0.308          temp3_mux0000_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw_sel_3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       temp0_mux0000_0 (LATCH)
  Destination Clock: sw_sel_3 falling

  Data Path: SW<0> to temp0_mux0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  SW_0_IBUF (SW_0_IBUF)
     LD:D                      0.308          temp0_mux0000_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sw_sel_2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       temp1_mux0000_0 (LATCH)
  Destination Clock: sw_sel_2 falling

  Data Path: SW<0> to temp1_mux0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  SW_0_IBUF (SW_0_IBUF)
     LD:D                      0.308          temp1_mux0000_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK_div'
  Total number of paths / destination ports: 42 / 12
-------------------------------------------------------------------------
Offset:              8.958ns (Levels of Logic = 5)
  Source:            n_s_FSM_FFd1 (FF)
  Destination:       z<7> (PAD)
  Source Clock:      CK_div rising

  Data Path: n_s_FSM_FFd1 to z<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.591   1.052  n_s_FSM_FFd1 (n_s_FSM_FFd1)
     LUT4:I2->O            1   0.704   0.000  z<7>511 (z<7>511)
     MUXF5:I1->O           1   0.321   0.595  z<7>51_f5 (z<7>51)
     LUT4:I0->O            1   0.704   0.595  z<7>54 (z<7>54)
     LUT4:I0->O            1   0.704   0.420  z<7>345 (z_7_OBUF)
     OBUF:I->O                 3.272          z_7_OBUF (z<7>)
    ----------------------------------------
    Total                      8.958ns (6.296ns logic, 2.662ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw_sel_3'
  Total number of paths / destination ports: 44 / 7
-------------------------------------------------------------------------
Offset:              9.127ns (Levels of Logic = 5)
  Source:            temp0_mux0000_2 (LATCH)
  Destination:       z<7> (PAD)
  Source Clock:      sw_sel_3 falling

  Data Path: temp0_mux0000_2 to z<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.676   1.136  temp0_mux0000_2 (temp0_mux0000_2)
     LUT4:I0->O            1   0.704   0.000  z<7>511 (z<7>511)
     MUXF5:I1->O           1   0.321   0.595  z<7>51_f5 (z<7>51)
     LUT4:I0->O            1   0.704   0.595  z<7>54 (z<7>54)
     LUT4:I0->O            1   0.704   0.420  z<7>345 (z_7_OBUF)
     OBUF:I->O                 3.272          z_7_OBUF (z<7>)
    ----------------------------------------
    Total                      9.127ns (6.381ns logic, 2.746ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw_sel_1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.457ns (Levels of Logic = 4)
  Source:            temp2_mux0000_0 (LATCH)
  Destination:       z<6> (PAD)
  Source Clock:      sw_sel_1 falling

  Data Path: temp2_mux0000_0 to z<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.676   0.883  temp2_mux0000_0 (temp2_mux0000_0)
     LUT4:I0->O            1   0.704   0.499  z<6>154 (z<6>154)
     LUT4:I1->O            1   0.704   0.595  z<6>228 (z<6>228)
     LUT4:I0->O            1   0.704   0.420  z<6>240 (z_6_OBUF)
     OBUF:I->O                 3.272          z_6_OBUF (z<6>)
    ----------------------------------------
    Total                      8.457ns (6.060ns logic, 2.397ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw_sel_2'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.553ns (Levels of Logic = 4)
  Source:            temp1_mux0000_2 (LATCH)
  Destination:       z<5> (PAD)
  Source Clock:      sw_sel_2 falling

  Data Path: temp1_mux0000_2 to z<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.676   0.883  temp1_mux0000_2 (temp1_mux0000_2)
     LUT4:I0->O            1   0.704   0.595  z<5>29 (z<5>29)
     LUT4:I0->O            1   0.704   0.595  z<5>57 (z<5>57)
     LUT3:I0->O            1   0.704   0.420  z<5>190 (z_5_OBUF)
     OBUF:I->O                 3.272          z_5_OBUF (z<5>)
    ----------------------------------------
    Total                      8.553ns (6.060ns logic, 2.493ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sw_sel_0'
  Total number of paths / destination ports: 31 / 7
-------------------------------------------------------------------------
Offset:              8.431ns (Levels of Logic = 4)
  Source:            temp3_mux0000_1 (LATCH)
  Destination:       z<3> (PAD)
  Source Clock:      sw_sel_0 falling

  Data Path: temp3_mux0000_1 to z<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.676   0.932  temp3_mux0000_1 (temp3_mux0000_1)
     LUT4:I0->O            1   0.704   0.424  z<3>74 (z<3>74)
     LUT4:I3->O            1   0.704   0.595  z<3>88 (z<3>88)
     LUT2:I0->O            1   0.704   0.420  z<3>202 (z_3_OBUF)
     OBUF:I->O                 3.272          z_3_OBUF (z<3>)
    ----------------------------------------
    Total                      8.431ns (6.060ns logic, 2.371ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.80 secs
 
--> 

Total memory usage is 263036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

