[{"commit":{"message":"Rename poly1305-specific functions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"82e51f8878175bf3352f15ed25795fbf618b3242"},{"commit":{"message":"Add final conditional reduce"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"053b7c079f688f6aa8733d84b5509efaa6b31ee2"},{"commit":{"message":"Move reduce block to standalone function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1510e8475a9440ce295df95294e45a690f6661fa"},{"commit":{"message":"Add different registers assert"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"94c3f4527f87548e5598add70abe9625fdd23f8a"},{"commit":{"message":"Remove unnecessary registers recycling"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"19015e872a23efc691094ece3d56ef044f4bcf83"},{"commit":{"message":"Move wide_madd and wide_mul to macroAssembler_riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a3a6b7e6c023a461a85e9c0c489181a26d826f27"},{"commit":{"message":"Add mapping between passed-in args and arg regs"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f80e7d996a7013a61ca590a25f710bb0a8611303"},{"commit":{"message":"Specify java method being intrinsified"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"61959572317f4e99fc940a458f50c32aa2abb8fe"},{"commit":{"message":"Use full set of t-regs instead of s-regs"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"86aa37fac857074d00670bb0d734787ed01f2bb9"},{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3ffe9c6a4e57a8234c7f64b6a5adb5607aeeb8d0"},{"commit":{"message":"Renamed tmp1\/tmp22 -> t1\/t2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"72a4d1d4c929c075695035c4e7c29b4dd7ec3bd0"},{"commit":{"message":"Dispose of tmp3"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d2e8a96b6e0100cf602128be1a23d785ada06ff6"},{"commit":{"message":"Fix registers allocation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"2b536c524a92d3155c35dd5c9d9779f702e5ca89"},{"commit":{"message":"Replace addi with mv where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"4ca03907c1569c40645f7274951acd0126b02268"},{"commit":{"message":"Replace cadc with cad where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9d2e555dd99349217767c5bcf8da70d712d4d813"},{"commit":{"message":"Replace 3 with bits2 where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c1d7d1ce00ed0e7738f0cae48c040e3d95b42e39"},{"commit":{"message":"Replace adc with add"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a758f0147c3bd2a2804d54ce2bea157c149aa29a"},{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6b0d710b32e959a3bb401850b2acbd3f22e57f9e"},{"commit":{"message":"Split wide_* functions on different lines"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d316a64f2c8009cb89223d6f67c96bc2b68432fb"},{"commit":{"message":"Explicitly specify argument registers"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"26e5d1f8ad526b51aae5857b81308771ad465770"},{"commit":{"message":"Specify tmp registers as parameters for pack_26"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"eb07647bde2e7e16bec3b58ba6a5f84856e986e5"},{"commit":{"message":"Replace addw with add"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"80323262882ae6c8dd53ee1295d8ab54d6ba5548"},{"commit":{"message":"Replace andi instruction with slli\/srli sequence"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cf0a0a602ea051547823a08d63d801d678a76ab3"},{"commit":{"message":"Move srli instruction to if-else block"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"71ed89016e4150b29e25e32a6931a7febf2a4e18"},{"commit":{"message":"Replace 3 with bits2 in andi instruction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cbf4d32a484be11fbe9954b3bafcf546201085cf"},{"commit":{"message":"Add enter\/leave sequence"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3ac4b474a179999a595c31dddc5b26d63517f1ad"},{"commit":{"message":"Replace slli\/add sequence with shadd instruction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"99a4b098fc05f91e44c8b34c37d9690e5e623244"},{"commit":{"message":"8316592: RISC-V: implement poly1305 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"359f1265b2b0f2cd2beb356e9954bb57e12e6d34"}]