{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639174994082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639174994082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 17:23:13 2021 " "Processing started: Fri Dec 10 17:23:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639174994082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639174994082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639174994082 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL_PIXEL_CLK.qip " "Tcl Script File PLL_PIXEL_CLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip " "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1639174994222 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1639174994222 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639174994372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top.v 3 3 " "Found 3 design units, including 3 entities, in source file pong_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Found entity 1: DE0_VGA" {  } { { "./DE0_VGA.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/DE0_VGA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pong_top " "Found entity 2: Pong_top" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""} { "Info" "ISGN_ENTITY_NAME" "3 make_box " "Found entity 3: make_box" {  } { { "Pong_top.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Pong_top.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction move_ball.v(11) " "Verilog HDL syntax error at move_ball.v(11) near text \")\";  expecting a direction" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "move_ball.v(25) " "Verilog HDL information at move_ball.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "move_ball move_ball.v(1) " "Ignored design unit \"move_ball\" at move_ball.v(1) due to previous errors" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench move_ball.v(95) " "Ignored design unit \"testbench\" at move_ball.v(95) due to previous errors" {  } { { "move_ball.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/move_ball.v" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ball.v 0 0 " "Found 0 design units, including 0 entities, in source file move_ball.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_input.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle_input " "Found entity 1: Paddle_input" {  } { { "Paddle_input.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/Paddle_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_clock.v(6) " "Verilog HDL information at new_clock.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "new_clock.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/new_clock.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file new_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_clock " "Found entity 1: new_clock" {  } { { "new_clock.v" "" { Text "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/new_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639174994421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/output_files/Pong_top.map.smsg " "Generated suppressed messages file C:/Users/carte/OneDrive/Documents/ECE275/Pong_275/Pong/output_files/Pong_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639174994451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639174994551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 10 17:23:14 2021 " "Processing ended: Fri Dec 10 17:23:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639174994551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639174994551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639174994551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639174994551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639174995149 ""}
