# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do compile_and_launch.tcl
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "compile_and_launch.tcl" 
# Start time: 14:27:13 on Jan 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.all_digital_modulator(behavioral)
# Loading unisim.vcomponents
# Loading work.pll_clock(behavioral)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibufg(ibufg_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.pll_adv(pll_adv_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clock_generator_1(xilinx)
# Loading ieee.std_logic_signed(body)
# Loading unisim.pll_base(pll_base_v)
# Loading xilinxcorelib.bip_utils_pkg_v2_0(body)
# Loading xilinxcorelib.bip_usecase_utils_pkg_v2_0(body)
# Loading xilinxcorelib.xcc_utils_v2_0(body)
# Loading xilinxcorelib.pkg_dds_compiler_v4_0(body)
# Loading xilinxcorelib.dds_compiler_v4_0_sim_comps
# Loading xilinxcorelib.xbip_pipe_v2_0_xst_comp
# Loading work.dds(dds_a)
# Loading xilinxcorelib.dds_compiler_v4_0(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0_comp
# Loading xilinxcorelib.xbip_pipe_v2_0_xst(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0(behavioral)
# Loading xilinxcorelib.dds_compiler_v4_0_eff(synth)
# Loading xilinxcorelib.bip_dsp48_multadd_pkg_v2_0(body)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0_comp
# Loading xilinxcorelib.mult_gen_v11_0_xst_comp
# Loading xilinxcorelib.dds_compiler_v4_0_multadd_wrapper(synth)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0(behavioral)
# Loading xilinxcorelib.bip_bram18k_pkg_v2_1(body)
# Loading xilinxcorelib.xbip_bram18k_v2_1_xst_comp
# Loading xilinxcorelib.bip_bram18k_v2_1_sim_pkg
# Loading xilinxcorelib.dds_compiler_v4_0_eff_lut(rtl)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_pkg(body)
# Loading xilinxcorelib.ul_utils(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_comps
# Loading work.channel_filter(channel_filter_a)
# Loading xilinxcorelib.fir_compiler_v5_0(behavioral)
# Loading xilinxcorelib.fir_compiler_v5_0_mac_fir(behavioral)
# Loading work.halfband_1_61_44(halfband_1_61_44_a)
# Loading work.halfband_2_122_88(halfband_2_122_88_a)
# Loading work.halfband_3_245_76(halfband_3_245_76_a)
# Loading work.halfband_4_491_52(rtl)
# ** Warning: Design size of 74334 statements or 117 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U4/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U5/U0/DOUT_Q_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DATA_VALID, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DATA_VALID.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q(33 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q(33 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_1, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_1.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_2.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_3, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_3.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_4, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_4.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_5, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_5.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_6, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_6.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_7, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_7.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_8, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_8.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_9, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_9.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_10, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_10.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_11, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_11.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_12, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_12.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_13, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_13.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_14, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_14.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_15, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_15.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_I_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_I_16.
# ** Warning: (vsim-8684) No drivers exist on out port /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/g_mac/mac/DOUT_Q_16, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U6/U0/DOUT_Q_16.
# Loading C:/Program Files/MATLAB/R2017b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: o_cotte  Hostname: DESKTOP-Q6T3J6I  ProcessID: 12052
# 
#           Attempting to use alternate WLF file "./wlftvnizwm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvnizwm
# 
# done
# Simulation halt requested by foreign interface.
quit
# End time: 15:01:35 on Jan 09,2018, Elapsed time: 0:34:22
# Errors: 0, Warnings: 207
