<p>Listing out some interesting test cases to make sure we hit with cover points:</p><p>CCP</p><ul><li><span>make sure we are checking control and data at all interfaces, including CCP RAM interface.</span></li></ul><p style="margin-left: 0.375in;">If CCP writes data to the wrong place in internal tag/data RAM, will we know? CONC-4280</p><ul><li><span>AXI weird wrap. For (read,write CV=0, write CV=1, dtwmergemrd), (no ccp, ccp miss, ccp hit, scratchpad), (1,2 beats) (all possible starting address in cacheline) = 4*4*2*4 = 128 cases</span></li></ul><p style="margin-left: 0.375in;">CONC4343, 4511, 4345, 4368</p><p> </p><p>Responses</p><ul><li><span>DTWMergeMrd with RL=10, tb check proper response time</span></li></ul><p style="margin-left: 0.375in;">(no ccp/ccp miss allocate/ccp miss no allocate/ ccp hit/ scratchpad)</p><ul><li><span>cacheops (9)</span></li></ul><p style="margin-left: 0.375in;">check proper response time (no ccp/ccp miss/ccp hit/scratchpad/miss but outstanding writes in WTT)</p><p style="margin-left: 0.375in;">For cmds, check check if ready to issue response but STR buffer is full CONC4531</p><p> </p><p>Cross mix</p><ul><li><span>mix scratchpad write with regular cache write. when scratch_op_valid asserts, then make scratch_op_ready asserts 0-4 cycles later. Have a write to regular cache -2,-1,0,1,2 cycles after scratch_op_ready. 25 cases. CONC-4614</span></li><li><span>read/write/cacheop crossed with eviction of same address. Let eviction happen 1 or 2 cycles before read/write/cacheop. Especially case of eviction held up by WTT full.</span></li></ul>