<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picorv32.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\advspi.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\ahb_bus.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_dtcm.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_itcm.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_bus.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_brancher.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbgpio.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbi2c.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbspi.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbuart.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\simpleuart.v<br>
C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\dm.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct  2 20:57:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.574s, Peak memory usage = 70.531MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 70.531MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.226s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.288s, Peak memory usage = 70.531MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 70.531MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.388s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.145s, Peak memory usage = 70.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 15s, Elapsed time = 0h 0m 15s, Peak memory usage = 92.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.28s, Peak memory usage = 92.348MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.316s, Peak memory usage = 106.914MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 106.914MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3101</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1644</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>174</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>442</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>632</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4547</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>261</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1637</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2649</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>562</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>562</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5122(4560 LUT, 562 ALU) / 20736</td>
<td>25%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3101 / 16173</td>
<td>20%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3101 / 16173</td>
<td>20%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.000(MHz)</td>
<td>47.344(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.000(MHz)</td>
<td>89.702(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>itcm_valid_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>8.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>8.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>9.924</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>10.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>11.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>11.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s2/I2</td>
</tr>
<tr>
<td>12.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s2/F</td>
</tr>
<tr>
<td>12.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s1/I0</td>
</tr>
<tr>
<td>13.242</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>core/n5753_s1/F</td>
</tr>
<tr>
<td>13.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s12/I0</td>
</tr>
<tr>
<td>14.233</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>core/n2208_s12/F</td>
</tr>
<tr>
<td>14.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2203_s5/I1</td>
</tr>
<tr>
<td>15.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/n2203_s5/F</td>
</tr>
<tr>
<td>15.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s5/I3</td>
</tr>
<tr>
<td>16.107</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s5/F</td>
</tr>
<tr>
<td>16.581</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s2/I2</td>
</tr>
<tr>
<td>17.034</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s2/F</td>
</tr>
<tr>
<td>17.508</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s0/I1</td>
</tr>
<tr>
<td>18.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2209_s0/F</td>
</tr>
<tr>
<td>18.537</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_25_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_25_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_25_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.465, 46.570%; route: 9.480, 52.154%; tC2Q: 0.232, 1.276%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>itcm_valid_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>8.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>8.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>9.924</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>10.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>11.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>11.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s2/I2</td>
</tr>
<tr>
<td>12.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s2/F</td>
</tr>
<tr>
<td>12.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5753_s1/I0</td>
</tr>
<tr>
<td>13.242</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>core/n5753_s1/F</td>
</tr>
<tr>
<td>13.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s13/I0</td>
</tr>
<tr>
<td>14.233</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>core/n2210_s13/F</td>
</tr>
<tr>
<td>14.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5707_s5/I3</td>
</tr>
<tr>
<td>15.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5707_s5/F</td>
</tr>
<tr>
<td>15.552</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s8/I3</td>
</tr>
<tr>
<td>15.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s8/F</td>
</tr>
<tr>
<td>16.397</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s2/I0</td>
</tr>
<tr>
<td>16.914</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s2/F</td>
</tr>
<tr>
<td>17.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s0/I1</td>
</tr>
<tr>
<td>17.943</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2208_s0/F</td>
</tr>
<tr>
<td>18.417</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_26_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_26_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_26_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.345, 46.215%; route: 9.480, 52.500%; tC2Q: 0.232, 1.285%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/decoded_rs1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>itcm_valid_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>8.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>8.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>9.924</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>10.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>11.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>11.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s0/I2</td>
</tr>
<tr>
<td>12.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>mem_rdata_29_s0/F</td>
</tr>
<tr>
<td>12.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_29_s3/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_29_s3/F</td>
</tr>
<tr>
<td>13.652</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_29_s0/I3</td>
</tr>
<tr>
<td>14.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_29_s0/F</td>
</tr>
<tr>
<td>14.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5407_s2/I0</td>
</tr>
<tr>
<td>15.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5407_s2/F</td>
</tr>
<tr>
<td>15.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s3/I2</td>
</tr>
<tr>
<td>15.941</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s3/F</td>
</tr>
<tr>
<td>16.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s1/I2</td>
</tr>
<tr>
<td>16.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5346_s1/F</td>
</tr>
<tr>
<td>17.342</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5408_s1/I1</td>
</tr>
<tr>
<td>17.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5408_s1/F</td>
</tr>
<tr>
<td>18.371</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/decoded_rs1_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/decoded_rs1_5_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/decoded_rs1_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.299, 46.077%; route: 9.480, 52.635%; tC2Q: 0.232, 1.288%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>itcm_valid_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>8.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>8.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>9.924</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>10.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>11.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>11.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s0/I2</td>
</tr>
<tr>
<td>12.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>mem_rdata_29_s0/F</td>
</tr>
<tr>
<td>12.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_29_s3/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_29_s3/F</td>
</tr>
<tr>
<td>13.652</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s1/I1</td>
</tr>
<tr>
<td>14.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n2205_s1/F</td>
</tr>
<tr>
<td>14.681</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s8/I3</td>
</tr>
<tr>
<td>15.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s8/F</td>
</tr>
<tr>
<td>15.526</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s6/I2</td>
</tr>
<tr>
<td>15.979</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s6/F</td>
</tr>
<tr>
<td>16.453</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s3/I0</td>
</tr>
<tr>
<td>16.970</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s3/F</td>
</tr>
<tr>
<td>17.444</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s0/I2</td>
</tr>
<tr>
<td>17.897</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s0/F</td>
</tr>
<tr>
<td>18.371</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.299, 46.077%; route: 9.480, 52.635%; tC2Q: 0.232, 1.288%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/instr_waitirq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s2/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>itcm_valid_s2/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>5.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s2/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I0</td>
</tr>
<tr>
<td>6.955</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>8.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>8.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>9.924</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>10.295</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>11.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>11.798</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_29_s0/I2</td>
</tr>
<tr>
<td>12.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>mem_rdata_29_s0/F</td>
</tr>
<tr>
<td>12.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_29_s3/I2</td>
</tr>
<tr>
<td>13.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_29_s3/F</td>
</tr>
<tr>
<td>13.652</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_29_s0/I3</td>
</tr>
<tr>
<td>14.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_29_s0/F</td>
</tr>
<tr>
<td>14.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5407_s2/I0</td>
</tr>
<tr>
<td>15.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5407_s2/F</td>
</tr>
<tr>
<td>15.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s3/I2</td>
</tr>
<tr>
<td>15.941</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s3/F</td>
</tr>
<tr>
<td>16.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s1/I2</td>
</tr>
<tr>
<td>16.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n5346_s1/F</td>
</tr>
<tr>
<td>17.342</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s5/I0</td>
</tr>
<tr>
<td>17.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5346_s5/F</td>
</tr>
<tr>
<td>18.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/instr_waitirq_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2982</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/instr_waitirq_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/instr_waitirq_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.261, 45.963%; route: 9.480, 52.746%; tC2Q: 0.232, 1.291%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
