
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011974                       # Number of seconds simulated
sim_ticks                                 11974047414                       # Number of ticks simulated
final_tick                               577272479241                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203734                       # Simulator instruction rate (inst/s)
host_op_rate                                   256647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280479                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344448                       # Number of bytes of host memory used
host_seconds                                 42691.41                       # Real time elapsed on the host
sim_insts                                  8697676442                       # Number of instructions simulated
sim_ops                                   10956638258                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       204672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       323328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       125824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       127232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       379136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       324736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       323456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       377344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2222464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       532480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            532480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1599                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2526                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          983                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          994                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2527                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2948                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17363                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4160                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4160                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       352763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17092967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       384832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27002399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       406212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10508059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       374142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10625647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       384832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31663145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       384832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27119986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       374142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27013088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       406212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31513488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               185606748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       352763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       384832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       406212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       374142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       384832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       384832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       374142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       406212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3067968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44469508                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44469508                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44469508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       352763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17092967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       384832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27002399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       406212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10508059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       374142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10625647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       384832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31663145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       384832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27119986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       374142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27013088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       406212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31513488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              230076256                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182123                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952158                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175100                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1458410                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1433737                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128221                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5186                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12403829                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182123                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1561958                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575628                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        320279                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399628                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26608033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.762002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23841454     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425618      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210893      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420241      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131107      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          390011      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60322      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96223      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032164      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26608033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075993                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.431967                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22841438                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       606104                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2760943                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2197                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397347                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202916                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2212                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13850376                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5123                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397347                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22873394                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         356416                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       154958                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2732267                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        93647                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13830518                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10340                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        75141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18102154                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62641698                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62641698                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3455698                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           203128                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2516426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3438                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90947                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13758451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8451                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2505373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5151687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26608033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483700                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094669                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20961827     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1764274      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904607      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105572      4.16%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560425      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139980      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164215      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3842      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3291      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26608033                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21268     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8531     23.07%     80.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7175     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10079933     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99321      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295043     17.83%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395118      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448213                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36974                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52394088                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16265703                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907290                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10030                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       513467                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10324                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397347                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         232732                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11694                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760300                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1768                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2516426                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398632                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185465                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12707517                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2262895                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2657977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933398                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395082                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442543                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544611                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541799                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7597088                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16451022                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436772                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461800                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524342                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173824                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26210686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299913                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22036337     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1632571      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056648      4.03%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330966      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555889      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105240      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67588      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61180      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364267      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26210686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364267                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39607167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27919264                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2106710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.871474                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.871474                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348253                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348253                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59100082                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16320492                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14743530                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2333800                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1908570                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       230827                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       986615                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          921118                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          239833                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10310                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22688263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13238060                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2333800                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1160951                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2774649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         667369                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        391697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396626                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       232407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26286141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23511492     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          150024      0.57%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238048      0.91%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          376990      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156925      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176865      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          185936      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          123007      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1366854      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26286141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081275                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461020                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22485826                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       596154                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2765797                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7130                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        431232                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       382472                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16168339                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        431232                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22518653                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193992                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       307160                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2740526                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        94576                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16157891                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2324                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3092                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     22430029                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75163554                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75163554                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19146268                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3283751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4117                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2265                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           290931                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1543928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       828486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        24666                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188429                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16135036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15272557                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19313                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2046575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4554516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26286141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581012                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272786                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19845689     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2585391      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1413404      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       963781      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       900294      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       260546      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       201313      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68553      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        47170      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26286141                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3587     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11089     38.86%     51.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13863     48.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12793209     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       240911      1.58%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1850      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1413330      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       823257      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15272557                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531872                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28539                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001869                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     56879107                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18185941                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15024499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15301096                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45812                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       280302                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        25351                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          987                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        431232                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         133291                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13481                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16139193                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1543928                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       828486                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2266                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       131261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       266258                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15053650                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1328812                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218907                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2151639                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2117930                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            822827                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524248                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15024768                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15024499                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8784400                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22949875                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523233                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382765                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11246089                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13784886                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2354369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       235440                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     25854909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386294                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20255584     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2713192     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1056665      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       566800      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426344      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       237890      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       146640      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       131054      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       320740      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     25854909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11246089                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13784886                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2066761                       # Number of memory references committed
system.switch_cpus1.commit.loads              1263626                       # Number of loads committed
system.switch_cpus1.commit.membars               1862                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1978716                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12421254                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       280032                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       320740                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            41673346                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32709781                       # The number of ROB writes
system.switch_cpus1.timesIdled                 367398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2428602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11246089                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13784886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11246089                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.553309                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.553309                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391649                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391649                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67885942                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20828983                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15077949                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2607375                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2170770                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       238854                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       996521                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          952026                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          279744                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11126                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22676367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14302254                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2607375                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1231770                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2980051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         665024                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        732388                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1409737                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       228309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26812811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23832760     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          182867      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          231116      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          366924      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          152190      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          196901      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          230068      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          105440      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1514545      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26812811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090803                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498081                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22543031                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       878794                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2965783                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1449                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        423749                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       396837                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17477604                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1454                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        423749                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22566552                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          72510                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       742138                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2943747                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        64105                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17369193                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9125                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        44578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24262990                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     80765704                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     80765704                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20278376                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3984593                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4214                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2202                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           228628                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1625422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       849871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9736                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       190227                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16957296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16260625                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16925                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2070769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4223552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26812811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606450                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19924695     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3141085     11.71%     86.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1283795      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       720142      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       975920      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       299520      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       295974      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       159040      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12640      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26812811                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         112757     79.26%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14953     10.51%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14550     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13699602     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       222015      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2011      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1490140      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       846857      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16260625                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566281                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142260                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     59493245                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19032395                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15836476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16402885                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11925                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       307362                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12283                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        423749                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          55395                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7075                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16961528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1625422                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       849871                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2203                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       140401                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       275021                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15977112                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1465967                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283512                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2312717                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2259184                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            846750                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556408                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15836579                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15836476                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9487229                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25482639                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551510                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372302                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11797173                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14537062                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2424543                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       240696                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26389062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.550875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371326                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20237150     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3117689     11.81%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1130957      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       564528      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       515856      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       217229      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       214481      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101956      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       289216      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26389062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11797173                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14537062                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2155648                       # Number of memory references committed
system.switch_cpus2.commit.loads              1318060                       # Number of loads committed
system.switch_cpus2.commit.membars               2022                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2107147                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13088070                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       300180                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       289216                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            43061373                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           34346981                       # The number of ROB writes
system.switch_cpus2.timesIdled                 345722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1901932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11797173                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14537062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11797173                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.434036                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.434036                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.410840                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.410840                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71889085                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22131371                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16166173                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4048                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2607587                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2171145                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       238537                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       997491                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          952322                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          279783                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        11127                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22671051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14300930                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2607587                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1232105                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2980275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         663730                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        742013                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1409057                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       227947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26816357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.030951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23836082     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          182942      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231809      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          367136      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          152249      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          196756      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          229706      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          104874      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1514803      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26816357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090810                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498034                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22537275                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       888841                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2965976                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1500                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        422760                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       396647                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      17475037                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1466                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        422760                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22560727                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          73823                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       750571                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2944041                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        64425                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      17367176                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9289                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        44673                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     24263575                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     80755883                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     80755883                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     20287000                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3976564                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4215                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2202                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           229027                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1624888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       849565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9952                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       191517                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16954807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16260787                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16526                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2064024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4208509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26816357                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606376                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327306                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19926376     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3142510     11.72%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1284485      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       720735      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       975764      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       299392      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       295267      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       159140      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12688      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26816357                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         112585     79.28%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14888     10.48%     89.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14540     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13699804     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       222126      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         2012      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1490209      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       846636      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16260787                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566287                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             142013                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59496470                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     19023162                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15837244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16402800                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        12211                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       306283                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        422760                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56392                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7137                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16959038                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        12704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1624888                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       849565                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2203                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          105                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       140207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       134286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       274493                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15977544                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1466100                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283243                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2312643                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2259697                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            846543                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556423                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15837346                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15837244                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9489217                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25482713                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.551537                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372379                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11802174                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14543158                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2415969                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       240384                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26393597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551011                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.371452                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20238770     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      3119485     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1131262      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       564905      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       516132      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       217103      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       214528      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102073      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       289339      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26393597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11802174                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14543158                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2156540                       # Number of memory references committed
system.switch_cpus3.commit.loads              1318601                       # Number of loads committed
system.switch_cpus3.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2108016                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13093566                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       300302                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       289339                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43063307                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34341040                       # The number of ROB writes
system.switch_cpus3.timesIdled                 345514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1898386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11802174                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14543158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11802174                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.433005                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.433005                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411014                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411014                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        71892666                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       22135038                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16165019                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2241209                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2021683                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       119524                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       847482                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          799053                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          123665                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5316                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23732415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              14097229                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2241209                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       922718                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2786107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         374861                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        543688                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1364183                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       119991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27314580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.934233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24528473     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           98388      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          203920      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           84595      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          462736      1.69%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          411851      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79656      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          167587      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1277374      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27314580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078051                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490940                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23602676                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       675133                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2775739                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8905                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        252122                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       197166                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16530248                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1500                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        252122                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23627554                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         476908                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       121633                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2761020                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        75338                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16520283                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         31291                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        27742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          374                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19405202                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     77806018                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     77806018                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17186322                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2218872                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1928                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          980                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193193                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3896273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1969616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17942                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        96262                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16485760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15846973                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8401                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1281613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3071345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27314580                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580165                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377717                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21687824     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1679856      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1386299      5.08%     90.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       598013      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       757624      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       733942      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       417604      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32694      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20724      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27314580                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39962     11.05%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        312586     86.44%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         9068      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9943924     62.75%     62.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       138482      0.87%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3798559     23.97%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1965060     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15846973                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551876                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             361616                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022819                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59378543                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17769723                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15710338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      16208589                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28401                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       152847                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12472                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1402                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        252122                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         435457                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        20370                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16487717                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3896273                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1969616                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          980                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         13902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        68496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        71074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       139570                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15735029                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3785311                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       111944                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5750162                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2062173                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1964851                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547977                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15710971                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15710338                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8484816                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16714586                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547117                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507629                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12756551                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14990734                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1498652                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       121939                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27062458                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.553931                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377692                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     21628550     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1981326      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       930384      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       919995      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       249797      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1070424      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        79985      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        58539      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       143458      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27062458                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12756551                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14990734                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5700567                       # Number of memory references committed
system.switch_cpus4.commit.loads              3743423                       # Number of loads committed
system.switch_cpus4.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1979990                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13329959                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       145185                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       143458                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43408347                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33230947                       # The number of ROB writes
system.switch_cpus4.timesIdled                 522072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1400163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12756551                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14990734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12756551                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.250980                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.250980                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444251                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444251                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        77782400                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18251368                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19678446                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2336128                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1910218                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       229783                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       986379                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          922452                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          240095                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10235                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22679800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13246284                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2336128                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1162547                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2776699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         663809                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        397894                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1395689                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       231507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26283394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23506695     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          149984      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          238414      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          377273      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          157638      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          177195      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          186089      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          122822      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1367284      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26283394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081356                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461306                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22478697                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       601053                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2767800                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7143                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        428699                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       383062                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16177182                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        428699                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22511127                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         192019                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       313827                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2742930                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        94790                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16167112                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2909                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         27588                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3974                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22440942                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     75202308                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     75202308                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     19174439                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3266495                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4081                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2227                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           288697                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1544087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       829466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24856                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       188723                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16144342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15287925                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19428                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2036793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4518743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26283394                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581657                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273217                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19836702     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2586360      9.84%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1416261      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       964716      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       901532      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       260912      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       201317      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        68447      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        47147      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26283394                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3615     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         11204     38.98%     51.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13924     48.44%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12806094     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       241167      1.58%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1853      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1414334      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       824477      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15287925                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532407                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28743                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56907415                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18185427                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15041175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15316668                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        46551                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       278614                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        25158                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          991                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        428699                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         132586                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13346                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16148457                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1544087                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       829466                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2225                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          204                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       134196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       130920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       265116                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15070755                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1331163                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       217170                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2155214                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2120903                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            824051                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.524844                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15041437                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15041175                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8795341                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22974809                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.523814                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382825                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11262726                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13805127                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2343373                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       234408                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25854695                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533950                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387242                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20247885     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2715935     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1058116      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       568947      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       426597      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       237880      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       146680      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       130989      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321666      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25854695                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11262726                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13805127                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2069781                       # Number of memory references committed
system.switch_cpus5.commit.loads              1265473                       # Number of loads committed
system.switch_cpus5.commit.membars               1866                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1981596                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12439484                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       280422                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321666                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41681451                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32725749                       # The number of ROB writes
system.switch_cpus5.timesIdled                 366707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2431349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11262726                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13805127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11262726                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549538                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549538                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392228                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392228                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        67963497                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20851498                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15088898                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3734                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2334011                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1908841                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       230505                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       985884                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          921167                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239715                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10229                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22694354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13238574                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2334011                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1160882                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2773835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         666807                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        386060                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1396776                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       232323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26285552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23511717     89.45%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          149637      0.57%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          237517      0.90%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          377890      1.44%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          156269      0.59%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          175727      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          186460      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          123819      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1366516      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26285552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081283                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461038                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22491976                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       590418                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2765001                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7150                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        431005                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       382502                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16167453                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        431005                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22525101                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         192685                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       301628                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2739366                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        95765                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16158010                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2305                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27635                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        36343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3143                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22432679                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75158256                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75158256                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19152158                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3280509                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3995                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2141                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           293640                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1542400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       828241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24709                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       188912                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16135314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15276726                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19133                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2042852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4532192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26285552                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581183                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272845                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19842243     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2587000      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1414146      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       965068      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       899777      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       259697      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       201927      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        68477      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        47217      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26285552                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3556     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         11096     38.93%     51.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13852     48.60%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12797542     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       240855      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1851      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1413101      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       823377      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15276726                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532017                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28504                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56886641                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18182372                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15028375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15305230                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45018                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       278380                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        24851                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          978                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        431005                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         131809                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13391                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16139345                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          265                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1542400                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       828241                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2142                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       135101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       131016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       266117                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15057474                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1328930                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       219252                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2151912                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2118562                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            822982                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524381                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15028636                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15028375                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8786805                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22953407                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523368                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382810                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11249627                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13789096                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2350269                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3734                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       235108                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25854547                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533333                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386321                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20252881     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2714331     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1056956      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       567687      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       426175      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       238247      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       146326      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       131651      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       320293      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25854547                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11249627                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13789096                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2067407                       # Number of memory references committed
system.switch_cpus6.commit.loads              1264017                       # Number of loads committed
system.switch_cpus6.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1979271                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12425072                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       280103                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       320293                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41673541                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32709782                       # The number of ROB writes
system.switch_cpus6.timesIdled                 367280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2429191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11249627                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13789096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11249627                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.552506                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.552506                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.391772                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.391772                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67902126                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20834655                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15078689                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3728                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                28714743                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2242665                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2023075                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       119536                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       862071                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          799428                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          123893                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5319                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23732288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              14102555                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2242665                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       923321                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2787666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         375633                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        538421                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1364244                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       119929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27311523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.934638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24523857     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           98851      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203219      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           85024      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          464136      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          411555      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           79460      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          167444      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1277977      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27311523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078102                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491126                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23603160                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       669309                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2777307                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8844                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        252898                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       197221                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16537040                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        252898                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23627835                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         471520                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       122204                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2762784                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74277                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16526918                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         31038                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        27331                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          223                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19411916                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     77835230                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     77835230                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17186030                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2225886                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1927                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          979                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           190908                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3897102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1969768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18078                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        95305                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16491578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15849697                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         8528                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1287438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3086926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27311523                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580330                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378030                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     21684915     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1679583      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1385862      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       597591      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       757792      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       734490      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       417873      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32575      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20842      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27311523                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40107     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        312603     86.40%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         9088      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9946517     62.76%     62.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       138350      0.87%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3798778     23.97%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1965104     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15849697                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.551971                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             361798                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022827                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59381243                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17781360                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15712421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      16211495                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28273                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       153693                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12635                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1400                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        252898                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         430549                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        20520                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16493528                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3897102                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1969768                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          979                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         14020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        68707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        71199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       139906                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15737116                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3785333                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       112581                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5750236                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2062397                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1964903                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548050                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15713074                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15712421                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8484691                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16716682                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547190                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507558                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12756383                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14990530                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1504654                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       121937                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27058625                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554002                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377729                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     21624698     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1981214      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       930474      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       920206      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       249592      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1070490      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        80194      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        58288      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       143469      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27058625                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12756383                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14990530                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5700542                       # Number of memory references committed
system.switch_cpus7.commit.loads              3743409                       # Number of loads committed
system.switch_cpus7.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1979965                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13329771                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       145180                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       143469                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43410301                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           33243305                       # The number of ROB writes
system.switch_cpus7.timesIdled                 522089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1403220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12756383                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14990530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12756383                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.251010                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.251010                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444245                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444245                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        77791108                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18253097                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19683868                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1908                       # number of misc regfile writes
system.l2.replacements                          17367                       # number of replacements
system.l2.tagsinuse                      32765.031581                       # Cycle average of tags in use
system.l2.total_refs                          1857668                       # Total number of references to valid blocks.
system.l2.sampled_refs                          50135                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.053316                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           152.654437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     25.900373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    804.761430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.826047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1176.535778                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.533240                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    483.322282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.581949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    487.944953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.186680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1461.005792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.659167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1174.965346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.415337                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1172.364472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.355939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1468.390829                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3624.366156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3131.902138                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1832.149202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1782.244062                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3755.857633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3097.222095                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3139.556579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3790.329663                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024559                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.035905                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000932                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.044586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.035857                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.035778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.044812                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.110607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.095578                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.055913                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.054390                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.114620                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.094520                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.095812                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.115672                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4397                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5600                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3197                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3217                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         6154                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5607                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5641                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         6175                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39998                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11678                       # number of Writeback hits
system.l2.Writeback_hits::total                 11678                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   117                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4406                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         6163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5625                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         6184                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40115                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4406                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5618                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3214                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3236                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         6163                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5625                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5659                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         6184                       # number of overall hits
system.l2.overall_hits::total                   40115                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1599                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2526                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          983                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          994                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2537                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2527                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2948                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17363                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1599                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2526                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          994                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2527                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2948                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17363                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1599                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2526                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          983                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          994                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2962                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2537                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2527                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2948                       # number of overall misses
system.l2.overall_misses::total                 17363                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5592478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    268347059                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5837888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    421958750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6069917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    164648121                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5534871                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    167396938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5695331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    488964134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5600363                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    426537419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5959250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    422163422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6163127                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    486455772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2892924840                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5592478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    268347059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5837888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    421958750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6069917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    164648121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5534871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    167396938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5695331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    488964134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5600363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    426537419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5959250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    422163422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6163127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    486455772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2892924840                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5592478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    268347059                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5837888                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    421958750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6069917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    164648121                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5534871                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    167396938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5695331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    488964134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5600363                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    426537419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5959250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    422163422                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6163127                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    486455772                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2892924840                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         8126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         9116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         8144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         9123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               57361                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11678                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11678                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         9125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         8162                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         9132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57478                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         9125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         8162                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         9132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57478                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.310854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.324923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.311518                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.309378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.323139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.302697                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.266278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.310167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.234988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.324603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.310831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.308698                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.322821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302081                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.266278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.310167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.234988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.324603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.310831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.308698                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.322821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302081                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169469.030303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167821.800500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 162163.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167046.219319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 159734.657895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167495.545270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158139.171429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168407.382294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 158203.638889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165079.045915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155565.638889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168126.692550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 170264.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 167061.108825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 162187.552632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165012.134328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166614.343143                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169469.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167821.800500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 162163.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167046.219319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 159734.657895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167495.545270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158139.171429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168407.382294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 158203.638889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165079.045915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155565.638889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168126.692550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 170264.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 167061.108825                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 162187.552632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165012.134328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166614.343143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169469.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167821.800500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 162163.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167046.219319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 159734.657895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167495.545270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158139.171429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168407.382294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 158203.638889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165079.045915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155565.638889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168126.692550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 170264.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 167061.108825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 162187.552632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165012.134328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166614.343143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4160                       # number of writebacks
system.l2.writebacks::total                      4160                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          983                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          994                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2948                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17363                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17363                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3669944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    175168922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3741770                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    274842275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3858670                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    107405544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3498695                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    109521202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3596298                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    316550230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3503060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    278806147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3920677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    275011488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3947817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    314848335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1881891074                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3669944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    175168922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3741770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    274842275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3858670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    107405544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3498695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    109521202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3596298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    316550230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3503060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    278806147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3920677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    275011488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3947817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    314848335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1881891074                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3669944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    175168922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3741770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    274842275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3858670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    107405544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3498695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    109521202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3596298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    316550230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3503060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    278806147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3920677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    275011488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3947817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    314848335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1881891074                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.310854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.324923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.311518                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.309378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.323139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.302697                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.266278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.310167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.234988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.324603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.310831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.308698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.322821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302081                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.266278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.310167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.234988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.324603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.310831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.308698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.322821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302081                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111210.424242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109549.044403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103938.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108805.334521                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101543.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109263.015259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99962.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110182.295775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 99897.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106870.435517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97307.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109895.998029                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 112019.342857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 108829.239414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 103889.921053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106800.656377                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108385.133560                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111210.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109549.044403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103938.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108805.334521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101543.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109263.015259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99962.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110182.295775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 99897.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106870.435517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97307.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109895.998029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 112019.342857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 108829.239414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 103889.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106800.656377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108385.133560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111210.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109549.044403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103938.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108805.334521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101543.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109263.015259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99962.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110182.295775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 99897.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106870.435517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97307.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109895.998029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 112019.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 108829.239414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 103889.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106800.656377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108385.133560                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               553.457261                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001431857                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.524064                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    27.404085                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.053176                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.043917                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.886951                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399588                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.cpu0.icache.overall_misses::total           40                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6953176                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6953176                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6953176                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6953176                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6953176                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6953176                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399628                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 173829.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 173829.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 173829.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 173829.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 173829.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 173829.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6028366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6028366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6028366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6028366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6028366                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6028366                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177304.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177304.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177304.882353                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177304.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177304.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177304.882353                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6005                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221204155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6261                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35330.483150                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.428232                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.571768                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720423                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279577                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2071894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2071894                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          915                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2458320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2458320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2458320                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2458320                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20145                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20190                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20190                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20190                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20190                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2159863253                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2159863253                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3883575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3883575                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2163746828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2163746828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2163746828                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2163746828                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092039                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092039                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2478510                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2478510                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2478510                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2478510                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009629                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008146                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008146                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008146                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008146                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107215.847754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107215.847754                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86301.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86301.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107169.233680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107169.233680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107169.233680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107169.233680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu0.dcache.writebacks::total              831                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14149                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14149                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14185                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14185                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5996                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6005                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6005                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    574756614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    574756614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    575338663                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    575338663                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    575338663                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    575338663                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002866                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002866                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002423                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95856.673449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95856.673449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64672.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64672.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95809.935554                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95809.935554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95809.935554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95809.935554                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.712060                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1080583055                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050442.229602                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.712060                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.834474                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396578                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396578                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396578                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8055842                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8055842                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8055842                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8055842                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8055842                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8055842                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396626                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396626                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 167830.041667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 167830.041667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 167830.041667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 167830.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 167830.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 167830.041667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6337959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6337959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6337959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6337959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6337959                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6337959                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171296.189189                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 171296.189189                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 171296.189189                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 171296.189189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 171296.189189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 171296.189189                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8144                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178889943                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8400                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21296.421786                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.805559                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.194441                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.893772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.106228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       799260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        799260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2212                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2212                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1864                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766201                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766201                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766201                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766201                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20869                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          106                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20975                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20975                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20975                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20975                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2407847288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2407847288                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8801998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8801998                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2416649286                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2416649286                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2416649286                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2416649286                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       987810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       987810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       799366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       799366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1787176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1787176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1787176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1787176                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021127                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011736                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115379.140735                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115379.140735                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83037.716981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83037.716981                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115215.698975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115215.698975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115215.698975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115215.698975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1388                       # number of writebacks
system.cpu1.dcache.writebacks::total             1388                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12743                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           88                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12831                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12831                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8126                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8126                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8144                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8144                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    818724103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    818724103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1190278                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1190278                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    819914381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    819914381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    819914381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    819914381                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004557                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004557                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004557                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004557                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100753.642998                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100753.642998                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66126.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66126.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100677.109651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100677.109651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100677.109651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100677.109651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.543685                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077533701                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2176835.759596                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.543685                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053756                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.782923                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1409687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1409687                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1409687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1409687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1409687                       # number of overall hits
system.cpu2.icache.overall_hits::total        1409687                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8586210                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8586210                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8586210                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8586210                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8586210                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8586210                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1409737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1409737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1409737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1409737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1409737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1409737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 171724.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 171724.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 171724.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 171724.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 171724.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 171724.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6794079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6794079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6794079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6794079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6794079                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6794079                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169851.975000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169851.975000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169851.975000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169851.975000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169851.975000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169851.975000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4197                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160311675                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4453                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36000.825286                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.100260                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.899740                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863673                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136327                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1122747                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1122747                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       833420                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        833420                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2167                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2167                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2024                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2024                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1956167                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1956167                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1956167                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1956167                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10740                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10740                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           76                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10816                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10816                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10816                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10816                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1090258817                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1090258817                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6335218                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6335218                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1096594035                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1096594035                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1096594035                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1096594035                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1133487                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1133487                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       833496                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       833496                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1966983                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1966983                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1966983                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1966983                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009475                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000091                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000091                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005499                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005499                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005499                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005499                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101513.856331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101513.856331                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83358.131579                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83358.131579                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101386.282822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101386.282822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101386.282822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101386.282822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          956                       # number of writebacks
system.cpu2.dcache.writebacks::total              956                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6560                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6560                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6619                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6619                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6619                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6619                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4180                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4180                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4197                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4197                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4197                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4197                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    385204006                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    385204006                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1202618                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1202618                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    386406624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    386406624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    386406624                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    386406624                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002134                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002134                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002134                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92154.068421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92154.068421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70742.235294                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70742.235294                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92067.339528                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92067.339528                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92067.339528                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92067.339528                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               486.624192                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1077533023                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190107.770325                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.624192                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050680                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.779846                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1409009                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1409009                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1409009                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1409009                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1409009                       # number of overall hits
system.cpu3.icache.overall_hits::total        1409009                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7866340                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7866340                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7866340                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7866340                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7866340                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7866340                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1409057                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1409057                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1409057                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1409057                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1409057                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1409057                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 163882.083333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 163882.083333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 163882.083333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 163882.083333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 163882.083333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 163882.083333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6105952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6105952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6105952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6105952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6105952                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6105952                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165025.729730                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165025.729730                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165025.729730                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165025.729730                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165025.729730                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165025.729730                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4230                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160311614                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4486                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35735.981721                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.089859                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.910141                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.863632                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.136368                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1122365                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1122365                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       833739                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        833739                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2167                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2167                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2026                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1956104                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1956104                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1956104                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1956104                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          108                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10977                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10977                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10977                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10977                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1103558133                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1103558133                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8354579                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8354579                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1111912712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1111912712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1111912712                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1111912712                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1133234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1133234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       833847                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       833847                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1967081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1967081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1967081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1967081                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009591                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009591                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005580                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005580                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101532.627933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101532.627933                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77357.212963                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77357.212963                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101294.771978                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101294.771978                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101294.771978                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101294.771978                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          965                       # number of writebacks
system.cpu3.dcache.writebacks::total              965                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6658                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6658                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           89                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6747                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6747                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4211                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4211                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4230                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4230                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4230                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4230                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    390043833                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    390043833                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1418195                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1418195                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    391462028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    391462028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    391462028                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    391462028                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002150                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002150                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92624.990026                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92624.990026                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74641.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74641.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92544.214657                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92544.214657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92544.214657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92544.214657                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               572.603397                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108891452                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1911881.813793                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.351687                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.251710                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050243                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867391                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.917634                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1364134                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1364134                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1364134                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1364134                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1364134                       # number of overall hits
system.cpu4.icache.overall_hits::total        1364134                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7875428                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7875428                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7875428                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7875428                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7875428                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7875428                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1364183                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1364183                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1364183                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1364183                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1364183                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1364183                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 160723.020408                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 160723.020408                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 160723.020408                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 160723.020408                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 160723.020408                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 160723.020408                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6146599                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6146599                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6146599                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6146599                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6146599                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6146599                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 166124.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 166124.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 166124.297297                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 166124.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 166124.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 166124.297297                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9125                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440735366                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9381                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              46981.704083                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.166066                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.833934                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434242                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565758                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3572862                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3572862                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1955184                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1955184                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          960                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          960                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          954                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5528046                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5528046                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5528046                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5528046                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32103                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32103                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32132                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32132                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32132                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32132                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3643110945                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3643110945                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2249252                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2249252                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3645360197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3645360197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3645360197                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3645360197                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3604965                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3604965                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1955213                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1955213                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5560178                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5560178                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5560178                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5560178                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008905                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008905                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005779                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005779                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005779                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005779                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113481.947014                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113481.947014                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77560.413793                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77560.413793                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113449.526858                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113449.526858                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113449.526858                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113449.526858                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2386                       # number of writebacks
system.cpu4.dcache.writebacks::total             2386                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        22987                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        22987                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23007                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23007                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9116                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9116                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9125                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9125                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9125                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9125                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    946153623                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    946153623                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       601918                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       601918                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    946755541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    946755541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    946755541                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    946755541                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001641                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001641                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103790.436924                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 103790.436924                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66879.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66879.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 103754.031890                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 103754.031890                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 103754.031890                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 103754.031890                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.236659                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080582118                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2050440.451613                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.236659                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050059                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.835315                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1395641                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1395641                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1395641                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1395641                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1395641                       # number of overall hits
system.cpu5.icache.overall_hits::total        1395641                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7710932                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7710932                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7710932                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7710932                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7710932                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7710932                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1395689                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1395689                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1395689                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1395689                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1395689                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1395689                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160644.416667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160644.416667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160644.416667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160644.416667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160644.416667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160644.416667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6049783                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6049783                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6049783                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6049783                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6049783                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6049783                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 163507.648649                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 163507.648649                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 163507.648649                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 163507.648649                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 163507.648649                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 163507.648649                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8162                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178892166                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8418                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21251.148254                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.828834                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.171166                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893863                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106137                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       968042                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         968042                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       800424                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        800424                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2167                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2167                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1867                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1867                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1768466                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1768466                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1768466                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1768466                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20996                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20996                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          109                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        21105                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         21105                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        21105                       # number of overall misses
system.cpu5.dcache.overall_misses::total        21105                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2435735024                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2435735024                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8904128                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8904128                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2444639152                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2444639152                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2444639152                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2444639152                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       989038                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       989038                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       800533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       800533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1867                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1867                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1789571                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1789571                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1789571                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1789571                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021229                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021229                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011793                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011793                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011793                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011793                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 116009.479139                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 116009.479139                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81689.247706                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81689.247706                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 115832.227055                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 115832.227055                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 115832.227055                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 115832.227055                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1360                       # number of writebacks
system.cpu5.dcache.writebacks::total             1360                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12852                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12852                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           91                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12943                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12943                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12943                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12943                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8144                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8144                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8162                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8162                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8162                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8162                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    824045343                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    824045343                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1167390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1167390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    825212733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    825212733                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    825212733                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    825212733                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008234                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008234                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004561                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004561                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004561                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004561                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101184.349583                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 101184.349583                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64855                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64855                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 101104.230948                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 101104.230948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 101104.230948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 101104.230948                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.283906                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080583208                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2054340.699620                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.283906                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046929                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832186                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1396731                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1396731                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1396731                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1396731                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1396731                       # number of overall hits
system.cpu6.icache.overall_hits::total        1396731                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7827715                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7827715                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7827715                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7827715                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7827715                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7827715                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1396776                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1396776                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1396776                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1396776                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1396776                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1396776                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 173949.222222                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 173949.222222                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 173949.222222                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 173949.222222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 173949.222222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 173949.222222                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6432349                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6432349                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6432349                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6432349                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6432349                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6432349                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 178676.361111                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 178676.361111                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 178676.361111                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 178676.361111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 178676.361111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 178676.361111                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8186                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178890853                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8442                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21190.577233                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.819708                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.180292                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893827                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106173                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       967722                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         967722                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       799516                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        799516                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2085                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2085                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1864                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1864                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1767238                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1767238                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1767238                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1767238                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        21046                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        21046                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          104                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21150                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21150                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21150                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21150                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2423933344                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2423933344                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8955394                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8955394                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2432888738                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2432888738                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2432888738                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2432888738                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       988768                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       988768                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       799620                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       799620                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1864                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1788388                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1788388                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1788388                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1788388                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021285                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021285                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011826                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011826                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011826                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011826                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115173.113371                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115173.113371                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86109.557692                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86109.557692                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115030.200378                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115030.200378                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115030.200378                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115030.200378                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1388                       # number of writebacks
system.cpu6.dcache.writebacks::total             1388                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12878                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12878                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           86                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12964                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12964                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12964                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12964                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8168                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8168                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8186                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8186                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8186                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8186                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    821766250                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    821766250                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1219483                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1219483                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    822985733                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    822985733                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    822985733                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    822985733                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008261                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004577                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004577                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004577                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004577                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100608.012977                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100608.012977                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67749.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67749.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100535.760200                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100535.760200                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100535.760200                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100535.760200                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               574.681902                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108891511                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1905311.874570                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.430288                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.251614                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053574                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867390                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.920965                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1364193                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1364193                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1364193                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1364193                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1364193                       # number of overall hits
system.cpu7.icache.overall_hits::total        1364193                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8402863                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8402863                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8402863                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8402863                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8402863                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8402863                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1364244                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1364244                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1364244                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1364244                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1364244                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1364244                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 164762.019608                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 164762.019608                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 164762.019608                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 164762.019608                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 164762.019608                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 164762.019608                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6707210                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6707210                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6707210                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6707210                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6707210                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6707210                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 171979.743590                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 171979.743590                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 171979.743590                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 171979.743590                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 171979.743590                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 171979.743590                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9132                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440735542                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9388                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              46946.691734                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.164439                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.835561                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434236                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565764                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3573052                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3573052                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1955172                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1955172                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          958                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          958                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          954                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5528224                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5528224                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5528224                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5528224                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32074                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32074                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32104                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32104                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32104                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32104                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3643322869                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3643322869                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2400831                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2400831                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3645723700                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3645723700                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3645723700                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3645723700                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3605126                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3605126                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1955202                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1955202                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5560328                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5560328                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5560328                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5560328                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008897                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008897                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005774                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005774                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005774                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005774                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113591.160099                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113591.160099                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80027.700000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80027.700000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113559.796287                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113559.796287                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113559.796287                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113559.796287                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2404                       # number of writebacks
system.cpu7.dcache.writebacks::total             2404                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        22951                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        22951                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        22972                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        22972                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        22972                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        22972                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9123                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9123                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9132                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9132                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    946171117                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    946171117                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       583840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       583840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    946754957                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    946754957                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    946754957                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    946754957                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001642                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001642                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103712.716979                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 103712.716979                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64871.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64871.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 103674.436816                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 103674.436816                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 103674.436816                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 103674.436816                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
