// Seed: 4263027389
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1 : 1] = id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    input  wire id_2
);
  id_4();
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  assign id_5 = id_5;
  id_7(
      .id_0(id_5), .id_1(1), .id_2(id_4)
  );
endmodule
