INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Sampling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/Tpalse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tpalse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/count_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/string_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module string_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Top_Buffer
