5 18 181 4 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.4.vcd) 2 -o (dly_assign1.4.cdd) 2 -v (dly_assign1.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 dly_assign1.4.v 1 30 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 3 107000d 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 3 1070010 1 0 0 0 1 17 0 1 0 1 0 0
4 1 5 8 1 0 0 1
4 2 11 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 dly_assign1.4.v 0 9 1
2 3 0 6 20002 1 1008 0 0 32 48 1 0
2 4 2c 6 10002 2 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 0 7 50008 1 21004 0 0 1 16 0 0
2 6 1 7 10001 0 1410 0 0 1 1 a
2 7 37 7 10008 1 16 5 6
2 8 1 8 240024 1 1008 0 0 1 1 b
2 9 1 8 210021 2 100c 0 0 1 1 e
2 10 29 8 210021 2 1008 9 0 1 18 0 1 0 0 0 0
2 11 1 8 1c001c 1 1004 0 0 1 1 d
2 12 28 8 14001c 1 1000 11 0 1 18 0 1 0 0 0 0
2 13 1 8 f000f 1 1004 0 0 1 1 c
2 14 27 8 7000f 1 1000 13 0 1 18 0 1 0 0 0 0
2 15 2b 8 7001c 1 1000 12 14 1 18 0 1 0 0 0 0
2 16 2b 8 70021 2 1008 10 15 1 18 0 1 0 0 0 0
2 17 56 8 50024 2 1000 8 16 1 18 0 1 0 0 0 0
2 18 1 8 10001 0 1410 0 0 1 1 a
2 19 55 8 10024 2 12 17 18
4 4 6 1 11 7 0 4
4 7 7 1 0 19 19 4
4 19 8 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 dly_assign1.4.v 0 19 1
2 20 0 12 50008 1 21008 0 0 1 16 1 0
2 21 1 12 10001 0 1410 0 0 1 1 b
2 22 37 12 10008 1 1a 20 21
2 23 0 13 50008 1 21004 0 0 1 16 0 0
2 24 1 13 10001 0 1410 0 0 1 1 c
2 25 37 13 10008 1 16 23 24
2 26 0 14 50008 1 21004 0 0 1 16 0 0
2 27 1 14 10001 0 1410 0 0 1 1 d
2 28 37 14 10008 1 16 26 27
2 29 0 15 c000f 1 21004 0 0 1 16 0 0
2 30 1 15 80008 0 1410 0 0 1 1 e
2 31 37 15 8000f 1 16 29 30
2 32 0 16 20003 1 1008 0 0 32 48 a 0
2 33 2c 16 10003 2 900a 32 0 32 18 0 ffffffff 0 0 0 0
2 34 0 17 50008 1 21008 0 0 1 16 1 0
2 35 1 17 10001 0 1410 0 0 1 1 e
2 36 37 17 10008 1 1a 34 35
2 37 0 18 50008 1 21004 0 0 1 16 0 0
2 38 1 18 10001 0 1410 0 0 1 1 c
2 39 37 18 10008 1 6 37 38
4 22 12 1 11 25 25 22
4 25 13 1 0 28 28 22
4 28 14 1 0 31 31 22
4 31 15 8 0 33 33 22
4 33 16 1 0 36 0 22
4 36 17 1 0 39 39 22
4 39 18 1 0 0 0 22
3 1 main.$u2 "main.$u2" 0 dly_assign1.4.v 0 28 1
