/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [8:0] _05_;
  wire [3:0] _06_;
  reg [16:0] _07_;
  reg [7:0] _08_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[15] ? in_data[3] : in_data[62]);
  assign celloutsig_0_23z = !(celloutsig_0_13z ? _00_ : celloutsig_0_15z[3]);
  assign celloutsig_0_29z = ~((celloutsig_0_19z | celloutsig_0_28z) & celloutsig_0_19z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_17z | celloutsig_1_15z[3]) & celloutsig_1_17z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_4z) & celloutsig_0_1z);
  assign celloutsig_0_41z = in_data[84] | ~(_01_);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_6z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_0_3z = ~(_02_ ^ in_data[14]);
  assign celloutsig_0_4z = ~(_02_ ^ _03_);
  assign celloutsig_0_48z = ~(celloutsig_0_7z ^ celloutsig_0_29z);
  assign celloutsig_0_7z = ~(in_data[46] ^ in_data[26]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z ^ _04_);
  reg [3:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign { _06_[3:2], _01_, _04_ } = _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 17'h00000;
    else _07_ <= { in_data[6:3], _05_[8:5], _00_, _05_[3], _02_, _03_, _05_[0], _06_[3:2], _01_, _04_ };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _08_ <= 8'h00;
    else _08_ <= celloutsig_0_8z[10:3];
  reg [8:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _26_ <= 9'h000;
    else _26_ <= in_data[24:16];
  assign { _05_[8:5], _00_, _05_[3], _02_, _03_, _05_[0] } = _26_;
  assign celloutsig_1_3z = in_data[142:128] / { 1'h1, in_data[120:108], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[167:160] / { 1'h1, celloutsig_1_3z[7:1] };
  assign celloutsig_0_15z = { _01_, _04_, _06_[3:2], _01_, _04_, celloutsig_0_4z } / { 1'h1, celloutsig_0_12z[11:9], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_3z[14:11], celloutsig_1_6z, celloutsig_1_1z } == celloutsig_1_5z[5:0];
  assign celloutsig_1_19z = { in_data[142:136], celloutsig_1_2z, celloutsig_1_13z } == { celloutsig_1_3z[1:0], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_17z = { celloutsig_0_8z[2], _08_, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z } == celloutsig_0_12z[12:1];
  assign celloutsig_0_28z = celloutsig_0_12z[11:7] == { _05_[6:5], _00_, _05_[3], celloutsig_0_9z };
  assign celloutsig_0_14z = { _00_, _06_[3:2], _01_, _04_, celloutsig_0_4z, celloutsig_0_9z } === { _05_[7:5], _00_, _05_[3], _02_, _03_ };
  assign celloutsig_0_19z = celloutsig_0_15z[6:3] === { _07_[10], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[104:103], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[136:133] && in_data[121:118];
  assign celloutsig_1_5z = celloutsig_1_3z[5] ? { celloutsig_1_3z[11:6], celloutsig_1_1z, celloutsig_1_2z } : { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_12z = _07_[1] ? { _07_[16:5], celloutsig_0_9z, celloutsig_0_1z } : { in_data[28:16], celloutsig_0_6z };
  assign celloutsig_0_49z = { celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_41z } != { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[71:66], celloutsig_0_1z } != in_data[61:55];
  assign celloutsig_1_10z = - celloutsig_1_4z[5:2];
  assign celloutsig_0_30z = | _07_[4:2];
  assign celloutsig_1_13z = ^ { celloutsig_1_10z[2], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_1_17z = ^ celloutsig_1_7z[2:0];
  assign celloutsig_0_8z = { in_data[45:42], celloutsig_0_4z, _05_[8:5], _00_, _05_[3], _02_, _03_, _05_[0] } >> in_data[29:16];
  assign celloutsig_1_7z = { in_data[140:138], celloutsig_1_0z } <<< { celloutsig_1_4z[5:3], celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_15z = { celloutsig_1_4z[7], celloutsig_1_10z };
  assign { _05_[4], _05_[2:1] } = { _00_, _02_, _03_ };
  assign _06_[1:0] = { _01_, _04_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
