<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='297' type='400'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='296'>/// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='86' c='_ZN12_GLOBAL__N_111PPCFastISel9fastEmit_EN4llvm3MVTES2_j'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='58559' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='58559' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1556' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8248' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE'/>
