git clone --depth 1 --no-tags https://github.com/PaserTech-Hardware/GowinDDR3_AXI4_SpinalHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450626019
git clone --depth 1 --no-tags https://github.com/abdelazeem201/SoC-Implementation-of-OpenMSP430-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453008314
git clone --depth 1 --no-tags https://github.com/Geyuhao/FPGA-Based-Implementation-of-Doodle-Jump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443561920
git clone --depth 1 --no-tags https://github.com/zzz-x/mp3player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449172072
git clone --depth 1 --no-tags https://github.com/albertfan1120/NTU_CVSD_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450112092
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449779247
git clone --depth 1 --no-tags https://github.com/briansune/FFT-R22SDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444656710
git clone --depth 1 --no-tags https://github.com/v9938/MSX2SlotExpander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454449164
git clone --depth 1 --no-tags https://github.com/antmicro/video-overlays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451485634
git clone --depth 1 --no-tags https://github.com/nandithaec/fpga_workshop_collaterals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448193099
git clone --depth 1 --no-tags https://github.com/cquwei-cx/cpu20220108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445769087
git clone --depth 1 --no-tags https://github.com/eda-lab/CNNAF-CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452573042
git clone --depth 1 --no-tags https://github.com/openXC7/xc7k325t-picosoc-nextpnr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454635862
git clone --depth 1 --no-tags https://github.com/Zhu-Zixuan/Bitlet-PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446128190
git clone --depth 1 --no-tags https://github.com/19801201/Ultra_low_power_CNN_Accelerated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443565599
git clone --depth 1 --no-tags https://github.com/CHNCZL/MIPS-CQU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452967370
git clone --depth 1 --no-tags https://github.com/ThePituLegend/RISC-V_DE10-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452802706
git clone --depth 1 --no-tags https://github.com/DoniaEsawi/HomeAutomationSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446875401
git clone --depth 1 --no-tags https://github.com/p3da/verilog-ethernet_ptp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448865976
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/RTL_Notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448486895
git clone --depth 1 --no-tags https://github.com/TranquilRock/RISC-V-PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447509851
git clone --depth 1 --no-tags https://github.com/tdene/adder_networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450559262
git clone --depth 1 --no-tags https://github.com/LL-Tools/Valkyrie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451583078
git clone --depth 1 --no-tags https://github.com/minhna1112/RISC-V-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449549970
git clone --depth 1 --no-tags https://github.com/phyzhenli/AM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451909702
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Shift-and-Add-Accumulator-Based-Multiplier-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454430637
git clone --depth 1 --no-tags https://github.com/Arjun-Narula/N-bit-Multiplier-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453152147
git clone --depth 1 --no-tags https://github.com/wuhanstudio/trivium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445488268
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/rram_testchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443448909
git clone --depth 1 --no-tags https://github.com/xiaowuzxc/SAR-ADC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453280627
git clone --depth 1 --no-tags https://github.com/reliability-research/odometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455011518
git clone --depth 1 --no-tags https://github.com/Ma-YX/UCAS_CAlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448780010
git clone --depth 1 --no-tags https://github.com/DreamSkyGL/c101_soc_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451970862
git clone --depth 1 --no-tags https://github.com/yufoo1/BUAA-CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452932555
git clone --depth 1 --no-tags https://github.com/wyvernSemi/vslzw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455223995
git clone --depth 1 --no-tags https://github.com/su-pernova/Sogang_CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450333683
git clone --depth 1 --no-tags https://github.com/tangxifan/micro_benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451270484
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/kvsp-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445793234
git clone --depth 1 --no-tags https://github.com/ac2-prod/fpga_sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455421905
git clone --depth 1 --no-tags https://github.com/mjs19999/AES_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452461941
git clone --depth 1 --no-tags https://github.com/Askartos/SPI-Register-Access-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451002805
git clone --depth 1 --no-tags https://github.com/ryanrocket/caravel_automatic_gain_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449924283
git clone --depth 1 --no-tags https://github.com/SubZer0811/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445714640
git clone --depth 1 --no-tags https://github.com/davidlu1027/kws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453071434
git clone --depth 1 --no-tags https://github.com/JacyCui/NJU-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446761070
git clone --depth 1 --no-tags https://github.com/1sand0s-git/FPGABasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450015131
git clone --depth 1 --no-tags https://github.com/lpp-coder/FPGA_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452979881
git clone --depth 1 --no-tags https://github.com/Thysrael/BUAA-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450104055
git clone --depth 1 --no-tags https://github.com/HUALIxxk/snake_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453270832
git clone --depth 1 --no-tags https://github.com/NeuroGenomicsAndInformatics/WXS-Pipelines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445645258
git clone --depth 1 --no-tags https://github.com/sadegh-msm/logic_finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444120838
git clone --depth 1 --no-tags https://github.com/Thancred-Waters/Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445732480
git clone --depth 1 --no-tags https://github.com/mattvenn/mpw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455220057
git clone --depth 1 --no-tags https://github.com/ManasGupta1310/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450387222
git clone --depth 1 --no-tags https://github.com/zst123/hacknroll2022-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445414724
git clone --depth 1 --no-tags https://github.com/sempfi/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453387026
git clone --depth 1 --no-tags https://github.com/shino-hinaduki/chisel-nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448303411
git clone --depth 1 --no-tags https://github.com/briansune/ADS111x-series-ADC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454252601
git clone --depth 1 --no-tags https://github.com/jogeshsingh/RTL-design-of-Registers-on-the-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453648766
git clone --depth 1 --no-tags https://github.com/quochunglam/mipi_cam_fpga_cycle_v_system_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453187825
git clone --depth 1 --no-tags https://github.com/adityas129/pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453285278
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Carry-Save-Adder-on-Xilinx-VIVADO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453633396
git clone --depth 1 --no-tags https://github.com/Eugeo101/Verilog-CPU-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446178118
git clone --depth 1 --no-tags https://github.com/lucifer9735/RSA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443822474
git clone --depth 1 --no-tags https://github.com/svsingh68/VerilogScripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448192472
git clone --depth 1 --no-tags https://github.com/ZiyangYE/Super-Scalar-RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448627443
git clone --depth 1 --no-tags https://github.com/Bright-Hsu/my-ARMv8-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446350722
git clone --depth 1 --no-tags https://github.com/Sara-Rezaeimanesh/FNN-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454815197
git clone --depth 1 --no-tags https://github.com/tinsir888/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444294775
git clone --depth 1 --no-tags https://github.com/praynext/BUAA-CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453041547
git clone --depth 1 --no-tags https://github.com/CQU-CS/My_Mips_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443556793
git clone --depth 1 --no-tags https://github.com/Dhaval302/Washing_Machine_Automatic_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446945996
git clone --depth 1 --no-tags https://github.com/ChayCai/Mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447063348
git clone --depth 1 --no-tags https://github.com/shotsan/Man-in-middle_4G_5G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450243024
git clone --depth 1 --no-tags https://github.com/morris6/Fnirsi_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454319531
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/RISC-CPU-Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447657602
git clone --depth 1 --no-tags https://github.com/HsuYuHuang/NCTU-ICLAB-2021-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454299655
git clone --depth 1 --no-tags https://github.com/neoaashish/Verilog_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452692681
git clone --depth 1 --no-tags https://github.com/To-ToRo/FastICA_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448313673
git clone --depth 1 --no-tags https://github.com/Michael-Jiahao-Zhang/SUSTech_CS207_2021F_Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454647362
git clone --depth 1 --no-tags https://github.com/margatroid214/sv_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448200567
git clone --depth 1 --no-tags https://github.com/Guo-HY/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448908047
git clone --depth 1 --no-tags https://github.com/habibaaali/32-point-Radix-2FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443813830
git clone --depth 1 --no-tags https://github.com/JSalib5/ECE253-Digital-Logic-and-Computer-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453619277
git clone --depth 1 --no-tags https://github.com/dgarci23/3d-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447685582
git clone --depth 1 --no-tags https://github.com/rxyy-yzp/FPGA-subtraction-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451325609
git clone --depth 1 --no-tags https://github.com/betocool-prog/picosoc_step_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443954080
git clone --depth 1 --no-tags https://github.com/Manni-MinM/CEIT-LC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444870978
git clone --depth 1 --no-tags https://github.com/ispras/hls-idct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446379642
git clone --depth 1 --no-tags https://github.com/nihargowdakm/BIST-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454438611
git clone --depth 1 --no-tags https://github.com/wintermelon008/Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450429489
git clone --depth 1 --no-tags https://github.com/sidhantp1906/TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451161974
git clone --depth 1 --no-tags https://github.com/palzhj/u4FCPv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446308044
git clone --depth 1 --no-tags https://github.com/Shaoting-Feng/Ultrasonic-Measuring-Distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450765583
git clone --depth 1 --no-tags https://github.com/MichalMachura/LittleNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445524311
git clone --depth 1 --no-tags https://github.com/Dai-dirk/32-bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444277419
git clone --depth 1 --no-tags https://github.com/mahdikarami0111/Smart-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444042862
git clone --depth 1 --no-tags https://github.com/SultanShadow/APPROX_MULT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443842448
git clone --depth 1 --no-tags https://github.com/PeterMarrone/VehicleBodyControlModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446220449
git clone --depth 1 --no-tags https://github.com/elesonchuang/CA_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447134834
