`ifndef MEM_TEST_TASKS_V
`define MEM_TEST_TASKS_V
//----------------------------------------------------------------
//  Copyright (c) 2018 by Ando Ki.
//  All right reserved.
//  http://www.future-ds.com
//  All rights are reserved by Ando Ki.
//  Do not use in any means or/and methods without Ando Ki's permission.
//----------------------------------------------------------------
// axi_tester.v
//----------------------------------------------------------------
// VERSION: 2018.07.19.
//----------------------------------------------------------------
     //-----------------------------------------------------------
     task test_single;
          input [WIDTH_AD-1:0] addr;
          input [15:0]         bnum; // num of bytes
          input                delay;
     begin
          dataW[0] = {(2*WIDTH_DS){P_MST_ID[3:0]}};
          axi_master_write(addr, bnum, 1, 1, 2'b00, delay);
          axi_master_read (addr, bnum, 1, 1, 2'b00, delay);
          axi_master_rmw  (addr, bnum,              delay);
     end
     endtask
     //-----------------------------------------------------------
     task test_burst;
          input [WIDTH_AD-1:0] addr;
          input [15:0]         bnum; // num of bytes for a beat
          input [15:0]         blen; // burst length: 1 ~ 16
          input [ 1:0]         burst; // type
          input                delay;
          integer ind;
     begin
          for (ind=0; ind<blen; ind=ind+1) begin
              //dataW[ind] = (P_MST_ID==1) ? ('h8765_4321+ind) : ('h1234_5678+ind);
              dataW[ind] = {(2*WIDTH_DS){P_MST_ID[3:0]}} + ind;
          end
          axi_master_write(addr, bnum, blen, burst, 2'b00, delay);
          axi_master_read (addr, bnum, blen, burst, 2'b00, delay);
     end
     endtask
     //-----------------------------------------------------------
     task test_error;
          input [WIDTH_AD-1:0] addr;
          input                delay;
          integer ind;
     begin
          for (ind=1; ind<=WIDTH_DS; ind=ind*2) begin
              axi_master_write(addr, ind, 1, 1, 2'b00, delay);
              axi_master_read (addr, ind, 1, 1, 2'b00, delay);
              axi_master_rmw  (addr, ind,              delay);
          end
          for (ind=1; ind<=16; ind=ind+1) begin
              axi_master_write(addr, 4, ind, 2'b01, 2'b00, delay);
              axi_master_read (addr, 4, ind, 2'b01, 2'b00, delay);
          end
     end
     endtask
     //-----------------------------------------------------------
     task mem_test;
          input [WIDTH_AD-1:0] startA;
          input [WIDTH_AD-1:0] endA;
          input [15:0]         bnum;
          input                delay; // 1 for delay added
          reg   [WIDTH_DA-1:0] addr;
          reg   [WIDTH_DA-1:0] data;
          reg   [WIDTH_DA-1:0] store[0:1023];
          integer idx, error;
     begin
          if ((endA-startA)>1023) begin
             $display($time,,"%m out-of-range 0x%x: should be smaller than 1024",
                              (endA-startA));
          end
          idx = 0;
          for (addr=startA; (addr+bnum-1)<=endA; addr=addr+bnum) begin
               dataW[0]   = get_data(0)&get_mask(addr, bnum);
               store[idx] = dataW[0];
               axi_master_write(addr, bnum, 1, 1, 2'b00, delay);
               idx = idx + 1;
          end
          idx = 0;
          error = 0;
          for (addr=startA; (addr+bnum-1)<=endA; addr=addr+bnum) begin
               axi_master_read(addr, bnum, 1, 1, 2'b00, delay);
               data = dataR[0]&get_mask(addr, bnum);
               if (data!==store[idx]) begin
                   error = error + 1;
                   $display($time,,"%m mismatch A:0x%x D:0x%x, but 0x%x expected",
                                    addr, data, store[idx]);
               end
               idx = idx + 1;
          end
          if (error==0)
          $display($time,,"%m mem_test OK for %02d-byte from 0x%x to 0x%x",
                           bnum, startA, endA);
     end
     endtask
     //-----------------------------------------------------------
     task mem_test_burst;
          input [WIDTH_AD-1:0] startA;
          input [WIDTH_AD-1:0] endA;
          input [15:0]         bnum; // byte num:  1,2,4,8,16
          input [15:0]         blen; // burst len: 1-16
          input                delay;
          reg   [WIDTH_DA-1:0] addr;
          reg   [WIDTH_DA-1:0] data;
          reg   [WIDTH_DA-1:0] store[0:1023];
          integer idy;
          integer error, a, b;
     begin
          if ((endA-startA)>1023) begin
             $display($time,,"%m out-of-range 0x%x: should be smaller than 1024",
                              (endA-startA));
          end
          idy = 0;
          for (addr=startA; (addr+bnum*blen-1)<=endA; addr=addr+bnum*blen) begin
               a = addr;
               for (b=0; b<blen; b=b+1) begin
                   dataW[b]     = get_data(0)&get_mask(a, bnum);
                   store[idy+b] = dataW[b];
                   a = get_next_addrX(a, bnum);
               end
               axi_master_write(addr, bnum, blen, 1, 2'b00, delay);
               idy = idy + blen;
          end
          error = 0;
          idy   = 0;
          for (addr=startA; (addr+bnum*blen-1)<=endA; addr=addr+bnum*blen) begin
               axi_master_read(addr, bnum, blen, 1, 2'b00, delay);
               a = addr;
               for (b=0; b<blen; b=b+1) begin
                   data = dataR[b]&get_mask(a, bnum);
                   if (data!==store[idy+b]) begin
                       error = error + 1;
                       $display($time,,"%m mismatch A:0x%x D:0x%x, but 0x%x expected",
                                        addr, data, store[idy]);
                   end
                   a = get_next_addrX(a, bnum);
               end
               idy = idy + blen;
          end
          if (error==0)
          $display($time,,"%m mem_test_burst OK for %02d-byte %02d-length from 0x%x to 0x%x",
                           bnum, blen, startA, endA);
     end
     endtask
     //-----------------------------------------------------------
     // It calculates mask for data.
     function [WIDTH_DA-1:0] get_mask;
        input [WIDTH_AD-1:0] addr;
        input [ 15:0]        bnum; // byte-number: 1,2,4,8,16
        reg   [127:0]        mask; // for the case of 16-byte (128-bit)
        reg   [  3:0]        offset;
     begin
          case (bnum)
           1: mask = 'hFF;
           2: mask = 'hFFFF;
           4: mask = 'hFFFF_FFFF;
           8: mask = 'hFFFF_FFFF_FFFF_FFFF;
          16: mask = 'hFFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF;
          endcase
          offset = addr%WIDTH_DS;
          if ((offset%bnum)!=0) begin
              $display($time,,"%m WARN offset:bnum mismatch A:0x%x W:%02d BN:%02d OFFSET:%02d",
                               addr, WIDTH_DS, bnum, offset);
          end
          get_mask = mask<<(offset*8);
     end
     endfunction
     //-----------------------------------------------------------
     // It generates data according to WIDTH_DA.
     function [WIDTH_DA-1:0] get_data;
          input [31:0] dummy;
          integer xx;
     begin
          for (xx=0; xx<WIDTH_DA; xx=xx+32) begin
               get_data = (get_data<<32)|{$random};
          end
     end
     endfunction
     //-----------------------------------------------------------
     function [WIDTH_AD-1:0] get_next_addrX;
           input [WIDTH_AD-1:0] addr;
           input [15:0]         bnum;
     begin
           if (bnum<WIDTH_DS) begin
               get_next_addrX = addr + bnum;
           end else begin 
               get_next_addrX[WIDTH_DSB-1:0] = 0;
               get_next_addrX[WIDTH_AD-1:WIDTH_DSB] = addr[WIDTH_AD-1:WIDTH_DSB] + 1;
           end
     end
     endfunction
     //-----------------------------------------------------------
//----------------------------------------------------------------
// Revision History
//
// 2018.07.19: Started by Ando Ki (adki@future-ds.com)
//----------------------------------------------------------------
`endif
