#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar  4 22:35:04 2025
# Process ID: 84331
# Current directory: /media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.vds
# Journal file: /media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/vivado.jou
# Running On: Laptopylces, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 4, Host memory: 16396 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/counter_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/counter_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84359
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.148 ; gain = 373.738 ; free physical = 1180 ; free virtual = 9457
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2919.074; parent = 1946.152; children = 972.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:39]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:31' bound to instance 'ff0' of component 'clk_divider' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:86]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-3491] module 'counter_3b' declared at '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:31' bound to instance 'ff1' of component 'counter_3b' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:90]
INFO: [Synth 8-638] synthesizing module 'counter_3b' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter_3b' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-3491] module 'decoder_3b' declared at '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:31' bound to instance 'ff2' of component 'decoder_3b' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:93]
INFO: [Synth 8-638] synthesizing module 'decoder_3b' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'decoder_3b' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-3491] module 'seven_seg_decoder' declared at '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:3' bound to instance 'ff3' of component 'seven_seg_decoder' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:96]
INFO: [Synth 8-638] synthesizing module 'seven_seg_decoder' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_decoder' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-3491] module 'counter_9i_plus' declared at '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff4' of component 'counter_9i_plus' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:100]
INFO: [Synth 8-638] synthesizing module 'counter_9i_plus' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
WARNING: [Synth 8-614] signal 'EN_IN' is read in the process but is not in the sensitivity list [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter_9i_plus' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:39]
WARNING: [Synth 8-7129] Port LED[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.117 ; gain = 439.707 ; free physical = 1251 ; free virtual = 9535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2985.043; parent = 2012.121; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.930 ; gain = 457.520 ; free physical = 1288 ; free virtual = 9569
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3002.855; parent = 2029.934; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.930 ; gain = 457.520 ; free physical = 1286 ; free virtual = 9569
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3002.855; parent = 2029.934; children = 972.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.930 ; gain = 0.000 ; free physical = 1281 ; free virtual = 9563
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.680 ; gain = 0.000 ; free physical = 1185 ; free virtual = 9465
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.680 ; gain = 0.000 ; free physical = 1186 ; free virtual = 9466
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1190 ; free virtual = 9473
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1188 ; free virtual = 9472
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1187 ; free virtual = 9470
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'SEGMENT_LIGHT_OUT_reg' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1189 ; free virtual = 9475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  15 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design main has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port SEVEN_SEG[0] driven by constant 0
WARNING: [Synth 8-7129] Port SW[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module main is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (ff3/SEGMENT_LIGHT_OUT_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ff3/SEGMENT_LIGHT_OUT_reg[7]) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin DECIMAL_POINT_IN with 1st driver pin 'ff3/SEGMENT_LIGHT_OUT_reg[7]/Q' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:13]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin DECIMAL_POINT_IN with 2nd driver pin 'GND' [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:13]
CRITICAL WARNING: [Synth 8-6858] multi-driven net DECIMAL_POINT_IN is connected to at least one constant driver which has been preserved, other driver is ignored [/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:13]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1200 ; free virtual = 9494
Synthesis current peak Physical Memory [PSS] (MB): peak = 1364.088; parent = 1159.558; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1100 ; free virtual = 9395
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.604; parent = 1256.125; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1078 ; free virtual = 9373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.213; parent = 1256.734; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1078 ; free virtual = 9371
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.400; parent = 1256.922; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1107 ; free virtual = 9400
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.607; parent = 1257.129; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1117 ; free virtual = 9410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.607; parent = 1257.129; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1117 ; free virtual = 9410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.623; parent = 1257.145; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1117 ; free virtual = 9410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.686; parent = 1257.207; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1117 ; free virtual = 9410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.686; parent = 1257.207; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1116 ; free virtual = 9408
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.701; parent = 1257.223; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |    12|
|6     |LUT4   |     8|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDRE   |    36|
|10    |LD     |     6|
|11    |IBUF   |     1|
|12    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1119 ; free virtual = 9413
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.732; parent = 1257.254; children = 204.530
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.590; parent = 2129.668; children = 972.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2161.680 ; gain = 457.520 ; free physical = 1153 ; free virtual = 9446
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2161.680 ; gain = 589.270 ; free physical = 1153 ; free virtual = 9445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.680 ; gain = 0.000 ; free physical = 1267 ; free virtual = 9558
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.680 ; gain = 0.000 ; free physical = 1214 ; free virtual = 9509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

Synth Design complete, checksum: 5555d595
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 28 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2161.680 ; gain = 837.715 ; free physical = 1377 ; free virtual = 9671
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/windows/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 22:35:39 2025...
