{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719278662440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719278662440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 19:24:22 2024 " "Processing started: Mon Jun 24 19:24:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719278662440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719278662440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jkff -c jkff " "Command: quartus_map --read_settings_files=on --write_settings_files=off jkff -c jkff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719278662440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719278662894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jkff.v(10) " "Verilog HDL information at jkff.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1719278662945 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "jkff " "Entity \"jkff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1719278662946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.v 3 3 " "Found 3 design units, including 3 entities, in source file jkff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_count " "Found entity 1: ripple_count" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719278662948 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_count_tb " "Found entity 2: ripple_count_tb" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719278662948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719278662948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.v 1 1 " "Found 1 design units, including 1 entities, in source file ffjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "FFJK.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/FFJK.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719278662953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719278662953 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock jkff.v(57) " "Verilog HDL error at jkff.v(57): object \"clock\" is not declared" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1719278662953 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock jkff.v(62) " "Verilog HDL error at jkff.v(62): object \"clock\" is not declared" {  } { { "jkff.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/jkff/jkff.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1719278662953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719278663059 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 24 19:24:23 2024 " "Processing ended: Mon Jun 24 19:24:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719278663059 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719278663059 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719278663059 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719278663059 ""}
