<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN" "http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <meta name="GENERATOR" content="Quadralay WebWorks Publisher Professional Edition 7.0.2.1206">
    <meta name="TEMPLATEBASE" content="fpga_ug">
    <meta name="LASTUPDATED" content="09/20/07 08:32:27">
    <title>SYNCore FIFO Model</title>
  </head>

  <body>
  
<center><font face="Arial, Helvetica, sans-serif" size="2"></center>

<a name="wp490773"> </a><h1><div align="center"><font color="Black" face="Arial, Helvetica, sans-serif" size="6">
SYNCore FIFO Model
</font></div></h1>


<a name="wp792067"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
The SYNCore FIFO compiler helps you create FIFO models for your designs. These FIFO models are written out in Verilog and can be synthesized as well as simulated. A testbench is generated for this purpose. 
</font></p>

<a name="wp792069"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
For more information about the SYNCore FIFO compiler, refer to the following:
</font></p>
<ul>

<a name="wp792096"> </a><li><font face="Arial, Helvetica, sans-serif" size="3">The built-in <a  href="SyncFifo_compiler_new.html">FIFO Compiler</a> document, which you access from the<b> SyncFifo Info </b>button.</font></li>

<a name="wp792098"> </a><li><font face="Arial, Helvetica, sans-serif" size="3">The Synplicity tool synthesis tool online help, where you can access information for the following from the online help <b>Contents</b>:</font></li>

<a name="wp792162"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
<div align="left">
<table border="1">
  <caption></caption>
  <tr align="left">    <td>
<a name="wp792198"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
Using the FIFO compiler
</font></div>
</td>
    <td>
<a name="wp792200"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
Synplicity FPGA Synthesis User Guide-&gt; Design Optimization-&gt; Generating IP with SYNCore-&gt; Specifying FIFOs with SYNCore
</font></div>
</td>
</tr>
  <tr align="left">    <td>
<a name="wp792202"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
SYNCore FIFO wizard options
</font></div>
</td>
    <td>
<a name="wp792204"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
Synplicity FPGA Reference Manual-&gt; User Interface Commands-&gt; Run Menu-&gt; SYNCore FIFO Wizard
</font></div>
</td>
</tr>
  <tr align="left">    <td>
<a name="wp792206"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
SYNCore interface
</font></div>
</td>
    <td>
<a name="wp792208"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
Synplicity FPGA Reference Manual-&gt; User Interface Commands-&gt; Run Menu-&gt; SYNCore Interface 
</font></div>
</td>
</tr>
  <tr align="left">    <td>
<a name="wp792210"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
FIFO technical data
</font></div>
</td>
    <td>
<a name="wp792212"> </a><div><font face="Arial, Helvetica, sans-serif" size="3">
Synplicity FPGA Reference Manual-&gt; Utilities-&gt; SYNCore FIFO Compiler
</font></div>
</td>
</tr>
</table>
</div>

</font></p>
<p>&nbsp;</p></ul>

<a name="wp792065"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
For any questions and issues, please contact support at <code><font face="Courier New, Courier, mono">www.solvnet.com .</font></code> 
</font></p>

<a name="wp787639"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">

</font></p>
    
    <hr>
  </body>
</html>
