Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 21:10:23 2020
| Host         : DESKTOP-ENE5C0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[0]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[10]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[4]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[7]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[9]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[0]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[4]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[7]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/Q (HIGH)

 There are 1176 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: change/key_0/inst/key_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_11/inst/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.753     -210.474                     24                 1808        0.058        0.000                      0                 1808       -0.155       -0.155                       1                  1206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
clk_10/inst/clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0                         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                               1.398        0.000                      0                  707        0.058        0.000                      0                  707        3.000        0.000                       0                   462  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
clk_10/inst/clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                             -18.753     -210.474                     24                  246        0.146        0.000                      0                  246        4.500        0.000                       0                   254  
  clk_out2_clk_wiz_0                               0.741        0.000                      0                  237        0.166        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0                              94.164        0.000                      0                   42        0.213        0.000                      0                   42       49.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             8.056        0.000                      0                  469        0.149        0.000                      0                  469        9.022        0.000                       0                   284  
sys_clk_pin                                        5.804        0.000                      0                   65        0.235        0.000                      0                   65        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  PixelClkIO                5.152        0.000                      0                   38        0.092        0.000                      0                   38  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        6.097        0.000                      0                    1        0.095        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.386        0.000                      0                    4        0.425        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.921ns (22.632%)  route 6.567ns (77.368%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.993     7.407    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.120     7.527 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.155     8.682    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.355     9.037 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.762     9.798    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.326    10.124 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.124    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X33Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.031    11.522    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 1.921ns (22.891%)  route 6.471ns (77.109%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.993     7.407    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.120     7.527 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.155     8.682    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.355     9.037 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.666     9.702    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.326    10.028 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.028    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.029    11.520    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 1.921ns (22.932%)  route 6.456ns (77.068%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.993     7.407    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.120     7.527 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_9/O
                         net (fo=4, routed)           1.155     8.682    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X33Y25         LUT5 (Prop_lut5_I1_O)        0.355     9.037 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.651     9.687    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.326    10.013 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.013    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X33Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029    11.520    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 1.718ns (20.659%)  route 6.598ns (79.341%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.856     7.270    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.394 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_17/O
                         net (fo=4, routed)           1.390     8.784    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.146     8.930 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.694     9.624    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.328     9.952 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.952    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.077    11.570    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.928ns (23.478%)  route 6.284ns (76.522%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          2.058     7.473    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.119     7.592 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_8/O
                         net (fo=4, routed)           0.892     8.484    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.362     8.846 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.675     9.521    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.327     9.848 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.848    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.565    11.565    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.568    
                         clock uncertainty           -0.074    11.494    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029    11.523    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.928ns (23.498%)  route 6.277ns (76.502%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          2.058     7.473    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.119     7.592 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_8/O
                         net (fo=4, routed)           0.892     8.484    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.362     8.846 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.668     9.514    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.327     9.841 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.841    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.566    11.566    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.569    
                         clock uncertainty           -0.074    11.495    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    11.526    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 1.866ns (22.690%)  route 6.358ns (77.310%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.932     7.347    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.497 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_23/O
                         net (fo=6, routed)           0.944     8.441    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.348     8.789 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.501     9.289    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.413 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.323     9.736    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.860    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081    11.574    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.812ns (22.327%)  route 6.304ns (77.673%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.856     7.270    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.118     7.388 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_7/O
                         net (fo=6, routed)           0.802     8.190    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.326     8.516 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.312     8.829    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.675     9.628    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.752 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.752    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.566    11.566    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y22         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.569    
                         clock uncertainty           -0.074    11.495    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    11.524    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 1.718ns (21.083%)  route 6.431ns (78.917%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          1.856     7.270    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.394 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_17/O
                         net (fo=4, routed)           1.390     8.784    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.146     8.930 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.527     9.457    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.328     9.785 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.785    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081    11.572    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.492ns (19.636%)  route 6.106ns (80.364%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.636     1.636    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X10Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q
                         net (fo=13, routed)          1.130     3.284    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y[2]
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.150     3.434 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30/O
                         net (fo=9, routed)           0.858     4.292    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_30_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.328     4.620 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.670     5.290    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.414 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=73, routed)          2.017     7.431    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25_n_0
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.555 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_15/O
                         net (fo=6, routed)           0.915     8.470    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.594 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.517     9.111    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.235 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.235    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X32Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y25         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.029    11.520    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.813%)  route 0.248ns (57.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X12Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[3]/Q
                         net (fo=8, routed)           0.063     0.770    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg__0[3]
    SLICE_X13Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.815 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vsync_i_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.185     1.000    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[1]_0
    SLICE_X18Y0          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.832     0.832    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X18Y0          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/CLK
                         clock pessimism             -0.005     0.827    
    SLICE_X18Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.942    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.909%)  route 0.195ns (58.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/Q
                         net (fo=12, routed)          0.195     0.902    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.909%)  route 0.195ns (58.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[1]/Q
                         net (fo=12, routed)          0.195     0.902    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.656%)  route 0.206ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/Q
                         net (fo=8, routed)           0.206     0.912    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.656%)  route 0.206ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[5]/Q
                         net (fo=8, routed)           0.206     0.912    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.850%)  route 0.213ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/Q
                         net (fo=10, routed)          0.213     0.919    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.850%)  route 0.213ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X31Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[3]/Q
                         net (fo=10, routed)          0.213     0.919    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.807    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.549%)  route 0.127ns (47.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X29Y3          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/Q
                         net (fo=4, routed)           0.127     0.834    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i[5]
    SLICE_X30Y3          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.835     0.835    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X30Y3          SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[21]_srl2/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.716    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.568     0.568    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.764    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.075     0.643    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.141     0.708 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.773    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X4Y40          FDPE (Hold_fdpe_C_D)         0.075     0.642    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y20     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y1       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[44]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[45]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[46]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[47]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[48]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[50]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y2       MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[51]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack      -18.753ns,  Total Violation     -210.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.753ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.711ns  (logic 17.278ns (60.179%)  route 11.433ns (39.821%))
  Logic Levels:           53  (CARRY4=43 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 7.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.125 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.125    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.239 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.239    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.462 r  change/RGB2HSV_0/HSV_H_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.462    change/RGB2HSV_0/HSV_H_reg[8]_i_1_n_7
    SLICE_X21Y32         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.491     7.221    change/RGB2HSV_0/clk_out1
    SLICE_X21Y32         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[8]/C
                         clock pessimism              0.500     7.721    
                         clock uncertainty           -0.074     7.647    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)        0.062     7.709    change/RGB2HSV_0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                         -26.462    
  -------------------------------------------------------------------
                         slack                                -18.753    

Slack (VIOLATED) :        -18.752ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.708ns  (logic 17.275ns (60.175%)  route 11.433ns (39.825%))
  Logic Levels:           52  (CARRY4=42 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 7.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.125 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.125    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.459 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.459    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_6
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.489     7.219    change/RGB2HSV_0/clk_out1
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[5]/C
                         clock pessimism              0.500     7.719    
                         clock uncertainty           -0.074     7.645    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062     7.707    change/RGB2HSV_0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                         -26.459    
  -------------------------------------------------------------------
                         slack                                -18.752    

Slack (VIOLATED) :        -18.731ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.687ns  (logic 17.254ns (60.146%)  route 11.433ns (39.854%))
  Logic Levels:           52  (CARRY4=42 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 7.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.125 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.125    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.438 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.438    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_4
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.489     7.219    change/RGB2HSV_0/clk_out1
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[7]/C
                         clock pessimism              0.500     7.719    
                         clock uncertainty           -0.074     7.645    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062     7.707    change/RGB2HSV_0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                -18.731    

Slack (VIOLATED) :        -18.657ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.613ns  (logic 17.180ns (60.043%)  route 11.433ns (39.957%))
  Logic Levels:           52  (CARRY4=42 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 7.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.125 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.125    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.364 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.364    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_5
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.489     7.219    change/RGB2HSV_0/clk_out1
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[6]/C
                         clock pessimism              0.500     7.719    
                         clock uncertainty           -0.074     7.645    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062     7.707    change/RGB2HSV_0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                         -26.364    
  -------------------------------------------------------------------
                         slack                                -18.657    

Slack (VIOLATED) :        -18.641ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.597ns  (logic 17.164ns (60.020%)  route 11.433ns (39.980%))
  Logic Levels:           52  (CARRY4=42 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 7.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.125 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.125    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.348 r  change/RGB2HSV_0/HSV_H_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.348    change/RGB2HSV_0/HSV_H_reg[7]_i_1_n_7
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.489     7.219    change/RGB2HSV_0/clk_out1
    SLICE_X21Y31         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[4]/C
                         clock pessimism              0.500     7.719    
                         clock uncertainty           -0.074     7.645    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062     7.707    change/RGB2HSV_0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                         -26.348    
  -------------------------------------------------------------------
                         slack                                -18.641    

Slack (VIOLATED) :        -18.493ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.448ns  (logic 17.015ns (59.811%)  route 11.433ns (40.189%))
  Logic Levels:           51  (CARRY4=41 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 7.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.199 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.199    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_4
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.488     7.218    change/RGB2HSV_0/clk_out1
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[3]/C
                         clock pessimism              0.500     7.718    
                         clock uncertainty           -0.074     7.644    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062     7.706    change/RGB2HSV_0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                         -26.199    
  -------------------------------------------------------------------
                         slack                                -18.493    

Slack (VIOLATED) :        -18.434ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.389ns  (logic 16.956ns (59.727%)  route 11.433ns (40.273%))
  Logic Levels:           51  (CARRY4=41 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 7.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    26.140 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.140    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_5
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.488     7.218    change/RGB2HSV_0/clk_out1
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[2]/C
                         clock pessimism              0.500     7.718    
                         clock uncertainty           -0.074     7.644    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062     7.706    change/RGB2HSV_0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                -18.434    

Slack (VIOLATED) :        -18.311ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.266ns  (logic 16.833ns (59.552%)  route 11.433ns (40.448%))
  Logic Levels:           51  (CARRY4=41 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 7.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    26.017 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.017    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_6
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.488     7.218    change/RGB2HSV_0/clk_out1
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[1]/C
                         clock pessimism              0.500     7.718    
                         clock uncertainty           -0.074     7.644    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062     7.706    change/RGB2HSV_0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                -18.311    

Slack (VIOLATED) :        -18.134ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.089ns  (logic 16.656ns (59.297%)  route 11.433ns (40.703%))
  Logic Levels:           51  (CARRY4=41 LUT1=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 7.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.601    -2.249    change/RGB2HSV_0/clk_out1
    SLICE_X21Y23         FDRE                                         r  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  change/RGB2HSV_0/HSV_Divisior_H_reg[0]/Q
                         net (fo=20, routed)          0.784    -1.009    change/RGB2HSV_0/HSV_Divisior_H[0]
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    -0.885 r  change/RGB2HSV_0/HSV_H[8]_i_84/O
                         net (fo=13, routed)          0.661    -0.224    change/RGB2HSV_0/HSV_H[8]_i_84_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I1_O)        0.124    -0.100 r  change/RGB2HSV_0/HSV_H[8]_i_83/O
                         net (fo=1, routed)           0.394     0.294    change/RGB2HSV_0/HSV_H[8]_i_83_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  change/RGB2HSV_0/HSV_H_reg[8]_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.950    change/RGB2HSV_0/HSV_H_reg[8]_i_58_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  change/RGB2HSV_0/HSV_H_reg[8]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.064    change/RGB2HSV_0/HSV_H_reg[8]_i_55_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.335 r  change/RGB2HSV_0/HSV_H_reg[8]_i_54/CO[0]
                         net (fo=11, routed)          0.604     1.939    change/RGB2HSV_0/CO[0]
    SLICE_X19Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     2.768 r  change/RGB2HSV_0/HSV_H_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.768    change/RGB2HSV_0/HSV_H_reg[8]_i_46_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  change/RGB2HSV_0/HSV_H_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.882    change/RGB2HSV_0/HSV_H_reg[8]_i_43_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.039 r  change/RGB2HSV_0/HSV_H_reg[8]_i_42/CO[1]
                         net (fo=11, routed)          0.681     3.720    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.329     4.049 r  change/RGB2HSV_0/HSV_H[8]_i_53/O
                         net (fo=1, routed)           0.000     4.049    change/RGB2HSV_0/HSV_H[8]_i_53_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.582 r  change/RGB2HSV_0/HSV_H_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.009     4.591    change/RGB2HSV_0/HSV_H_reg[8]_i_34_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.708 r  change/RGB2HSV_0/HSV_H_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.708    change/RGB2HSV_0/HSV_H_reg[8]_i_31_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.865 r  change/RGB2HSV_0/HSV_H_reg[8]_i_30/CO[1]
                         net (fo=11, routed)          0.673     5.538    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X21Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.326 r  change/RGB2HSV_0/HSV_H_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.009     6.335    change/RGB2HSV_0/HSV_H_reg[8]_i_19_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  change/RGB2HSV_0/HSV_H_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.449    change/RGB2HSV_0/HSV_H_reg[8]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.606 r  change/RGB2HSV_0/HSV_H_reg[8]_i_15/CO[1]
                         net (fo=11, routed)          0.521     7.127    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_4[0]
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.329     7.456 r  change/RGB2HSV_0/HSV_H[8]_i_29/O
                         net (fo=1, routed)           0.000     7.456    change/RGB2HSV_0/HSV_H[8]_i_29_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.006 r  change/RGB2HSV_0/HSV_H_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.006    change/RGB2HSV_0/HSV_H_reg[8]_i_10_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  change/RGB2HSV_0/HSV_H_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.120    change/RGB2HSV_0/HSV_H_reg[8]_i_6_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.277 r  change/RGB2HSV_0/HSV_H_reg[8]_i_5/CO[1]
                         net (fo=11, routed)          0.810     9.087    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_6[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     9.872 r  change/RGB2HSV_0/HSV_H_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.872    change/RGB2HSV_0/HSV_H_reg[8]_i_9_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  change/RGB2HSV_0/HSV_H_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    change/RGB2HSV_0/HSV_H_reg[8]_i_4_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.143 r  change/RGB2HSV_0/HSV_H_reg[8]_i_3/CO[1]
                         net (fo=12, routed)          0.821    10.964    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_8[0]
    SLICE_X27Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.749 r  change/RGB2HSV_0/HSV_H_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.749    change/RGB2HSV_0/HSV_H_reg[7]_i_26_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  change/RGB2HSV_0/HSV_H_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.863    change/RGB2HSV_0/HSV_H_reg[7]_i_14_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.020 r  change/RGB2HSV_0/HSV_H_reg[7]_i_10/CO[1]
                         net (fo=13, routed)          0.719    12.739    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_10[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.068 r  change/RGB2HSV_0/HSV_H[7]_i_51/O
                         net (fo=1, routed)           0.000    13.068    change/RGB2HSV_0/HSV_H[7]_i_51_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.618 r  change/RGB2HSV_0/HSV_H_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.618    change/RGB2HSV_0/HSV_H_reg[7]_i_31_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.732 r  change/RGB2HSV_0/HSV_H_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    13.741    change/RGB2HSV_0/HSV_H_reg[7]_i_17_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.898 r  change/RGB2HSV_0/HSV_H_reg[7]_i_11/CO[1]
                         net (fo=13, routed)          0.582    14.480    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_12[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.809 r  change/RGB2HSV_0/HSV_H[7]_i_54/O
                         net (fo=1, routed)           0.000    14.809    change/RGB2HSV_0/HSV_H[7]_i_54_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.342 r  change/RGB2HSV_0/HSV_H_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.009    15.351    change/RGB2HSV_0/HSV_H_reg[7]_i_36_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.570 r  change/RGB2HSV_0/HSV_H_reg[7]_i_20/O[0]
                         net (fo=2, routed)           0.770    16.340    change/RGB2HSV_0/HSV_H_reg[7]_i_20_n_7
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.295    16.635 r  change/RGB2HSV_0/HSV_H[7]_i_44/O
                         net (fo=1, routed)           0.000    16.635    change/RGB2HSV_0/HSV_H[7]_i_44_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.168 r  change/RGB2HSV_0/HSV_H_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.168    change/RGB2HSV_0/HSV_H_reg[7]_i_23_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.325 r  change/RGB2HSV_0/HSV_H_reg[7]_i_13/CO[1]
                         net (fo=13, routed)          0.851    18.176    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_16[0]
    SLICE_X20Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.964 r  change/RGB2HSV_0/HSV_H_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.964    change/RGB2HSV_0/HSV_H_reg[3]_i_25_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.078 r  change/RGB2HSV_0/HSV_H_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.078    change/RGB2HSV_0/HSV_H_reg[3]_i_14_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.235 r  change/RGB2HSV_0/HSV_H_reg[3]_i_10/CO[1]
                         net (fo=13, routed)          0.701    19.935    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_18[0]
    SLICE_X19Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.720 r  change/RGB2HSV_0/HSV_H_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.720    change/RGB2HSV_0/HSV_H_reg[3]_i_30_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  change/RGB2HSV_0/HSV_H_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.834    change/RGB2HSV_0/HSV_H_reg[3]_i_17_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.991 r  change/RGB2HSV_0/HSV_H_reg[3]_i_11/CO[1]
                         net (fo=13, routed)          0.680    21.671    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_20[0]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329    22.000 r  change/RGB2HSV_0/HSV_H[3]_i_53/O
                         net (fo=1, routed)           0.000    22.000    change/RGB2HSV_0/HSV_H[3]_i_53_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.533 r  change/RGB2HSV_0/HSV_H_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.533    change/RGB2HSV_0/HSV_H_reg[3]_i_35_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.650 r  change/RGB2HSV_0/HSV_H_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.650    change/RGB2HSV_0/HSV_H_reg[3]_i_20_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  change/RGB2HSV_0/HSV_H_reg[3]_i_12/CO[1]
                         net (fo=13, routed)          0.741    23.548    change/RGB2HSV_0/HSV_Divisior_H_reg[7]_22[0]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.332    23.880 r  change/RGB2HSV_0/HSV_H[3]_i_56/O
                         net (fo=1, routed)           0.000    23.880    change/RGB2HSV_0/HSV_H[3]_i_56_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.430 r  change/RGB2HSV_0/HSV_H_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.430    change/RGB2HSV_0/HSV_H_reg[3]_i_40_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.544 r  change/RGB2HSV_0/HSV_H_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.544    change/RGB2HSV_0/HSV_H_reg[3]_i_23_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.815 f  change/RGB2HSV_0/HSV_H_reg[3]_i_13/CO[0]
                         net (fo=2, routed)           0.405    25.220    change/RGB2HSV_0/Res_H[0]
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.373    25.593 r  change/RGB2HSV_0/HSV_H[3]_i_9/O
                         net (fo=1, routed)           0.000    25.593    change/RGB2HSV_0/HSV_H[3]_i_9_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.840 r  change/RGB2HSV_0/HSV_H_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.840    change/RGB2HSV_0/HSV_H_reg[3]_i_1_n_7
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.488     7.218    change/RGB2HSV_0/clk_out1
    SLICE_X21Y30         FDRE                                         r  change/RGB2HSV_0/HSV_H_reg[0]/C
                         clock pessimism              0.500     7.718    
                         clock uncertainty           -0.074     7.644    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062     7.706    change/RGB2HSV_0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                         -25.840    
  -------------------------------------------------------------------
                         slack                                -18.134    

Slack (VIOLATED) :        -3.220ns  (required time - arrival time)
  Source:                 change/RGB2HSV_0/Reg_RGB_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change/RGB2HSV_0/HSV_Dividend_H_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 6.390ns (48.886%)  route 6.681ns (51.114%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.604    -2.246    change/RGB2HSV_0/clk_out1
    SLICE_X28Y24         FDRE                                         r  change/RGB2HSV_0/Reg_RGB_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.728 r  change/RGB2HSV_0/Reg_RGB_G_reg[2]/Q
                         net (fo=11, routed)          1.204    -0.524    change/RGB2HSV_0/Reg_RGB_G[2]
    SLICE_X29Y23         LUT4 (Prop_lut4_I3_O)        0.124    -0.400 f  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_5/O
                         net (fo=1, routed)           0.453     0.053    change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_5_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.177 f  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_3/O
                         net (fo=1, routed)           0.296     0.473    change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_3_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I4_O)        0.124     0.597 r  change/RGB2HSV_0/HSV_Data_Tmp_H[3]_i_2/O
                         net (fo=9, routed)           0.921     1.518    change/RGB2HSV_0/HSV_Dividend_H1
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.124     1.642 r  change/RGB2HSV_0/HSV_Dividend_H0_i_30/O
                         net (fo=22, routed)          1.361     3.003    change/RGB2HSV_0/HSV_Dividend_H0_i_30_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.127 r  change/RGB2HSV_0/HSV_Dividend_H0_i_23/O
                         net (fo=2, routed)           0.743     3.871    change/RGB2HSV_0/HSV_Dividend_H0_i_23_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.995 r  change/RGB2HSV_0/HSV_Dividend_H0_i_27/O
                         net (fo=1, routed)           0.000     3.995    change/RGB2HSV_0/HSV_Dividend_H0_i_27_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.508 r  change/RGB2HSV_0/HSV_Dividend_H0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.508    change/RGB2HSV_0/HSV_Dividend_H0_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.625 r  change/RGB2HSV_0/HSV_Dividend_H0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.625    change/RGB2HSV_0/HSV_Dividend_H0_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.742 r  change/RGB2HSV_0/HSV_Dividend_H0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.742    change/RGB2HSV_0/HSV_Dividend_H0_i_2_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.981 r  change/RGB2HSV_0/HSV_Dividend_H0_i_1/O[2]
                         net (fo=1, routed)           0.590     5.570    change/RGB2HSV_0/A[14]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.018     9.588 r  change/RGB2HSV_0/HSV_Dividend_H0/P[12]
                         net (fo=1, routed)           1.113    10.701    change/RGB2HSV_0/HSV_Dividend_H0_n_93
    SLICE_X17Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  change/RGB2HSV_0/HSV_Dividend_H[12]_i_1/O
                         net (fo=1, routed)           0.000    10.825    change/RGB2HSV_0/HSV_Dividend_H[12]_i_1_n_0
    SLICE_X17Y25         FDRE                                         r  change/RGB2HSV_0/HSV_Dividend_H_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162    11.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     4.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     5.639    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.730 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.493     7.223    change/RGB2HSV_0/clk_out1
    SLICE_X17Y25         FDRE                                         r  change/RGB2HSV_0/HSV_Dividend_H_reg[12]/C
                         clock pessimism              0.428     7.651    
                         clock uncertainty           -0.074     7.577    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.029     7.606    change/RGB2HSV_0/HSV_Dividend_H_reg[12]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 -3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.566    -0.760    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y36          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  MIPI_Camera_Driver/OV5647/data_o_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.504    MIPI_Camera_Driver/data_o[7]
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
                         clock pessimism              0.456    -0.727    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.076    -0.651    MIPI_Camera_Driver/data_w_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.566    -0.760    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y35          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  MIPI_Camera_Driver/OV5647/data_o_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.502    MIPI_Camera_Driver/data_o[11]
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[3]/C
                         clock pessimism              0.456    -0.727    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.071    -0.656    MIPI_Camera_Driver/reg_addr_l_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.610%)  route 0.104ns (42.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X4Y36          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  MIPI_Camera_Driver/OV5647/data_o_reg[16]/Q
                         net (fo=1, routed)           0.104    -0.517    MIPI_Camera_Driver/data_o[16]
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[0]/C
                         clock pessimism              0.436    -0.747    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.076    -0.671    MIPI_Camera_Driver/reg_addr_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.897%)  route 0.116ns (45.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.566    -0.760    MIPI_Camera_Driver/clk_out1
    SLICE_X3Y34          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.503    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[6]
    SLICE_X4Y33          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.831    -1.185    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y33          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.456    -0.729    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.072    -0.657    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.566    -0.760    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X3Y35          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  MIPI_Camera_Driver/OV5647/data_o_reg[9]/Q
                         net (fo=1, routed)           0.120    -0.499    MIPI_Camera_Driver/data_o[9]
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[1]/C
                         clock pessimism              0.456    -0.727    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.072    -0.655    MIPI_Camera_Driver/reg_addr_l_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.848%)  route 0.121ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/clk_out1
    SLICE_X7Y34          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  MIPI_Camera_Driver/reg_addr_h_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.500    MIPI_Camera_IIC/buf_reg_addr_h_reg[6]_0[4]
    SLICE_X8Y34          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.830    -1.186    MIPI_Camera_IIC/clk_out1
    SLICE_X8Y34          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[4]/C
                         clock pessimism              0.456    -0.730    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.070    -0.660    MIPI_Camera_IIC/buf_reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X5Y36          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  MIPI_Camera_Driver/OV5647/data_o_reg[19]/Q
                         net (fo=1, routed)           0.101    -0.520    MIPI_Camera_Driver/data_o[19]
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[3]/C
                         clock pessimism              0.436    -0.747    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.053    -0.694    MIPI_Camera_Driver/reg_addr_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y36          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.511    MIPI_Camera_Driver/data_o[13]
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y36          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.434    -0.749    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.064    -0.685    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y35          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.621 r  MIPI_Camera_Driver/reg_addr_l_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.502    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]_0[0]
    SLICE_X5Y35          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -1.183    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y35          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[0]/C
                         clock pessimism              0.434    -0.749    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.066    -0.683    MIPI_Camera_IIC/buf_reg_addr_l_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.973%)  route 0.119ns (42.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.762    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y34          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.598 r  MIPI_Camera_Driver/reg_addr_h_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.479    MIPI_Camera_IIC/buf_reg_addr_h_reg[6]_0[5]
    SLICE_X8Y34          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.830    -1.186    MIPI_Camera_IIC/clk_out1
    SLICE_X8Y34          FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_h_reg[5]/C
                         clock pessimism              0.456    -0.730    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.066    -0.664    MIPI_Camera_IIC/buf_reg_addr_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y36      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X20Y34     RGB_LED_control_0/B_Out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y32     RGB_LED_control_0/B_Out_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y35      MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y35      MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y34     RGB_LED_control_0/B_Out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y34     RGB_LED_control_0/B_Out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y34     RGB_LED_control_0/B_Out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y34     RGB_LED_control_0/B_Out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.730ns (46.469%)  route 1.993ns (53.531%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 2.231 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.801     1.494    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.501     2.231    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.500     2.731    
                         clock uncertainty           -0.067     2.664    
    SLICE_X9Y26          FDSE (Setup_fdse_C_S)       -0.429     2.235    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.730ns (47.344%)  route 1.924ns (52.656%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 2.229 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.733     1.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.499     2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.500     2.729    
                         clock uncertainty           -0.067     2.662    
    SLICE_X9Y25          FDSE (Setup_fdse_C_S)       -0.429     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.730ns (47.344%)  route 1.924ns (52.656%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 2.229 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.733     1.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.499     2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.500     2.729    
                         clock uncertainty           -0.067     2.662    
    SLICE_X9Y25          FDSE (Setup_fdse_C_S)       -0.429     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.730ns (47.344%)  route 1.924ns (52.656%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 2.229 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.733     1.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.499     2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.500     2.729    
                         clock uncertainty           -0.067     2.662    
    SLICE_X9Y25          FDSE (Setup_fdse_C_S)       -0.429     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.730ns (47.344%)  route 1.924ns (52.656%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 2.229 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.733     1.425    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.499     2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.500     2.729    
                         clock uncertainty           -0.067     2.662    
    SLICE_X9Y25          FDSE (Setup_fdse_C_S)       -0.429     2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.819    -0.958    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[17]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124    -0.834 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124    -0.309 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.558     0.249    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     0.373 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.885     1.258    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524     2.141    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.819    -0.958    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[17]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124    -0.834 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124    -0.309 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.558     0.249    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     0.373 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.885     1.258    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524     2.141    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.819    -0.958    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[17]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124    -0.834 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124    -0.309 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.558     0.249    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     0.373 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.885     1.258    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524     2.141    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[8]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -2.233    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.819    -0.958    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/acc_cnt[17]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124    -0.834 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.401    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124    -0.309 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.558     0.249    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     0.373 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.885     1.258    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524     2.141    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.730ns (49.554%)  route 1.761ns (50.446%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 2.232 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -2.229    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.773 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.674    -1.099    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124    -0.975 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.975    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.302 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.302    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.145 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.509     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     0.693 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.570     1.262    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162     6.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -0.967 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     0.639    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.730 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     2.232    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.500     2.732    
                         clock uncertainty           -0.067     2.665    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     2.236    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  0.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.527    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.048    -0.479 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.479    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[5]_i_2_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.107    -0.645    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.769    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.128    -0.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/req_i
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -1.194    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism              0.456    -0.738    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070    -0.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.526    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.045    -0.481 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.660    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.527    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.045    -0.482 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[4]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -1.188    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism              0.436    -0.752    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091    -0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.768    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.094    -0.510    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -1.192    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.437    -0.755    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.055    -0.700    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.769    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.605 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.119    -0.486    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -1.193    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism              0.437    -0.756    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072    -0.684    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.765    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.637 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.533    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.099    -0.434 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.434    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -1.189    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism              0.437    -0.752    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.632    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.314%)  route 0.145ns (50.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.766    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.145    -0.480    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -1.189    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                         clock pessimism              0.437    -0.752    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.066    -0.686    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.780%)  route 0.125ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.766    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.455 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -1.190    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.437    -0.753    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.365%)  route 0.127ns (40.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.766    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.127    -0.497    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.452 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -1.190    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.437    -0.753    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.661    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y21      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/invers_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y31      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/invers_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.164ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.014ns (18.052%)  route 4.603ns (81.948%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.712 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          1.021    -0.691    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.567 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2/O
                         net (fo=5, routed)           0.855     0.288    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.412 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5/O
                         net (fo=1, routed)           1.066     1.478    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           1.132     2.734    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.858 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.529     3.387    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_2_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)       -0.062    97.552    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 94.164    

Slack (MET) :             94.299ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.179ns (22.109%)  route 4.154ns (77.891%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 97.230 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.752 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/Q
                         net (fo=11, routed)          0.911    -0.841    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[4]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.301    -0.540 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=3, routed)           0.826     0.286    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.410 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2/O
                         net (fo=5, routed)           0.809     1.219    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.343 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_3/O
                         net (fo=2, routed)           0.955     2.299    RGB_LED_control_0/Driver_SK6805_0/Send_State0
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.451 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.652     3.103    RGB_LED_control_0/Driver_SK6805_0/Send_State[1]_i_1_n_0
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.500    97.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                         clock pessimism              0.515    97.745    
                         clock uncertainty           -0.111    97.635    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)       -0.233    97.402    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.402    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 94.299    

Slack (MET) :             94.984ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.027ns (22.067%)  route 3.627ns (77.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.752 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/Q
                         net (fo=11, routed)          0.911    -0.841    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[4]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.301    -0.540 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=3, routed)           0.826     0.286    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.410 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2/O
                         net (fo=5, routed)           0.971     1.381    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.124     1.505 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.919     2.424    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_CE)      -0.205    97.409    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 94.984    

Slack (MET) :             94.984ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.027ns (22.067%)  route 3.627ns (77.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.752 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/Q
                         net (fo=11, routed)          0.911    -0.841    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[4]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.301    -0.540 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=3, routed)           0.826     0.286    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.410 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2/O
                         net (fo=5, routed)           0.971     1.381    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.124     1.505 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.919     2.424    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_CE)      -0.205    97.409    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 94.984    

Slack (MET) :             94.984ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.027ns (22.067%)  route 3.627ns (77.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.752 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/Q
                         net (fo=11, routed)          0.911    -0.841    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[4]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.301    -0.540 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=3, routed)           0.826     0.286    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.410 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2/O
                         net (fo=5, routed)           0.971     1.381    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.124     1.505 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.919     2.424    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_CE)      -0.205    97.409    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 94.984    

Slack (MET) :             94.984ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.027ns (22.067%)  route 3.627ns (77.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.752 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/Q
                         net (fo=11, routed)          0.911    -0.841    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[4]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.301    -0.540 f  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2/O
                         net (fo=3, routed)           0.826     0.286    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]_i_2_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.410 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2/O
                         net (fo=5, routed)           0.971     1.381    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_2_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.124     1.505 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1/O
                         net (fo=9, routed)           0.919     2.424    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_CE)      -0.205    97.409    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 94.984    

Slack (MET) :             95.022ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.014ns (20.895%)  route 3.839ns (79.105%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.712 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          1.021    -0.691    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.567 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2/O
                         net (fo=5, routed)           0.855     0.288    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.412 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5/O
                         net (fo=1, routed)           1.066     1.478    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.897     2.499    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.623    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)        0.031    97.645    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.645    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                 95.022    

Slack (MET) :             95.111ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.014ns (21.292%)  route 3.748ns (78.708%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.775ns = ( 97.225 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.712 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          1.021    -0.691    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.567 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2/O
                         net (fo=5, routed)           0.855     0.288    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.412 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5/O
                         net (fo=1, routed)           1.066     1.478    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.806     2.408    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X20Y37         LUT3 (Prop_lut3_I0_O)        0.124     2.532 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.532    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[1]_i_1_n_0
    SLICE_X20Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.495    97.225    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X20Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                         clock pessimism              0.500    97.725    
                         clock uncertainty           -0.111    97.615    
    SLICE_X20Y37         FDCE (Setup_fdce_C_D)        0.029    97.644    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.644    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 95.111    

Slack (MET) :             95.190ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.014ns (21.654%)  route 3.669ns (78.346%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.712 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          1.021    -0.691    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.567 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2/O
                         net (fo=5, routed)           0.855     0.288    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.412 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5/O
                         net (fo=1, routed)           1.066     1.478    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.727     2.329    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.453 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.453    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[5]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)        0.029    97.643    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.643    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 95.190    

Slack (MET) :             95.242ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.008ns (21.553%)  route 3.669ns (78.447%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 97.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233     1.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -5.631 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -3.946    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.620    -2.230    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.712 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          1.021    -0.691    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.567 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2/O
                         net (fo=5, routed)           0.855     0.288    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_2_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.412 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5/O
                         net (fo=1, routed)           1.066     1.478    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_5_n_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.727     2.329    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[8]_i_4_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I0_O)        0.118     2.447 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.447    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.494    97.224    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism              0.500    97.724    
                         clock uncertainty           -0.111    97.614    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)        0.075    97.689    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.689    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                 95.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.563    -0.763    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.148    -0.615 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/Q
                         net (fo=7, routed)           0.088    -0.526    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[7]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.098    -0.428 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.428    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[9]_i_2_n_0
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.833    -1.183    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
                         clock pessimism              0.420    -0.763    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.121    -0.642    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.558    -0.768    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.128    -0.640 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.096    -0.543    RGB_LED_control_0/Driver_SK6805_0/Cnt[6]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.099    -0.444 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[7]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.826    -1.190    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
                         clock pessimism              0.422    -0.768    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.092    -0.676    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.589%)  route 0.160ns (43.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.563    -0.763    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.599 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.438    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[6]
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.393 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.393    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[8]_i_1_n_0
    SLICE_X22Y41         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.833    -1.183    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y41         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[8]/C
                         clock pessimism              0.436    -0.747    
    SLICE_X22Y41         FDCE (Hold_fdce_C_D)         0.121    -0.626    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.610%)  route 0.168ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.559    -0.767    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X20Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/Q
                         net (fo=13, routed)          0.168    -0.458    RGB_LED_control_0/Driver_SK6805_0/Cnt[1]
    SLICE_X20Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.413 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[4]_i_1_n_0
    SLICE_X20Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.826    -1.190    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X20Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
                         clock pessimism              0.437    -0.753    
    SLICE_X20Y36         FDCE (Hold_fdce_C_D)         0.092    -0.661    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.563    -0.763    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.599 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.412    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[6]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.043    -0.369 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[7]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.833    -1.183    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/C
                         clock pessimism              0.420    -0.763    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.131    -0.632    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.454%)  route 0.183ns (49.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.563    -0.763    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X23Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.622 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.439    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[2]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.394 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[3]_i_1_n_0
    SLICE_X23Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.832    -1.184    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X23Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]/C
                         clock pessimism              0.436    -0.748    
    SLICE_X23Y39         FDCE (Hold_fdce_C_D)         0.091    -0.657    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.559    -0.767    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.457    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.412    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.827    -1.189    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.422    -0.767    
    SLICE_X21Y37         FDCE (Hold_fdce_C_D)         0.091    -0.676    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.581%)  route 0.196ns (48.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.562    -0.764    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y39         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.600 f  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[1]/Q
                         net (fo=10, routed)          0.196    -0.404    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg_n_0_[1]
    SLICE_X22Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.359 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[5]_i_1_n_0
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.833    -1.183    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y40         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/C
                         clock pessimism              0.436    -0.747    
    SLICE_X22Y40         FDCE (Hold_fdce_C_D)         0.121    -0.626    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.563    -0.763    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.599 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.412    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[6]
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.367 r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt[6]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.833    -1.183    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X22Y42         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
                         clock pessimism              0.420    -0.763    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.120    -0.643    RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.558    -0.768    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/Q
                         net (fo=8, routed)           0.204    -0.423    RGB_LED_control_0/Driver_SK6805_0/Cnt[5]
    SLICE_X19Y36         LUT5 (Prop_lut5_I2_O)        0.042    -0.381 r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt[6]_i_1_n_0
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.826    -1.190    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X19Y36         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
                         clock pessimism              0.422    -0.768    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.107    -0.661    RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X23Y40     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y42     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y42     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y41     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X22Y42     RGB_LED_control_0/Driver_SK6805_0/Send_Cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y36     RGB_LED_control_0/Driver_SK6805_0/Data_Cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y39     RGB_LED_control_0/Driver_SK6805_0/LED_IO_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y7  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.193ns  (logic 0.422ns (35.384%)  route 0.771ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.771    22.011    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.216    30.068    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.068    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.238ns  (logic 0.459ns (37.081%)  route 0.779ns (62.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.779    22.065    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.061    30.227    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -22.065    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.200ns  (logic 0.459ns (38.248%)  route 0.741ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.741    22.019    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -22.019    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.914ns  (logic 0.422ns (46.169%)  route 0.492ns (53.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.422    21.249 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.492    21.741    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.270    30.018    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.019    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.347%)  route 0.576ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.576    21.854    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                  8.337    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.030ns  (logic 0.459ns (44.568%)  route 0.571ns (55.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.571    21.857    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.093    30.195    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.196    
                         arrival time                         -21.857    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.809ns  (logic 0.422ns (52.157%)  route 0.387ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.422    21.249 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.387    21.636    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.234    30.055    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.055    
                         arrival time                         -21.636    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.809ns  (logic 0.422ns (52.157%)  route 0.387ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.387    21.628    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.234    30.050    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.050    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.935ns  (logic 0.459ns (49.093%)  route 0.476ns (50.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.476    21.762    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.067    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.937ns  (logic 0.459ns (48.990%)  route 0.478ns (51.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.478    21.764    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.058    30.230    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                         -21.764    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.983%)  route 0.345ns (71.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X8Y8           FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/Q
                         net (fo=12, routed)          0.345     3.986    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg_n_0_[0]
    SLICE_X20Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.832     4.927    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X20Y0          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[1]/C
                         clock pessimism             -1.165     3.762    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.075     3.837    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.885%)  route 0.228ns (58.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X30Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     3.665 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/Q
                         net (fo=3, routed)           0.228     3.892    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     4.971    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.413     3.558    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.741    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     3.633 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/Q
                         net (fo=1, routed)           0.059     3.692    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[6]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/C
                         clock pessimism             -1.416     3.518    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.022     3.540    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.561%)  route 0.231ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X30Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     3.665 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/Q
                         net (fo=7, routed)           0.231     3.895    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     4.971    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.413     3.558    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.741    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X6Y11          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     3.665 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.056     3.721    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[5]
    SLICE_X6Y11          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.836     4.931    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X6Y11          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]/C
                         clock pessimism             -1.430     3.501    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.064     3.565    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.102     3.743    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X3Y16          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.832     4.927    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y16          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.413     3.514    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.066     3.580    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.622%)  route 0.132ns (48.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X7Y11          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[3]/Q
                         net (fo=9, routed)           0.132     3.774    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[3]
    SLICE_X8Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.834     4.929    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X8Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
                         clock pessimism             -1.394     3.535    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.075     3.610    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/Q
                         net (fo=1, routed)           0.112     3.758    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[2]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][18]/C
                         clock pessimism             -1.416     3.518    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.072     3.590    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/Q
                         net (fo=1, routed)           0.116     3.762    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[3]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/C
                         clock pessimism             -1.416     3.518    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.075     3.593    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.128ns (17.786%)  route 0.592ns (82.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.566     3.501    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X7Y11          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.128     3.629 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/Q
                         net (fo=1, routed)           0.592     4.220    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.876     4.971    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.165     3.806    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     4.049    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y17    MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.472ns (43.904%)  route 1.881ns (56.096%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 12.971 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.915     6.636    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.610    12.971    clk_11/inst/clk_100MHz
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[24]/C
                         clock pessimism              0.122    13.093    
                         clock uncertainty           -0.035    13.057    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.618    12.439    clk_11/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.472ns (43.904%)  route 1.881ns (56.096%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 12.971 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.915     6.636    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.610    12.971    clk_11/inst/clk_100MHz
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[25]/C
                         clock pessimism              0.122    13.093    
                         clock uncertainty           -0.035    13.057    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.618    12.439    clk_11/inst/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.472ns (43.904%)  route 1.881ns (56.096%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 12.971 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.915     6.636    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.610    12.971    clk_11/inst/clk_100MHz
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[26]/C
                         clock pessimism              0.122    13.093    
                         clock uncertainty           -0.035    13.057    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.618    12.439    clk_11/inst/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.472ns (43.904%)  route 1.881ns (56.096%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 12.971 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.915     6.636    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.610    12.971    clk_11/inst/clk_100MHz
    SLICE_X12Y23         FDRE                                         r  clk_11/inst/Count_reg[27]/C
                         clock pessimism              0.122    13.093    
                         clock uncertainty           -0.035    13.057    
    SLICE_X12Y23         FDRE (Setup_fdre_C_R)       -0.618    12.439    clk_11/inst/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.320ns (40.377%)  route 1.949ns (59.623%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.919     3.350    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  clk_11/inst/Count_reg[6]/Q
                         net (fo=2, routed)           0.969     4.775    clk_11/inst/Count_reg[6]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.899 r  clk_11/inst/Count0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.899    clk_11/inst/Count0_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.297 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.297    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.411    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.639 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.980     6.619    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.598    12.959    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[0]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.618    12.428    clk_11/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.320ns (40.377%)  route 1.949ns (59.623%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.919     3.350    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  clk_11/inst/Count_reg[6]/Q
                         net (fo=2, routed)           0.969     4.775    clk_11/inst/Count_reg[6]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.899 r  clk_11/inst/Count0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.899    clk_11/inst/Count0_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.297 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.297    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.411    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.639 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.980     6.619    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.598    12.959    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[1]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.618    12.428    clk_11/inst/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.320ns (40.377%)  route 1.949ns (59.623%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.919     3.350    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  clk_11/inst/Count_reg[6]/Q
                         net (fo=2, routed)           0.969     4.775    clk_11/inst/Count_reg[6]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.899 r  clk_11/inst/Count0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.899    clk_11/inst/Count0_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.297 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.297    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.411    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.639 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.980     6.619    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.598    12.959    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.618    12.428    clk_11/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.320ns (40.377%)  route 1.949ns (59.623%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.919     3.350    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  clk_11/inst/Count_reg[6]/Q
                         net (fo=2, routed)           0.969     4.775    clk_11/inst/Count_reg[6]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.899 r  clk_11/inst/Count0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.899    clk_11/inst/Count0_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.297 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.297    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.411    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.639 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.980     6.619    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.598    12.959    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X12Y17         FDRE (Setup_fdre_C_R)       -0.618    12.428    clk_11/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.472ns (44.915%)  route 1.805ns (55.085%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.839     6.560    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.663    13.024    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[4]/C
                         clock pessimism              0.122    13.146    
                         clock uncertainty           -0.035    13.110    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.618    12.492    clk_11/inst/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 clk_11/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.472ns (44.915%)  route 1.805ns (55.085%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.852     3.283    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  clk_11/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.966     4.705    clk_11/inst/Count_reg[3]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.829 r  clk_11/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.829    clk_11/inst/Count0_carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.379 r  clk_11/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.379    clk_11/inst/Count0_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  clk_11/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.493    clk_11/inst/Count0_carry__0_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.721 r  clk_11/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.839     6.560    clk_11/inst/Count[0]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.663    13.024    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[5]/C
                         clock pessimism              0.122    13.146    
                         clock uncertainty           -0.035    13.110    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.618    12.492    clk_11/inst/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.648%)  route 0.134ns (27.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.502 r  clk_11/inst/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.502    clk_11/inst/Count_reg[4]_i_1_n_7
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.994     1.380    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[4]/C
                         clock pessimism             -0.218     1.162    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.105     1.267    clk_11/inst/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.251%)  route 0.134ns (26.749%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.513 r  clk_11/inst/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.513    clk_11/inst/Count_reg[4]_i_1_n_5
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.994     1.380    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[6]/C
                         clock pessimism             -0.218     1.162    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.105     1.267    clk_11/inst/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.670%)  route 0.134ns (25.330%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.487 r  clk_11/inst/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.487    clk_11/inst/Count_reg[4]_i_1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.541 r  clk_11/inst/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.541    clk_11/inst/Count_reg[8]_i_1_n_7
    SLICE_X12Y19         FDRE                                         r  clk_11/inst/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.004     1.391    clk_11/inst/clk_100MHz
    SLICE_X12Y19         FDRE                                         r  clk_11/inst/Count_reg[8]/C
                         clock pessimism             -0.218     1.173    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.105     1.278    clk_11/inst/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.811%)  route 0.133ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.841     1.040    clk_11/inst/clk_100MHz
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  clk_11/inst/Count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.314    clk_11/inst/Count_reg[18]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.474 r  clk_11/inst/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    clk_11/inst/Count_reg[16]_i_1_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.528 r  clk_11/inst/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.528    clk_11/inst/Count_reg[20]_i_1_n_7
    SLICE_X12Y22         FDRE                                         r  clk_11/inst/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.984     1.371    clk_11/inst/clk_100MHz
    SLICE_X12Y22         FDRE                                         r  clk_11/inst/Count_reg[20]/C
                         clock pessimism             -0.218     1.152    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.105     1.257    clk_11/inst/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.525%)  route 0.134ns (25.475%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.538 r  clk_11/inst/Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.538    clk_11/inst/Count_reg[4]_i_1_n_6
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.994     1.380    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[5]/C
                         clock pessimism             -0.218     1.162    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.105     1.267    clk_11/inst/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.525%)  route 0.134ns (25.475%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.538 r  clk_11/inst/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.538    clk_11/inst/Count_reg[4]_i_1_n_4
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.994     1.380    clk_11/inst/clk_100MHz
    SLICE_X12Y18         FDRE                                         r  clk_11/inst/Count_reg[7]/C
                         clock pessimism             -0.218     1.162    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.105     1.267    clk_11/inst/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.187%)  route 0.134ns (24.813%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.814     1.013    clk_11/inst/clk_100MHz
    SLICE_X12Y17         FDRE                                         r  clk_11/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.141     1.154 r  clk_11/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.288    clk_11/inst/Count_reg[2]
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.448 r  clk_11/inst/Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    clk_11/inst/Count_reg[0]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.487 r  clk_11/inst/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.487    clk_11/inst/Count_reg[4]_i_1_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.552 r  clk_11/inst/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.552    clk_11/inst/Count_reg[8]_i_1_n_5
    SLICE_X12Y19         FDRE                                         r  clk_11/inst/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.004     1.391    clk_11/inst/clk_100MHz
    SLICE_X12Y19         FDRE                                         r  clk_11/inst/Count_reg[10]/C
                         clock pessimism             -0.218     1.173    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.105     1.278    clk_11/inst/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_11/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.841     1.040    clk_11/inst/clk_100MHz
    SLICE_X17Y24         FDRE                                         r  clk_11/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  clk_11/inst/Clk_reg/Q
                         net (fo=24, routed)          0.182     1.363    clk_11/inst/Clk
    SLICE_X17Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.408 r  clk_11/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000     1.408    clk_11/inst/Clk_i_1_n_0
    SLICE_X17Y24         FDRE                                         r  clk_11/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.945     1.332    clk_11/inst/clk_100MHz
    SLICE_X17Y24         FDRE                                         r  clk_11/inst/Clk_reg/C
                         clock pessimism             -0.291     1.040    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.091     1.131    clk_11/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.658%)  route 0.134ns (27.342%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.821     1.020    clk_11/inst/clk_100MHz
    SLICE_X12Y20         FDRE                                         r  clk_11/inst/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.141     1.161 r  clk_11/inst/Count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.295    clk_11/inst/Count_reg[14]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.455 r  clk_11/inst/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    clk_11/inst/Count_reg[12]_i_1_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.509 r  clk_11/inst/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.509    clk_11/inst/Count_reg[16]_i_1_n_7
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.957     1.343    clk_11/inst/clk_100MHz
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[16]/C
                         clock pessimism             -0.218     1.125    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.105     1.230    clk_11/inst/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_11/inst/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_11/inst/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.841     1.040    clk_11/inst/clk_100MHz
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  clk_11/inst/Count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.314    clk_11/inst/Count_reg[18]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.425 r  clk_11/inst/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.425    clk_11/inst/Count_reg[16]_i_1_n_5
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.957     1.343    clk_11/inst/clk_100MHz
    SLICE_X12Y21         FDRE                                         r  clk_11/inst/Count_reg[18]/C
                         clock pessimism             -0.303     1.040    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.105     1.145    clk_11/inst/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y24  clk_11/inst/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y17  clk_11/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19  clk_11/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19  clk_11/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20  clk_11/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20  clk_11/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20  clk_11/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20  clk_11/inst/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21  clk_11/inst/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21  clk_11/inst/Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y24  clk_11/inst/Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23  clk_11/inst/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23  clk_11/inst/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23  clk_11/inst/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23  clk_11/inst/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24  clk_11/inst/Count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24  clk_11/inst/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24  clk_11/inst/Count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24  clk_11/inst/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24  clk_11/inst/Count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y24  clk_11/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20  clk_11/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20  clk_11/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20  clk_11/inst/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20  clk_11/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21  clk_11/inst/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21  clk_11/inst/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21  clk_11/inst/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21  clk_11/inst/Count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23  clk_11/inst/Count_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.478ns (7.216%)  route 6.146ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.146     8.321    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.478ns (7.370%)  route 6.008ns (92.630%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.008     8.183    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.478ns (7.590%)  route 5.820ns (92.410%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.820     7.995    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.478ns (7.611%)  route 5.802ns (92.389%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.802     7.978    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.478ns (7.607%)  route 5.805ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.805     7.981    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.478ns (7.640%)  route 5.778ns (92.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.778     7.954    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.478ns (7.647%)  route 5.773ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.773     7.948    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.478ns (7.773%)  route 5.671ns (92.227%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.697     1.697    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478     2.175 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.671     7.847    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.456ns (8.061%)  route 5.201ns (91.939%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.687     1.687    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDSE (Prop_fdse_C_Q)         0.456     2.143 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.201     7.344    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.873    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.478ns (9.035%)  route 4.813ns (90.965%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.689     1.689    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.478     2.167 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.813     6.980    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    13.697    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  6.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.418ns (11.142%)  route 3.334ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568     1.568    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.418     1.986 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.334     5.320    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     5.228    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.320    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.164ns (7.960%)  route 1.896ns (92.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.587     0.587    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.896     2.647    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.418ns (10.805%)  route 3.450ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        3.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.565     1.565    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.418     1.983 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.450     5.434    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.148ns (7.137%)  route 1.926ns (92.863%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.148     0.729 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.926     2.654    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.593%)  route 1.996ns (92.407%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.996     2.746    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.164ns (7.539%)  route 2.011ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.164     0.745 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.011     2.756    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.367ns (9.320%)  route 3.571ns (90.680%))
  Logic Levels:           0  
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.566     1.566    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.367     1.933 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.571     5.504    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.504    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.141ns (6.450%)  route 2.045ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.586     0.586    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.045     2.772    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.164ns (7.473%)  route 2.031ns (92.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.164     0.749 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.031     2.779    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.164ns (7.463%)  route 2.034ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.034     2.780    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 RGB_LED_control_0/R_Out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.502ns  (logic 0.952ns (27.185%)  route 2.550ns (72.815%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.775ns = ( 97.225 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 87.760 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.233    91.233    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    84.369 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    86.054    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    86.150 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         1.610    87.760    RGB_LED_control_0/clk_out1
    SLICE_X20Y32         FDCE                                         r  RGB_LED_control_0/R_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDCE (Prop_fdce_C_Q)         0.456    88.216 r  RGB_LED_control_0/R_Out_reg[1]/Q
                         net (fo=1, routed)           0.811    89.027    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_5_0[1]
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124    89.151 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_8/O
                         net (fo=1, routed)           0.934    90.085    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_8_n_0
    SLICE_X20Y36         LUT4 (Prop_lut4_I0_O)        0.124    90.209 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.403    90.612    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_5_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.124    90.736 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.402    91.138    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_2_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124    91.262 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    91.262    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          1.162   101.162    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    94.033 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    95.639    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    95.730 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          1.495    97.225    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.336    97.561    
                         clock uncertainty           -0.231    97.330    
    SLICE_X21Y37         FDCE (Setup_fdce_C_D)        0.029    97.359    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.359    
                         arrival time                         -91.262    
  -------------------------------------------------------------------
                         slack                                  6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RGB_LED_control_0/G_Out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.276ns (37.710%)  route 0.456ns (62.290%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.737ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.440     0.440    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  clk_10/inst/clkout1_buf/O
                         net (fo=252, routed)         0.558    -0.768    RGB_LED_control_0/clk_out1
    SLICE_X20Y35         FDCE                                         r  RGB_LED_control_0/G_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.627 r  RGB_LED_control_0/G_Out_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.574    RGB_LED_control_0/Driver_SK6805_0/Q[5]
    SLICE_X21Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.529 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_7/O
                         net (fo=1, routed)           0.212    -0.317    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_7_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 f  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3/O
                         net (fo=1, routed)           0.191    -0.081    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_3_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I1_O)        0.045    -0.036 r  RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    RGB_LED_control_0/Driver_SK6805_0/Send_State[0]_i_1_n_0
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=34, routed)          0.480     0.480    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.573 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -2.045    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  clk_10/inst/clkout3_buf/O
                         net (fo=22, routed)          0.827    -1.189    RGB_LED_control_0/Driver_SK6805_0/CLK
    SLICE_X21Y37         FDCE                                         r  RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]/C
                         clock pessimism              0.737    -0.452    
                         clock uncertainty            0.231    -0.222    
    SLICE_X21Y37         FDCE (Hold_fdce_C_D)         0.091    -0.131    RGB_LED_control_0/Driver_SK6805_0/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.542%)  route 0.543ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.543     2.598    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.075    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.984    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.542%)  route 0.543ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.543     2.598    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.075    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.984    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.542%)  route 0.543ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.543     2.598    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.075    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.984    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.542%)  route 0.543ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.635     1.635    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.419     2.054 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.543     2.598    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.075    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X1Y40          FDPE (Recov_fdpe_C_PRE)     -0.534    10.984    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  8.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.185     0.880    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X1Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.455    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.185     0.880    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X1Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.455    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.185     0.880    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X1Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.455    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.567     0.567    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X4Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDPE (Prop_fdpe_C_Q)         0.128     0.695 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.185     0.880    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X1Y40          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X1Y40          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X1Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.455    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.425    





