Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_segment_display
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.pc_register
Compiling module xil_defaultlib.lipsi_fsm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot toptb_behav
