<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><componentInstances/><component name="MIV_RV32_CORE_A::work"/><component name="MIV_RV32_CORE_B::work"/><component name="MIV_RV32_CORE_C::work"/><component name="PF_SRAM_AHB_A::work"/><component name="PF_SRAM_AHB_B::work"/><component name="PF_SRAM_AHB_C::work"/><component name="CoreUARTapb_A::work"/><component name="CoreUARTapb_B::work"/><component name="CoreUARTapb_C::work"/><component name="CoreGPIO_A::work"/><component name="CoreGPIO_B::work"/><component name="CoreGPIO_C::work"/><component name="CoreTimer_A::work"/><component name="CoreTimer_B::work"/><component name="CoreTimer_C::work"/><component name="TMR_TOP::work"/><SmartGen version="8.0"/></workspace>