{"vcs1":{"timestamp_begin":1704128351.240049455, "rt":0.76, "ut":0.26, "st":0.17}}
{"vcselab":{"timestamp_begin":1704128352.086685448, "rt":0.80, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1704128352.950922230, "rt":0.29, "ut":0.20, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704128350.799940144}
{"VCS_COMP_START_TIME": 1704128350.799940144}
{"VCS_COMP_END_TIME": 1704128354.846558695}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 337652}}
{"vcselab": {"peak_mem": 227152}}
