$date
  Sat Feb 10 12:53:46 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jk_tb $end
$var reg 1 ! j_tb $end
$var reg 1 " k_tb $end
$var reg 1 # clk_tb $end
$var reg 1 $ q_tb $end
$var reg 1 % qn_tb $end
$scope module dut $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( clk $end
$var reg 1 ) q $end
$var reg 1 * qn $end
$var reg 1 + temp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
U+
#5000000
1#
1(
#10000000
0#
0(
#15000000
1#
1(
#20000000
1"
0#
1'
0(
#25000000
1#
1(
0+
#30000000
0#
0$
1%
0(
0)
1*
#35000000
1#
1(
#40000000
1!
0"
0#
1&
0'
0(
#45000000
1#
1(
1+
#50000000
0#
1$
0%
0(
1)
0*
#55000000
1#
1(
#60000000
1"
0#
1'
0(
#65000000
1#
1(
0+
#70000000
0#
0$
1%
0(
0)
1*
#75000000
1#
1(
1+
#80000000
0#
1$
0%
0(
1)
0*
#85000000
1#
1(
0+
#90000000
0#
0$
1%
0(
0)
1*
#95000000
1#
1(
1+
#100000000
