diff -u -r a/arch/arm64/boot/dts/mediatek/mt7988a.dtsi b/arch/arm64/boot/dts/mediatek/mt7988a.dtsi
--- a/arch/arm64/boot/dts/mediatek/mt7988a.dtsi	2025-06-28 10:19:14.244000740 +0800
+++ b/arch/arm64/boot/dts/mediatek/mt7988a.dtsi	2025-06-28 10:24:32.287000891 +0800
@@ -616,6 +616,7 @@
 
 			sgmiipcs0: pcs {
 				compatible = "mediatek,mt7988-sgmii";
+				phys = <&xfi_tphy0>;
 				clocks = <&topckgen CLK_TOP_SGM_0_SEL>,
 					 <&sgmiisys0 CLK_SGM0_TX_EN>,
 					 <&sgmiisys0 CLK_SGM0_RX_EN>;
@@ -634,6 +635,7 @@
 
 			sgmiipcs1: pcs {
 				compatible = "mediatek,mt7988-sgmii";
+				phys = <&xfi_tphy1>;
 				clocks = <&topckgen CLK_TOP_SGM_1_SEL>,
 					 <&sgmiisys1 CLK_SGM1_TX_EN>,
 					 <&sgmiisys1 CLK_SGM1_RX_EN>;
@@ -644,6 +646,7 @@
 		usxgmiisys0: pcs@10080000 {
 			compatible = "mediatek,mt7988-usxgmiisys";
 			reg = <0 0x10080000 0 0x1000>;
+			phys = <&xfi_tphy0>;
 			resets = <&watchdog MT7988_TOPRGU_XFI0_GRST>;
 			clocks = <&topckgen CLK_TOP_USXGMII_SBUS_0_SEL>;
 		};
@@ -651,6 +654,7 @@
 		usxgmiisys1: pcs@10081000 {
 			compatible = "mediatek,mt7988-usxgmiisys";
 			reg = <0 0x10081000 0 0x1000>;
+			phys = <&xfi_tphy0>;
 			resets = <&watchdog MT7988_TOPRGU_XFI1_GRST>;
 			clocks = <&topckgen CLK_TOP_USXGMII_SBUS_1_SEL>;
 		};
@@ -1543,7 +1547,6 @@
 				reg = <1>;
 				status = "disabled";
 				pcs-handle = <&sgmiipcs1>, <&usxgmiisys1>;
-				phys = <&xfi_tphy1>;
 			};
 
 			gmac2: mac@2 {
@@ -1551,7 +1554,6 @@
 				reg = <2>;
 				status = "disabled";
 				pcs-handle = <&sgmiipcs0>, <&usxgmiisys0>;
-				phys = <&xfi_tphy0>;
 			};
 
 			mdio_bus: mdio-bus {
