#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 27 15:30:48 2019
# Process ID: 4456
# Current directory: V:/XilinxBuild/FMC_TARGETC_Prototype.runs/base_zynq_TARGET_C_TopLevel_Sy_0_0_synth_1
# Command line: vivado.exe -log base_zynq_TARGET_C_TopLevel_Sy_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_TARGET_C_TopLevel_Sy_0_0.tcl
# Log file: V:/XilinxBuild/FMC_TARGETC_Prototype.runs/base_zynq_TARGET_C_TopLevel_Sy_0_0_synth_1/base_zynq_TARGET_C_TopLevel_Sy_0_0.vds
# Journal file: V:/XilinxBuild/FMC_TARGETC_Prototype.runs/base_zynq_TARGET_C_TopLevel_Sy_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_TARGET_C_TopLevel_Sy_0_0.tcl -notrace
Command: synth_design -top base_zynq_TARGET_C_TopLevel_Sy_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 446.344 ; gain = 104.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_zynq_TARGET_C_TopLevel_Sy_0_0' [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/synth/base_zynq_TARGET_C_TopLevel_Sy_0_0.vhd:135]
INFO: [Synth 8-3491] module 'TARGET_C_TopLevel_System' declared at 'V:/hw/src/TARGETC_TOPLEVEL.vhd:26' bound to instance 'U0' of component 'TARGET_C_TopLevel_System' [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/synth/base_zynq_TARGET_C_TopLevel_Sy_0_0.vhd:264]
INFO: [Synth 8-638] synthesizing module 'TARGET_C_TopLevel_System' [V:/hw/src/TARGETC_TOPLEVEL.vhd:145]
INFO: [Synth 8-3491] module 'TC_ClockManagementV3' declared at 'V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:20' bound to instance 'TC_ClockMgmt_inst' of component 'TC_ClockManagementV3' [V:/hw/src/TARGETC_TOPLEVEL.vhd:484]
INFO: [Synth 8-638] synthesizing module 'TC_ClockManagementV3' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:53]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'TC_CLK_MNG_inst' to cell 'MMCME2_ADV' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:141]
INFO: [Synth 8-113] binding component instance 'BUFG_FB' to cell 'BUFG' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:206]
INFO: [Synth 8-113] binding component instance 'BUFG_OUTCLK100' to cell 'BUFG' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:212]
INFO: [Synth 8-113] binding component instance 'BUFG_OUTCLK250' to cell 'BUFG' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:218]
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'V:/hw/src/98_Basic_Component/counter.vhdl:5' bound to instance 'TimeCnt_inst' of component 'counter' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:244]
INFO: [Synth 8-638] synthesizing module 'counter' [V:/hw/src/98_Basic_Component/counter.vhdl:17]
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [V:/hw/src/98_Basic_Component/counter.vhdl:17]
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'GRAY_ENCODER' declared at 'V:/hw/src/Round_Buffer/GrayEncoder.vhd:6' bound to instance 'GrayTime' of component 'GRAY_ENCODER' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:254]
INFO: [Synth 8-638] synthesizing module 'GRAY_ENCODER' [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_ENCODER' (2#1) [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: BLVDS_25 - type: string 
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289' bound to instance 'OBUFDF_SSTIN' of component 'OBUFDS' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:282]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: BLVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289' bound to instance 'OBUFDF_WL_CLK' of component 'OBUFDS' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:293]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS__parameterized0' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289' bound to instance 'OBUFDF_HSCLK' of component 'OBUFDS' [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'TC_ClockManagementV3' (4#1) [V:/hw/src/Clock_Management/CLOCK_MANAGEMENT.vhd:53]
INFO: [Synth 8-3491] module 'TC_Control' declared at 'V:/hw/src/TargetC_Control/TARGETC_Control.vhd:9' bound to instance 'TC_Control_inst' of component 'TC_Control' [V:/hw/src/TARGETC_TOPLEVEL.vhd:513]
INFO: [Synth 8-638] synthesizing module 'TC_Control' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:23]
WARNING: [Synth 8-614] signal 'STATUS_intl' is read in the process but is not in the sensitivity list [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:380]
WARNING: [Synth 8-614] signal 'CtrlBus_IxMS' is read in the process but is not in the sensitivity list [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:380]
WARNING: [Synth 8-614] signal 'TCReg' is read in the process but is not in the sensitivity list [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:380]
	Parameter NBITS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clkcrossing_buf' declared at 'V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:5' bound to instance 'BUF_WINDOWMODE' of component 'clkcrossing_buf' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:723]
INFO: [Synth 8-638] synthesizing module 'clkcrossing_buf' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:35]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-638] synthesizing module 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/DFF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'RisingEdge_DFlipFlop' (5#1) [V:/hw/src/98_Basic_Component/DFF.vhd:13]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'clkcrossing_buf' (6#1) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clkcrossing_buf' declared at 'V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:5' bound to instance 'BUF_CPUMODE' of component 'clkcrossing_buf' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:735]
	Parameter NBITS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clkcrossing_buf' declared at 'V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:5' bound to instance 'BUF_SAMPLEMODE' of component 'clkcrossing_buf' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:747]
	Parameter NBITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'clkcrossing_buf' declared at 'V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:5' bound to instance 'BUF_NBRWINDOWS' of component 'clkcrossing_buf' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:759]
INFO: [Synth 8-638] synthesizing module 'clkcrossing_buf__parameterized2' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_AB' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:57]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_B' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:66]
INFO: [Synth 8-3491] module 'RisingEdge_DFlipFlop' declared at 'V:/hw/src/98_Basic_Component/DFF.vhd:4' bound to instance 'DFF_A' of component 'RisingEdge_DFlipFlop' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:48]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'clkcrossing_buf__parameterized2' (6#1) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CtrlBus_IxMS' is read in the process but is not in the sensitivity list [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:784]
WARNING: [Synth 8-614] signal 'startstorage_stm' is read in the process but is not in the sensitivity list [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:784]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'TC_Control' (7#1) [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:23]
	Parameter REGISTER_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TARGETX_DAC_CONTROL' [V:/hw/src/Register_Handler/REGISTER_HANDLER.vhd:56]
	Parameter REGISTER_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TARGETX_DAC_CONTROL' (8#1) [V:/hw/src/Register_Handler/REGISTER_HANDLER.vhd:56]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RoundBufferV6' [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:61]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:211]
	Parameter ADDRESS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized1' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized1' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized3' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized3' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized5' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized5' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized7' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized7' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized9' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized9' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized11' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized11' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized13' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized13' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized15' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized15' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized17' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized17' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized19' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized19' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized21' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized21' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized23' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized23' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized25' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized25' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized27' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized27' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized29' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized29' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized31' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized31' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized33' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized33' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized35' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized35' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized37' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized37' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized39' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized39' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized41' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized41' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized43' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized43' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized45' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized45' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized47' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized47' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized49' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized49' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized51' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized51' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized53' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized53' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized55' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized55' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized57' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized57' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized59' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized59' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized61' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized61' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized63' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized63' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized65' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized65' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized67' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized67' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized69' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized69' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized71' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized71' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized73' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized73' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized75' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized75' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized77' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized77' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized79' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized79' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized81' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized81' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 43 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized83' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized83' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized85' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized85' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 45 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized87' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized87' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 46 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized89' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized89' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized91' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized91' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized93' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized93' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized95' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized95' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized97' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized97' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized99' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized99' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized101' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized101' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 53 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized103' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized103' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 54 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized105' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized105' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 55 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized107' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized107' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized109' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized109' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 57 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized111' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 57 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized111' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized113' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized113' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized115' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized115' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized117' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized117' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 61 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized119' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized119' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 62 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized121' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized121' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized123' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized123' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized125' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized125' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 65 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized127' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized127' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 66 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized129' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized129' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 67 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized131' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized131' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized133' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized133' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 69 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized135' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized135' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 70 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized137' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized137' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 71 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized139' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 71 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized139' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized141' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized141' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized143' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized143' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 74 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized145' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 74 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized145' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 75 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized147' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 75 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized147' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 76 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized149' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized149' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 77 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized151' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized151' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 78 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized153' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized153' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 79 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized155' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 79 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized155' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 80 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized157' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized157' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 81 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized159' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 81 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized159' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 82 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized161' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 82 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized161' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized163' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 83 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized163' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 84 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized165' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized165' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 85 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized167' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 85 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized167' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 86 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized169' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 86 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized169' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 87 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized171' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized171' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 88 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized173' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 88 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized173' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 89 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized175' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 89 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized175' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 90 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized177' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 90 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized177' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 91 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized179' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 91 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized179' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 92 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized181' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 92 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized181' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 93 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized183' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 93 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized183' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 94 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized185' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 94 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized185' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 95 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized187' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 95 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized187' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized189' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized189' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized191' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 97 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized191' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 98 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized193' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 98 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized193' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 99 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized195' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 99 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized195' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized197' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized197' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 101 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized199' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 101 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized199' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 102 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized201' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 102 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized201' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 103 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized203' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 103 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized203' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 104 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized205' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 104 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized205' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 105 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized207' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized207' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 106 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized209' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 106 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized209' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 107 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized211' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 107 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized211' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 108 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized213' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 108 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized213' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 109 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized215' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 109 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized215' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 110 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized217' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 110 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized217' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 111 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized219' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 111 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized219' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized221' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 112 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized221' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 113 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized223' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 113 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized223' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 114 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized225' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 114 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized225' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 115 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized227' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized227' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 116 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized229' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 116 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized229' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 117 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized231' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 117 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized231' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 118 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized233' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 118 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized233' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 119 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized235' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 119 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized235' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 120 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized237' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized237' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 121 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized239' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 121 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized239' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 122 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized241' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized241' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 123 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized243' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 123 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized243' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 124 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized245' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 124 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized245' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized247' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized247' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 126 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized249' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 126 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized249' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 127 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized251' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized251' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized253' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized253' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 129 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized255' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized255' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 130 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized257' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized257' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 131 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized259' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized259' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 132 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized261' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized261' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 133 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized263' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized263' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 134 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized265' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized265' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 135 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized267' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 135 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized267' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 136 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized269' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized269' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 137 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized271' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 137 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized271' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 138 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized273' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 138 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized273' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 139 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized275' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 139 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized275' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 140 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized277' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 140 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized277' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 141 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized279' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 141 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized279' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 142 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized281' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 142 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized281' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 143 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized283' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 143 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized283' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 144 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized285' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized285' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 145 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized287' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 145 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized287' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 146 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized289' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 146 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized289' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 147 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized291' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 147 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized291' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 148 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized293' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 148 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized293' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 149 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized295' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 149 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized295' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 150 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized297' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized297' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 151 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized299' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 151 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized299' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 152 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized301' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 152 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized301' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 153 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized303' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 153 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized303' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 154 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized305' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 154 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized305' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 155 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized307' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 155 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized307' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 156 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized309' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 156 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized309' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 157 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized311' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 157 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized311' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 158 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized313' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized313' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 159 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized315' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 159 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized315' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized317' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 160 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized317' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 161 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized319' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 161 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized319' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 162 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized321' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 162 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized321' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 163 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized323' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized323' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 164 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized325' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 164 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized325' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 165 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized327' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized327' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 166 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized329' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 166 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized329' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 167 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized331' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized331' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 168 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized333' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 168 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized333' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 169 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized335' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 169 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized335' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 170 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized337' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 170 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized337' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 171 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized339' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 171 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized339' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 172 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized341' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 172 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized341' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 173 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized343' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 173 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized343' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 174 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized345' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 174 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized345' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 175 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized347' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 175 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized347' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 176 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized349' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 176 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized349' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 177 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized351' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 177 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized351' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 178 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized353' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 178 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized353' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 179 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized355' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 179 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized355' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 180 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized357' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 180 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized357' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 181 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized359' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 181 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized359' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 182 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized361' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 182 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized361' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 183 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized363' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 183 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized363' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 184 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized365' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 184 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized365' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 185 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized367' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 185 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized367' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 186 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized369' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 186 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized369' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 187 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized371' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 187 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized371' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 188 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized373' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 188 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized373' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 189 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized375' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 189 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized375' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 190 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized377' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 190 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized377' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 191 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized379' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 191 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized379' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized381' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized381' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 193 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized383' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 193 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized383' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 194 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized385' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 194 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized385' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 195 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized387' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 195 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized387' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 196 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized389' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 196 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized389' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 197 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized391' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 197 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized391' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 198 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized393' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 198 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized393' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 199 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized395' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 199 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized395' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized397' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized397' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 201 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized399' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 201 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized399' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 202 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized401' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 202 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized401' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 203 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized403' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 203 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized403' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 204 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized405' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 204 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized405' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 205 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized407' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 205 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized407' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 206 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized409' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 206 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized409' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 207 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized411' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 207 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized411' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 208 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized413' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 208 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized413' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 209 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized415' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 209 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized415' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 210 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized417' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 210 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized417' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 211 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized419' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 211 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized419' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 212 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized421' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 212 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized421' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 213 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized423' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 213 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized423' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 214 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized425' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 214 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized425' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 215 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized427' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 215 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized427' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 216 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized429' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 216 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized429' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 217 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized431' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 217 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized431' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 218 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized433' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 218 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized433' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 219 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized435' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 219 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized435' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 220 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized437' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 220 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized437' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 221 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized439' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 221 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized439' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 222 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized441' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 222 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized441' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 223 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized443' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 223 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized443' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 224 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized445' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 224 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized445' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 225 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized447' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 225 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized447' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 226 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized449' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 226 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized449' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 227 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized451' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 227 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized451' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 228 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized453' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 228 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized453' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 229 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized455' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 229 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized455' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 230 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized457' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 230 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized457' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 231 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized459' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 231 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized459' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 232 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized461' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 232 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized461' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 233 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized463' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 233 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized463' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 234 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized465' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 234 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized465' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 235 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized467' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 235 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized467' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 236 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized469' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 236 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized469' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 237 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized471' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 237 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized471' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 238 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized473' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 238 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized473' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 239 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized475' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 239 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized475' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 240 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized477' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 240 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized477' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 241 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized479' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 241 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized479' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 242 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized481' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 242 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized481' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 243 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized483' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 243 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized483' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 244 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized485' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 244 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized485' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 245 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized487' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 245 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized487' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 246 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized489' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 246 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized489' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 247 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized491' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 247 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized491' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 248 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized493' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 248 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized493' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 249 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized495' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 249 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized495' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 250 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized497' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 250 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized497' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 251 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized499' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 251 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized499' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 252 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized501' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 252 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized501' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 253 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized503' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 253 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized503' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 254 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized505' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 254 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized505' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized507' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized507' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowBrainV2__parameterized509' [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
	Parameter ADDRESS bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WindowBrainV2__parameterized509' (9#1) [V:/hw/src/Round_Buffer/Window_BrainV2.vhd:54]
INFO: [Synth 8-638] synthesizing module 'BIT_SELECTOR' [V:/hw/src/Round_Buffer/BitSelector.vhd:17]
INFO: [Synth 8-638] synthesizing module 'HAMMING_DECODERV2' [V:/hw/src/Round_Buffer/HammingDecoderV2.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'HAMMING_DECODERV2' (10#1) [V:/hw/src/Round_Buffer/HammingDecoderV2.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'BIT_SELECTOR' (11#1) [V:/hw/src/Round_Buffer/BitSelector.vhd:17]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CPU_CONTROLLERV3' [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:75]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:212]
	Parameter MIN_LE_TIME bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LookupTable_LE' [V:/hw/src/Round_Buffer/LookupTable_LE.vhd:17]
	Parameter MIN_LE_TIME bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LookupTable_LE' (12#1) [V:/hw/src/Round_Buffer/LookupTable_LE.vhd:17]
	Parameter MIN_LE_TIME bound to: 3 - type: integer 
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TRIGGER_CONTROLLER' [V:/hw/src/Round_Buffer/TRIGGER_CONTROLLER.vhd:21]
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleTrigger' [V:/hw/src/Round_Buffer/SingleTrigger.vhd:23]
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Counter_En' [V:/hw/src/98_Basic_Component/CNT_EN.vhdl:18]
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter_En' (13#1) [V:/hw/src/98_Basic_Component/CNT_EN.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'SingleTrigger' (14#1) [V:/hw/src/Round_Buffer/SingleTrigger.vhd:23]
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
	Parameter LONG_TRIGGER bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TRIGGER_CONTROLLER' (15#1) [V:/hw/src/Round_Buffer/TRIGGER_CONTROLLER.vhd:21]
	Parameter NBR bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BlockDelay' [V:/hw/src/Round_Buffer/BlockDelay.vhd:25]
	Parameter NBR bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BlockDelay' (16#1) [V:/hw/src/Round_Buffer/BlockDelay.vhd:25]
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter NBR bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GRAY_ENCODER__parameterized1' [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_ENCODER__parameterized1' (16#1) [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkcrossing_buf__parameterized4' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkcrossing_buf__parameterized4' (16#1) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GRAY_DECODER' [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_DECODER' (17#1) [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2' (18#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized0' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized0' (18#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
INFO: [Synth 8-226] default block is never used [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:601]
INFO: [Synth 8-226] default block is never used [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:633]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized1' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
	Parameter NBITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized1' (18#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
INFO: [Synth 8-226] default block is never used [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:819]
INFO: [Synth 8-226] default block is never used [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:1002]
WARNING: [Synth 8-6014] Unused sequential element PrevAddr_intl_reg was removed.  [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:784]
WARNING: [Synth 8-6014] Unused sequential element NextAddr_intl_reg was removed.  [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:783]
WARNING: [Synth 8-6014] Unused sequential element Ctrl_Busy_s_reg was removed.  [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:874]
INFO: [Synth 8-256] done synthesizing module 'CPU_CONTROLLERV3' (19#1) [V:/hw/src/Round_Buffer/CPU_CONTROLLERV3.vhd:75]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WindowStoreV4' [V:/hw/src/Round_Buffer/WindowStoreV4.vhd:42]
	Parameter NBRWINDOWS bound to: 256 - type: integer 
WARNING: [Synth 8-614] signal 'nrst' is read in the process but is not in the sensitivity list [V:/hw/src/Round_Buffer/WindowStoreV4.vhd:104]
WARNING: [Synth 8-614] signal 'nrst' is read in the process but is not in the sensitivity list [V:/hw/src/Round_Buffer/WindowStoreV4.vhd:192]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized2' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GRAY_ENCODER__parameterized3' [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_ENCODER__parameterized3' (19#1) [V:/hw/src/Round_Buffer/GrayEncoder.vhd:16]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkcrossing_buf__parameterized6' [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkcrossing_buf__parameterized6' (19#1) [V:/hw/src/98_Basic_Component/clockcrossing_Buffer.vhd:18]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GRAY_DECODER__parameterized2' [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_DECODER__parameterized2' (19#1) [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized2' (19#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized3' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized3' (19#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized4' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized4' (19#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aFIFOV2__parameterized5' [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
	Parameter NBITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aFIFOV2__parameterized5' (19#1) [V:/hw/src/98_Basic_Component/afifoV2.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'WindowStoreV4' (20#1) [V:/hw/src/Round_Buffer/WindowStoreV4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RoundBufferV6' (21#1) [V:/hw/src/Round_Buffer/RoundBufferV6.vhd:61]
INFO: [Synth 8-638] synthesizing module 'TARGETC_RDAD_WL_SMPL' [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:80]
	Parameter NBITS bound to: 1 - type: integer 
	Parameter NBITS bound to: 1 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RDAD_reg[ready] was removed.  [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element RDAD_reg[response] was removed.  [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element SS_reg[ready] was removed.  [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:516]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH0] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH1] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH2] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH3] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH4] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH5] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH6] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH7] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH8] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH9] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH10] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH11] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH12] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH13] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH14] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
WARNING: [Synth 8-3848] Net CtrlDO_intl[CH15] in module/entity TARGETC_RDAD_WL_SMPL does not have driver. [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'TARGETC_RDAD_WL_SMPL' (22#1) [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:80]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FifoManagerV4' [V:/hw/src/FiFo_Manager/FIFO_MANAGER.vhdl:58]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NBITS bound to: 1 - type: integer 
	Parameter NBITS bound to: 1 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'module_fifo_regs_no_flags' [V:/hw/src/98_Basic_Component/fifo.vhdl:26]
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'module_fifo_regs_no_flags' (23#1) [V:/hw/src/98_Basic_Component/fifo.vhdl:26]
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter g_WIDTH bound to: 12 - type: integer 
	Parameter g_DEPTH bound to: 32 - type: integer 
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GRAY_DECODER__parameterized4' [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
	Parameter NBITS bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GRAY_DECODER__parameterized4' (23#1) [V:/hw/src/Round_Buffer/GrayDecoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'AddressDecoder' [V:/hw/src/FiFo_Manager/AddressDecoder.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'AddressDecoder' (24#1) [V:/hw/src/FiFo_Manager/AddressDecoder.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'DataDecoder' [V:/hw/src/FiFo_Manager/DataDecoder.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'DataDecoder' (25#1) [V:/hw/src/FiFo_Manager/DataDecoder.vhdl:34]
INFO: [Synth 8-226] default block is never used [V:/hw/src/FiFo_Manager/FIFO_MANAGER.vhdl:652]
INFO: [Synth 8-256] done synthesizing module 'FifoManagerV4' (26#1) [V:/hw/src/FiFo_Manager/FIFO_MANAGER.vhdl:58]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (27#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-256] done synthesizing module 'TARGET_C_TopLevel_System' (28#1) [V:/hw/src/TARGETC_TOPLEVEL.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_TARGET_C_TopLevel_Sy_0_0' (29#1) [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/synth/base_zynq_TARGET_C_TopLevel_Sy_0_0.vhd:135]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][31]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][30]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][29]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][28]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][27]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][26]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][25]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][24]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][23]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][22]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][21]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][20]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][19]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][18]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][17]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][16]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][15]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][14]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][13]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][12]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][11]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][10]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][9]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][8]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][7]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][6]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][5]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][4]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][3]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][2]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][1]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WL_CLK_DIV][0]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WRITEREG]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][18]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][17]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][16]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][15]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][14]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][13]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][12]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][11]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][10]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][9]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][8]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][7]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][6]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][5]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][4]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][3]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][2]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][1]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[TC_BUS][0]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[SS_INCR]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[RAMP]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[RegCLR]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[SmplSl_Any]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[SS_RESET]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[RDAD]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[SSAck]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[WindowStorage]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][31]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][30]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][29]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][28]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][27]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][26]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][25]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][24]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][23]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][22]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][21]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][20]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][19]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][18]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][17]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][16]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][15]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][14]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][13]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][12]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][11]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][10]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][9]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][8]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][7]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][6]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][5]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][4]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][3]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][2]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][1]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[FSTWINDOW][0]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][31]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][30]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][29]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][28]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][27]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][26]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][25]
WARNING: [Synth 8-3331] design FifoManagerV4 has unconnected port CtrlBus_IxSL[NBRWINDOW][24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 844.988 ; gain = 502.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 844.988 ; gain = 502.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 844.988 ; gain = 502.824
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1189.527 ; gain = 15.879
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'start_write_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'ss_incr_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'rdad_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'startstorage_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'SSack_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'TestStream_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'testfifo_stm_reg' in module 'TC_Control'
INFO: [Synth 8-802] inferred FSM for state register 'PSBusy_stm_reg' in module 'TC_Control'
INFO: [Synth 8-5546] ROM "reg_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TCReg_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[WRITEREG]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "start_write_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_write_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[SS_INCR]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ss_incr_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ss_incr_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[RDAD]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rdad_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rdad_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "WindowStorage_intl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "startstorage_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startstorage_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[SSAck]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SSack_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSack_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[TestStream]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "TestStream_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TestStream_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[TestFiFo]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "testfifo_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "testfifo_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "CtrlBus_OxMS[PSBusy]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "PSBusy_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PSBusy_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'TARGETX_DAC_CONTROL'
INFO: [Synth 8-5544] ROM "UPDATE_START" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Trig_stm_reg' in module 'CPU_CONTROLLERV3'
INFO: [Synth 8-802] inferred FSM for state register 'storage_stm_reg' in module 'CPU_CONTROLLERV3'
INFO: [Synth 8-802] inferred FSM for state register 'digsto_stm_reg' in module 'CPU_CONTROLLERV3'
INFO: [Synth 8-5544] ROM "prev_TimeStamp[graycnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "validdata_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CurAddr_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TrigRead" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Trig_stm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Trig_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_CPUBUS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storage_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storage_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storage_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storage_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STO_ReadEn" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digsto_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'writeEn_stm_reg' in module 'WindowStoreV4'
INFO: [Synth 8-5544] ROM "AXI_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Wdo1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WriteEn_intl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "writeEn_stm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RDAD_ReadEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SS[valid]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hsout_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SS_INCR_intl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSBitCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [V:/hw/src/98_Basic_Component/fifo.vhdl:56]
INFO: [Synth 8-802] inferred FSM for state register 'fifo_wr_stm_reg' in module 'FifoManagerV4'
INFO: [Synth 8-5587] ROM size for "FIFO_RD[recv][ACK]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "fifo_wr_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_wr_stm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'start_write_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_incr_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdad_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SSack_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TestStream_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'testfifo_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PSBusy_stm_reg' using encoding 'sequential' in module 'TC_Control'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [V:/hw/src/TargetC_Control/TARGETC_Control.vhd:388]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                   reset |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'startstorage_stm_reg' using encoding 'sequential' in module 'TC_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |              0000000000000000001 |                           000000
       load_dac_low_set0 |              0000000000000000010 |                           000001
      load_dac_low_wait0 |              0000000000000000100 |                           000010
        load_dac_low_mid |              0000000000000001000 |                           000011
       load_dac_low_set1 |              0000000000000010000 |                           000100
      load_dac_low_wait1 |              0000000000000100000 |                           000101
      load_dac_high_set0 |              0000000000001000000 |                           000110
     load_dac_high_wait0 |              0000000000010000000 |                           000111
       load_dac_high_mid |              0000000000100000000 |                           001000
      load_dac_high_set1 |              0000000001000000000 |                           001001
     load_dac_high_wait1 |              0000000010000000000 |                           001010
                ld_bus_0 |              0000000100000000000 |                           001011
                ld_bus_1 |              0000001000000000000 |                           001100
                ld_bus_2 |              0000010000000000000 |                           001101
               ld_addr_0 |              0000100000000000000 |                           001110
               ld_addr_1 |              0001000000000000000 |                           001111
               ld_addr_2 |              0010000000000000000 |                           010000
               ld_addr_3 |              0100000000000000000 |                           010001
               ld_addr_4 |              1000000000000000000 |                           010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'TARGETX_DAC_CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 reading |                               01 |                               01
               preparing |                               10 |                               10
                 writing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digsto_stm_reg' using encoding 'sequential' in module 'CPU_CONTROLLERV3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   ready |                              001 |                              001
               respready |                              010 |                              010
                evaluate |                              011 |                              011
             stable_eval |                              100 |                              100
             mark_window |                              101 |                              101
             stable_mark |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'storage_stm_reg' using encoding 'sequential' in module 'CPU_CONTROLLERV3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                readfifo |                               01 |                               01
                evaluate |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Trig_stm_reg' using encoding 'sequential' in module 'CPU_CONTROLLERV3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               stabilize |                              001 |                              001
                 prepare |                              010 |                              010
                   pulse |                              011 |                              011
              stabilize2 |                              100 |                              100
                prepare2 |                              101 |                              101
                  pulse2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeEn_stm_reg' using encoding 'sequential' in module 'WindowStoreV4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                            00000
                   ready |                             0001 |                            00001
             acknowledge |                             0010 |                            00010
                proc_req |                             0011 |                            00011
                   wrxrd |                             0100 |                            00101
                wr_tempo |                             0101 |                            01001
                 request |                             0110 |                            01011
          read_fifo_info |                             0111 |                            01111
          wait_fifo_info |                             1000 |                            10000
     header_fifo_prepare |                             1001 |                            10001
                resp_ack |                             1010 |                            01100
               req_grant |                             1011 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifo_wr_stm_reg' using encoding 'sequential' in module 'FifoManagerV4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |TC_ClockManagementV3__GC0     |           1|       324|
|2     |TC_Control__GB0               |           1|     44528|
|3     |TC_Control__GB1               |           1|     12560|
|4     |TC_Control__GB2               |           1|     14946|
|5     |TC_Control__GB3               |           1|     18484|
|6     |RoundBufferV6__GB0            |           1|     21455|
|7     |RoundBufferV6__GB1            |           1|     27102|
|8     |TARGET_C_TopLevel_System__GC0 |           1|     12063|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 364   
	   4 Input      1 Bit         XORs := 102   
	   5 Input      1 Bit         XORs := 34    
	   8 Input      1 Bit         XORs := 34    
	   7 Input      1 Bit         XORs := 34    
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 36    
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 175   
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 85    
	               11 Bit    Registers := 38    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 74    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 61    
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 3779  
+---RAMs : 
	              384 Bit         RAMs := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 2     
	  12 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 507   
	  20 Input     32 Bit        Muxes := 159   
	 179 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 13    
	  19 Input     19 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 4     
	  12 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 801   
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 51    
	  17 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 20    
	   3 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 42    
	   4 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3390  
	  21 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1031  
	   3 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 21    
	  10 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GRAY_ENCODER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
Module RisingEdge_DFlipFlop__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TC_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 162   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 502   
	  20 Input     32 Bit        Muxes := 159   
	 179 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 795   
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 15    
	  21 Input      1 Bit        Muxes := 1     
Module Counter_En__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SingleTrigger__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Counter_En__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SingleTrigger__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Counter_En__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SingleTrigger__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Counter_En 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SingleTrigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GRAY_ENCODER__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module GRAY_ENCODER__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module aFIFOV2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 17    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module GRAY_ENCODER__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module GRAY_ENCODER__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module aFIFOV2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 17    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module GRAY_ENCODER__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module GRAY_ENCODER__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module aFIFOV2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 17    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module RisingEdge_DFlipFlop__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__717 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__588 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__587 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__586 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__585 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__584 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__583 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__582 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__581 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__580 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__579 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__604 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__603 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__602 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__601 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__600 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__599 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__598 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__597 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__596 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__595 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__594 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__593 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__592 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__591 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__590 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__589 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__619 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__617 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__615 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__613 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__611 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__609 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__607 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__606 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__605 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__636 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__635 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__634 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__633 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__632 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__631 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__630 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__629 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__628 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__627 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__626 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__625 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__624 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__623 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__621 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__652 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__651 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__650 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__649 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__648 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__647 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__646 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__645 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__644 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__643 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__642 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__641 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__640 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__639 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__638 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__637 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__668 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__667 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__666 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__665 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__664 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__663 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__662 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__661 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__660 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__659 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__658 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__657 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__656 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__655 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__654 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__653 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__684 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__683 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__682 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__681 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__680 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__679 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__678 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__677 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__676 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__675 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__674 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__673 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__672 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__671 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__670 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__669 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__700 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__699 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__698 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__697 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__696 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__695 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__694 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__693 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__692 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__691 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__690 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__689 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__688 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__687 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__686 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__685 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__716 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__715 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__714 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__713 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__712 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__711 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__710 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__709 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__708 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__707 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__706 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__705 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__704 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__703 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__702 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__701 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BlockDelay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CPU_CONTROLLERV3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               60 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module GRAY_ENCODER__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module GRAY_ENCODER__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module RisingEdge_DFlipFlop__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module aFIFOV2__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 17    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module GRAY_ENCODER__parameterized3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module GRAY_ENCODER__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module aFIFOV2__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 33    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module GRAY_ENCODER__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module GRAY_ENCODER__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module aFIFOV2__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 33    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module GRAY_ENCODER__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module GRAY_ENCODER__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module aFIFOV2__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 33    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module GRAY_ENCODER__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module GRAY_ENCODER__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module RisingEdge_DFlipFlop__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module aFIFOV2__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 33    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module WindowStoreV4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module WindowBrainV2__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WindowBrainV2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module HAMMING_DECODERV2__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module HAMMING_DECODERV2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module WindowBrainV2__parameterized509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module WindowBrainV2__parameterized507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module TARGETX_DAC_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 13    
	  19 Input     19 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 10    
Module RisingEdge_DFlipFlop__824 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__823 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__822 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__718 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__719 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__720 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__721 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__722 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__723 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__724 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__725 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__726 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__727 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__728 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__729 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__730 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__731 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__732 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__733 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__734 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__735 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__736 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__737 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__738 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__739 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__740 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__741 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__742 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__743 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__744 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__745 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__746 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__747 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__748 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__749 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__750 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__751 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__752 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__753 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__754 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__755 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__756 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__757 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__758 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__759 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__760 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__761 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__762 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__763 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__764 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__766 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__767 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__768 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__769 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__770 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__771 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__772 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__773 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__774 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__775 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__776 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__777 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__778 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__779 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__780 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__781 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__782 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__783 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__784 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__785 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__786 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__787 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__788 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__789 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__790 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__791 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__792 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__793 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__794 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__795 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__796 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__797 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__798 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__799 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__800 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__801 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__802 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__803 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__804 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__805 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__806 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__807 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__808 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__809 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__810 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__811 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__812 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__813 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__814 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__815 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TARGETC_RDAD_WL_SMPL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 16    
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  17 Input     32 Bit        Muxes := 4     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	  17 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module RisingEdge_DFlipFlop__818 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__817 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__816 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__821 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__820 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module RisingEdge_DFlipFlop__819 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GRAY_DECODER__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
Module module_fifo_regs_no_flags__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module module_fifo_regs_no_flags 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FifoManagerV4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 16    
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  12 Input     64 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design base_zynq_TARGET_C_TopLevel_Sy_0_0 has port DOE driven by constant 1
INFO: [Synth 8-3917] design base_zynq_TARGET_C_TopLevel_Sy_0_0 has port SS_LD_SIN driven by constant 0
INFO: [Synth 8-3917] design base_zynq_TARGET_C_TopLevel_Sy_0_0 has port SS_LD_DIR driven by constant 0
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_51 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_50 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_49 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_48 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_47 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_46 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_45 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_44 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_43 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_42 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_41 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_40 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_39 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_38 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_37 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_36 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_35 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_34 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_33 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_32 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_31 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_30 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_29 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_28 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_27 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_929/tmp_inferredi_26 detected constants or equivalencies not detected during regular propagation - skipping remap
WARNING: [Synth 8-6014] Unused sequential element BUF_SAMPLEMODE/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_en_reg)
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][0]' (FDE) to 'TCReg_reg[147][0]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][1]' (FDE) to 'TCReg_reg[147][1]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][2]' (FDE) to 'TCReg_reg[147][2]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][3]' (FDE) to 'TCReg_reg[147][3]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][4]' (FDE) to 'TCReg_reg[147][4]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][5]' (FDE) to 'TCReg_reg[147][5]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][6]' (FDE) to 'TCReg_reg[147][6]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][7]' (FDE) to 'TCReg_reg[147][7]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][8]' (FDE) to 'TCReg_reg[147][8]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][9]' (FDE) to 'TCReg_reg[147][9]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][10]' (FDE) to 'TCReg_reg[147][10]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][11]' (FDE) to 'TCReg_reg[147][11]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][12]' (FDE) to 'TCReg_reg[147][12]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][13]' (FDE) to 'TCReg_reg[147][13]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][14]' (FDE) to 'TCReg_reg[147][14]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][15]' (FDE) to 'TCReg_reg[147][15]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][16]' (FDE) to 'TCReg_reg[147][16]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][17]' (FDE) to 'TCReg_reg[147][17]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][18]' (FDE) to 'TCReg_reg[147][18]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][19]' (FDE) to 'TCReg_reg[147][19]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][20]' (FDE) to 'TCReg_reg[147][20]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][21]' (FDE) to 'TCReg_reg[147][21]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][22]' (FDE) to 'TCReg_reg[147][22]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][23]' (FDE) to 'TCReg_reg[147][23]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][24]' (FDE) to 'TCReg_reg[147][24]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][25]' (FDE) to 'TCReg_reg[147][25]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][26]' (FDE) to 'TCReg_reg[147][26]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][27]' (FDE) to 'TCReg_reg[147][27]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][28]' (FDE) to 'TCReg_reg[147][28]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][29]' (FDE) to 'TCReg_reg[147][29]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][30]' (FDE) to 'TCReg_reg[147][30]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[154][31]' (FDE) to 'TCReg_reg[147][31]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][0]' (FDE) to 'TCReg_reg[147][0]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][1]' (FDE) to 'TCReg_reg[147][1]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][2]' (FDE) to 'TCReg_reg[147][2]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][3]' (FDE) to 'TCReg_reg[147][3]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][4]' (FDE) to 'TCReg_reg[147][4]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][5]' (FDE) to 'TCReg_reg[147][5]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][6]' (FDE) to 'TCReg_reg[147][6]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][7]' (FDE) to 'TCReg_reg[147][7]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][8]' (FDE) to 'TCReg_reg[147][8]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][9]' (FDE) to 'TCReg_reg[147][9]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][10]' (FDE) to 'TCReg_reg[147][10]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][11]' (FDE) to 'TCReg_reg[147][11]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][12]' (FDE) to 'TCReg_reg[147][12]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][13]' (FDE) to 'TCReg_reg[147][13]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][14]' (FDE) to 'TCReg_reg[147][14]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][15]' (FDE) to 'TCReg_reg[147][15]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][16]' (FDE) to 'TCReg_reg[147][16]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][17]' (FDE) to 'TCReg_reg[147][17]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][18]' (FDE) to 'TCReg_reg[147][18]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][19]' (FDE) to 'TCReg_reg[147][19]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][20]' (FDE) to 'TCReg_reg[147][20]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][21]' (FDE) to 'TCReg_reg[147][21]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][22]' (FDE) to 'TCReg_reg[147][22]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][23]' (FDE) to 'TCReg_reg[147][23]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][24]' (FDE) to 'TCReg_reg[147][24]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][25]' (FDE) to 'TCReg_reg[147][25]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][26]' (FDE) to 'TCReg_reg[147][26]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][27]' (FDE) to 'TCReg_reg[147][27]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][28]' (FDE) to 'TCReg_reg[147][28]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][29]' (FDE) to 'TCReg_reg[147][29]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][30]' (FDE) to 'TCReg_reg[147][30]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[148][31]' (FDE) to 'TCReg_reg[147][31]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][0]' (FDE) to 'TCReg_reg[145][0]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][1]' (FDE) to 'TCReg_reg[145][1]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][2]' (FDE) to 'TCReg_reg[145][2]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][3]' (FDE) to 'TCReg_reg[145][3]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][4]' (FDE) to 'TCReg_reg[145][4]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][5]' (FDE) to 'TCReg_reg[145][5]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][6]' (FDE) to 'TCReg_reg[145][6]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][7]' (FDE) to 'TCReg_reg[145][7]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][8]' (FDE) to 'TCReg_reg[145][8]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][9]' (FDE) to 'TCReg_reg[145][9]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][10]' (FDE) to 'TCReg_reg[145][10]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][11]' (FDE) to 'TCReg_reg[145][11]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][12]' (FDE) to 'TCReg_reg[145][12]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][13]' (FDE) to 'TCReg_reg[145][13]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][14]' (FDE) to 'TCReg_reg[145][14]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][15]' (FDE) to 'TCReg_reg[145][15]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][16]' (FDE) to 'TCReg_reg[145][16]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][17]' (FDE) to 'TCReg_reg[145][17]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][18]' (FDE) to 'TCReg_reg[145][18]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][19]' (FDE) to 'TCReg_reg[145][19]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][20]' (FDE) to 'TCReg_reg[145][20]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][21]' (FDE) to 'TCReg_reg[145][21]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][22]' (FDE) to 'TCReg_reg[145][22]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][23]' (FDE) to 'TCReg_reg[145][23]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][24]' (FDE) to 'TCReg_reg[145][24]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][25]' (FDE) to 'TCReg_reg[145][25]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][26]' (FDE) to 'TCReg_reg[145][26]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][27]' (FDE) to 'TCReg_reg[145][27]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][28]' (FDE) to 'TCReg_reg[145][28]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][29]' (FDE) to 'TCReg_reg[145][29]'
INFO: [Synth 8-3886] merging instance 'TCReg_reg[147][30]' (FDE) to 'TCReg_reg[145][30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCReg_reg[130][31] )
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_RD2WR/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[0].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[1].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[2].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[3].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_A/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_AB/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element CLK_WR2RD/DFF_GEN[4].DFF_B/nQ_reg was removed.  [V:/hw/src/98_Basic_Component/DFF.vhd:19]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'CPU_CONTROLLER_inst/prevTrig_reg[0]' (FDC) to 'CPU_CONTROLLER_inst/prevTrigger_reg'
INFO: [Synth 8-3886] merging instance 'CPU_CONTROLLER_inst/prevTrigger_reg' (FDC) to 'CPU_CONTROLLER_inst/TriggerRegDly_reg[0]'
INFO: [Synth 8-3886] merging instance 'WDOSTORE/Counter_reg[0]' (FDCE) to 'WDOSTORE/Counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'WDOSTORE/Counter_reg[1]' (FDCE) to 'WDOSTORE/Counter_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WDOSTORE/\Counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CPU_CONTROLLER_inst/DIGI_CPUBUS_reg[10] )
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[13][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[13][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[13][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[14][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[14][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[14][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[15][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[15][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[15][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[16][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[16][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[16][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[17][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[17][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[17][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[18][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[18][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[18][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[19][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[19][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[19][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[20][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[20][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[20][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[21][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[21][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[21][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[22][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[22][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[22][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[23][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[23][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[23][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[24][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[24][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[24][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[25][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[25][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[25][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[26][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[26][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[26][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[27][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[27][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[27][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[28][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[28][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[28][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[29][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[29][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[29][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[30][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[30][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[30][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[31][2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[31][1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[31][0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Data_out_reg[2]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Data_out_reg[1]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Data_out_reg[0]) is unused and will be removed from module aFIFOV2__parameterized3.
WARNING: [Synth 8-3332] Sequential element (Counter_reg[2]) is unused and will be removed from module WindowStoreV4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'TestFIFO_window_reg[31:0]' into 'TestFIFO_window_reg[31:0]' [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:652]
INFO: [Synth 8-4471] merging register 'TestFIFO_cnt_reg[31:0]' into 'TestFIFO_cnt_reg[31:0]' [V:/hw/src/Digitization_Readout/READOUT_DIGITIZATION_SAMPLE.vhd:651]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "SSBitCnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hsout_stm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SS_INCR_intl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SS[valid]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFOMANAGER/\DIGTime_intl_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFOMANAGER/\last_fifo_rd_stm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFOMANAGER/\DataOut_stall_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFOMANAGER/\fifo_rd_stm_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|HAMMING_DECODERV2 | addr       | 32x4          | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------------+-----------+----------------------+--------------+
|FIFOMANAGER | GEN_FIFO[0].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[1].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[3].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[4].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[5].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[6].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[7].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[8].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[9].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[10].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[11].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[12].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[13].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[14].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[15].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
+------------+-------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |TC_ClockManagementV3__GC0     |           1|       148|
|2     |TC_Control__GB0               |           1|     11819|
|3     |TC_Control__GB1               |           1|       330|
|4     |TC_Control__GB2               |           1|      1258|
|5     |TC_Control__GB3               |           1|       875|
|6     |RoundBufferV6__GB0            |           1|     10189|
|7     |RoundBufferV6__GB1            |           1|     14964|
|8     |TARGET_C_TopLevel_System__GC0 |           1|      5726|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:25 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:27 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------------+-----------+----------------------+--------------+
|FIFOMANAGER | GEN_FIFO[0].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[1].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[3].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[4].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[5].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[6].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[7].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[8].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[9].FIFOCH/r_FIFO_DATA_reg  | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[10].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[11].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[12].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[13].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[14].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
|FIFOMANAGER | GEN_FIFO[15].FIFOCH/r_FIFO_DATA_reg | Implied   | 32 x 12              | RAM32M x 2   | 
+------------+-------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |TC_ClockManagementV3__GC0     |           1|       148|
|2     |TC_Control__GB0               |           1|     11683|
|3     |TC_Control__GB1               |           1|       323|
|4     |TC_Control__GB2               |           1|      1258|
|5     |TC_Control__GB3               |           1|       851|
|6     |RoundBufferV6__GB0            |           1|     10189|
|7     |RoundBufferV6__GB1            |           1|     14964|
|8     |TARGET_C_TopLevel_System__GC0 |           1|      5726|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:43 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |TC_ClockManagementV3__GC0     |           1|       148|
|2     |TC_Control__GB0               |           1|      6579|
|3     |TC_Control__GB1               |           1|       187|
|4     |TC_Control__GB2               |           1|      1125|
|5     |TC_Control__GB3               |           1|       729|
|6     |RoundBufferV6__GB0            |           1|      6848|
|7     |RoundBufferV6__GB1            |           1|      5718|
|8     |TARGET_C_TopLevel_System__GC0 |           1|      3102|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin OldWindowCnt_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Trig_OldAddr_intl_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin CPU_CONTROLLER_inst/Ctrl_OldAddr_intl_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin CurWindowCnt_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:47 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:47 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:50 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:50 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   169|
|3     |LUT1       |   231|
|4     |LUT2       |   648|
|5     |LUT3       |   334|
|6     |LUT4       |  1832|
|7     |LUT5       |  2193|
|8     |LUT6       |  4364|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  1241|
|11    |MUXF8      |   297|
|12    |RAM32M     |    32|
|13    |FDCE       |  6586|
|14    |FDPE       |   529|
|15    |FDRE       |  5812|
|16    |FDSE       |   212|
|17    |LDC        |    32|
|18    |IBUFDS     |     1|
|19    |OBUFDS     |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------------+------+
|      |Instance                            |Module                              |Cells |
+------+------------------------------------+------------------------------------+------+
|1     |top                                 |                                    | 24520|
|2     |  U0                                |TARGET_C_TopLevel_System            | 24520|
|3     |    TC_ClockMgmt_inst               |TC_ClockManagementV3                |   150|
|4     |      TimeCnt_inst                  |counter                             |   141|
|5     |    TC_RoundBuffer                  |RoundBufferV6                       | 12630|
|6     |      CPU0                          |WindowBrainV2__parameterized507     |    14|
|7     |      CPULAST                       |WindowBrainV2__parameterized509     |    16|
|8     |      CPU_CONTROLLER_inst           |CPU_CONTROLLERV3                    |  3056|
|9     |        DIG_STO_AFIFO               |aFIFOV2__parameterized1_547         |   308|
|10    |          CLK_RD2WR                 |clkcrossing_buf__parameterized4_821 |    39|
|11    |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_838            |     2|
|12    |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_839            |     1|
|13    |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_840            |     1|
|14    |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_841            |     2|
|15    |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_842            |     1|
|16    |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_843            |     1|
|17    |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_844            |     2|
|18    |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_845            |     1|
|19    |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_846            |     1|
|20    |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_847            |     2|
|21    |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_848            |     1|
|22    |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_849            |     1|
|23    |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_850            |     1|
|24    |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_851            |     1|
|25    |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_852            |     1|
|26    |          CLK_WR2RD                 |clkcrossing_buf__parameterized4_822 |    25|
|27    |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_823            |     2|
|28    |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_824            |     1|
|29    |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_825            |     1|
|30    |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_826            |     2|
|31    |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_827            |     1|
|32    |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_828            |     1|
|33    |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_829            |     2|
|34    |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_830            |     1|
|35    |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_831            |     1|
|36    |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_832            |     2|
|37    |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_833            |     1|
|38    |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_834            |     1|
|39    |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_835            |     1|
|40    |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_836            |     1|
|41    |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_837            |     1|
|42    |        \GEN_DLY_TRIG[0].Dly_Trig   |BlockDelay                          |    19|
|43    |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_805            |     1|
|44    |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_806            |     1|
|45    |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_807            |     1|
|46    |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_808            |     1|
|47    |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_809            |     1|
|48    |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_810            |     1|
|49    |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_811            |     1|
|50    |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_812            |     1|
|51    |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_813            |     1|
|52    |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_814            |     1|
|53    |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_815            |     1|
|54    |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_816            |     1|
|55    |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_817            |     1|
|56    |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_818            |     1|
|57    |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_819            |     1|
|58    |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_820            |     1|
|59    |        \GEN_DLY_TRIG[10].Dly_Trig  |BlockDelay_548                      |    19|
|60    |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_789            |     1|
|61    |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_790            |     1|
|62    |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_791            |     1|
|63    |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_792            |     1|
|64    |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_793            |     1|
|65    |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_794            |     1|
|66    |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_795            |     1|
|67    |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_796            |     1|
|68    |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_797            |     1|
|69    |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_798            |     1|
|70    |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_799            |     1|
|71    |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_800            |     1|
|72    |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_801            |     1|
|73    |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_802            |     1|
|74    |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_803            |     1|
|75    |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_804            |     1|
|76    |        \GEN_DLY_TRIG[11].Dly_Trig  |BlockDelay_549                      |    19|
|77    |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_773            |     1|
|78    |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_774            |     1|
|79    |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_775            |     1|
|80    |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_776            |     1|
|81    |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_777            |     1|
|82    |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_778            |     1|
|83    |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_779            |     1|
|84    |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_780            |     1|
|85    |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_781            |     1|
|86    |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_782            |     1|
|87    |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_783            |     1|
|88    |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_784            |     1|
|89    |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_785            |     1|
|90    |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_786            |     1|
|91    |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_787            |     1|
|92    |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_788            |     1|
|93    |        \GEN_DLY_TRIG[1].Dly_Trig   |BlockDelay_550                      |    19|
|94    |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_757            |     1|
|95    |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_758            |     1|
|96    |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_759            |     1|
|97    |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_760            |     1|
|98    |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_761            |     1|
|99    |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_762            |     1|
|100   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_763            |     1|
|101   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_764            |     1|
|102   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_765            |     1|
|103   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_766            |     1|
|104   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_767            |     1|
|105   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_768            |     1|
|106   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_769            |     1|
|107   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_770            |     1|
|108   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_771            |     1|
|109   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_772            |     1|
|110   |        \GEN_DLY_TRIG[2].Dly_Trig   |BlockDelay_551                      |    19|
|111   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_741            |     1|
|112   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_742            |     1|
|113   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_743            |     1|
|114   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_744            |     1|
|115   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_745            |     1|
|116   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_746            |     1|
|117   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_747            |     1|
|118   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_748            |     1|
|119   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_749            |     1|
|120   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_750            |     1|
|121   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_751            |     1|
|122   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_752            |     1|
|123   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_753            |     1|
|124   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_754            |     1|
|125   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_755            |     1|
|126   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_756            |     1|
|127   |        \GEN_DLY_TRIG[3].Dly_Trig   |BlockDelay_552                      |    24|
|128   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_725            |     1|
|129   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_726            |     1|
|130   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_727            |     1|
|131   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_728            |     1|
|132   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_729            |     1|
|133   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_730            |     1|
|134   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_731            |     1|
|135   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_732            |     2|
|136   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_733            |     1|
|137   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_734            |     1|
|138   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_735            |     2|
|139   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_736            |     2|
|140   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_737            |     2|
|141   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_738            |     2|
|142   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_739            |     1|
|143   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_740            |     1|
|144   |        \GEN_DLY_TRIG[4].Dly_Trig   |BlockDelay_553                      |    19|
|145   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_709            |     1|
|146   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_710            |     1|
|147   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_711            |     1|
|148   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_712            |     1|
|149   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_713            |     1|
|150   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_714            |     1|
|151   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_715            |     1|
|152   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_716            |     1|
|153   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_717            |     1|
|154   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_718            |     1|
|155   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_719            |     1|
|156   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_720            |     1|
|157   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_721            |     1|
|158   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_722            |     1|
|159   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_723            |     1|
|160   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_724            |     1|
|161   |        \GEN_DLY_TRIG[5].Dly_Trig   |BlockDelay_554                      |    19|
|162   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_693            |     1|
|163   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_694            |     1|
|164   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_695            |     1|
|165   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_696            |     1|
|166   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_697            |     1|
|167   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_698            |     1|
|168   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_699            |     1|
|169   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_700            |     1|
|170   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_701            |     1|
|171   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_702            |     1|
|172   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_703            |     1|
|173   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_704            |     1|
|174   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_705            |     1|
|175   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_706            |     1|
|176   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_707            |     1|
|177   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_708            |     1|
|178   |        \GEN_DLY_TRIG[6].Dly_Trig   |BlockDelay_555                      |    19|
|179   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_677            |     1|
|180   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_678            |     1|
|181   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_679            |     1|
|182   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_680            |     1|
|183   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_681            |     1|
|184   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_682            |     1|
|185   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_683            |     1|
|186   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_684            |     1|
|187   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_685            |     1|
|188   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_686            |     1|
|189   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_687            |     1|
|190   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_688            |     1|
|191   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_689            |     1|
|192   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_690            |     1|
|193   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_691            |     1|
|194   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_692            |     1|
|195   |        \GEN_DLY_TRIG[7].Dly_Trig   |BlockDelay_556                      |    30|
|196   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_661            |     2|
|197   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_662            |     2|
|198   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_663            |     2|
|199   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_664            |     2|
|200   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_665            |     2|
|201   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_666            |     2|
|202   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_667            |     2|
|203   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_668            |     1|
|204   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_669            |     2|
|205   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_670            |     2|
|206   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_671            |     1|
|207   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_672            |     1|
|208   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_673            |     1|
|209   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_674            |     1|
|210   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_675            |     2|
|211   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_676            |     2|
|212   |        \GEN_DLY_TRIG[8].Dly_Trig   |BlockDelay_557                      |    19|
|213   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_645            |     1|
|214   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_646            |     1|
|215   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_647            |     1|
|216   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_648            |     1|
|217   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_649            |     1|
|218   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_650            |     1|
|219   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_651            |     1|
|220   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_652            |     1|
|221   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_653            |     1|
|222   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_654            |     1|
|223   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_655            |     1|
|224   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_656            |     1|
|225   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_657            |     1|
|226   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_658            |     1|
|227   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_659            |     1|
|228   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_660            |     1|
|229   |        \GEN_DLY_TRIG[9].Dly_Trig   |BlockDelay_558                      |    19|
|230   |          \DFF_GEN[0].DFFX          |RisingEdge_DFlipFlop_629            |     1|
|231   |          \DFF_GEN[10].DFFX         |RisingEdge_DFlipFlop_630            |     1|
|232   |          \DFF_GEN[11].DFFX         |RisingEdge_DFlipFlop_631            |     1|
|233   |          \DFF_GEN[12].DFFX         |RisingEdge_DFlipFlop_632            |     1|
|234   |          \DFF_GEN[13].DFFX         |RisingEdge_DFlipFlop_633            |     1|
|235   |          \DFF_GEN[14].DFFX         |RisingEdge_DFlipFlop_634            |     1|
|236   |          \DFF_GEN[15].DFFX         |RisingEdge_DFlipFlop_635            |     1|
|237   |          \DFF_GEN[1].DFFX          |RisingEdge_DFlipFlop_636            |     1|
|238   |          \DFF_GEN[2].DFFX          |RisingEdge_DFlipFlop_637            |     1|
|239   |          \DFF_GEN[3].DFFX          |RisingEdge_DFlipFlop_638            |     1|
|240   |          \DFF_GEN[4].DFFX          |RisingEdge_DFlipFlop_639            |     1|
|241   |          \DFF_GEN[5].DFFX          |RisingEdge_DFlipFlop_640            |     1|
|242   |          \DFF_GEN[6].DFFX          |RisingEdge_DFlipFlop_641            |     1|
|243   |          \DFF_GEN[7].DFFX          |RisingEdge_DFlipFlop_642            |     1|
|244   |          \DFF_GEN[8].DFFX          |RisingEdge_DFlipFlop_643            |     1|
|245   |          \DFF_GEN[9].DFFX          |RisingEdge_DFlipFlop_644            |     1|
|246   |        TRIG0FIFO                   |aFIFOV2                             |    67|
|247   |          CLK_RD2WR                 |clkcrossing_buf__parameterized4_597 |    22|
|248   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_614            |     2|
|249   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_615            |     1|
|250   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_616            |     1|
|251   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_617            |     2|
|252   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_618            |     1|
|253   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_619            |     1|
|254   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_620            |     2|
|255   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_621            |     1|
|256   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_622            |     1|
|257   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_623            |     2|
|258   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_624            |     1|
|259   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_625            |     1|
|260   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_626            |     1|
|261   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_627            |     1|
|262   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_628            |     1|
|263   |          CLK_WR2RD                 |clkcrossing_buf__parameterized4_598 |    25|
|264   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_599            |     2|
|265   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_600            |     1|
|266   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_601            |     1|
|267   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_602            |     2|
|268   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_603            |     1|
|269   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_604            |     1|
|270   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_605            |     2|
|271   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_606            |     1|
|272   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_607            |     1|
|273   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_608            |     2|
|274   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_609            |     1|
|275   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_610            |     1|
|276   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_611            |     1|
|277   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_612            |     1|
|278   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_613            |     1|
|279   |        TRIG1FIFO                   |aFIFOV2__parameterized0             |    64|
|280   |          CLK_RD2WR                 |clkcrossing_buf__parameterized4_565 |    22|
|281   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_582            |     2|
|282   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_583            |     1|
|283   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_584            |     1|
|284   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_585            |     2|
|285   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_586            |     1|
|286   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_587            |     1|
|287   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_588            |     2|
|288   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_589            |     1|
|289   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_590            |     1|
|290   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_591            |     2|
|291   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_592            |     1|
|292   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_593            |     1|
|293   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_594            |     1|
|294   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_595            |     1|
|295   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_596            |     1|
|296   |          CLK_WR2RD                 |clkcrossing_buf__parameterized4_566 |    22|
|297   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_567            |     2|
|298   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_568            |     1|
|299   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_569            |     1|
|300   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_570            |     2|
|301   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_571            |     1|
|302   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_572            |     1|
|303   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_573            |     2|
|304   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_574            |     1|
|305   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_575            |     1|
|306   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_576            |     2|
|307   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_577            |     1|
|308   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_578            |     1|
|309   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_579            |     1|
|310   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_580            |     1|
|311   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_581            |     1|
|312   |        TRIG_CONTROL_inst           |TRIGGER_CONTROLLER                  |   111|
|313   |          TrigA_inst                |SingleTrigger                       |    30|
|314   |            Cnt                     |Counter_En_564                      |    22|
|315   |          TrigB_inst                |SingleTrigger_559                   |    27|
|316   |            Cnt                     |Counter_En_563                      |    22|
|317   |          TrigC_inst                |SingleTrigger_560                   |    27|
|318   |            Cnt                     |Counter_En_562                      |    22|
|319   |          TrigD_inst                |SingleTrigger_561                   |    27|
|320   |            Cnt                     |Counter_En                          |    22|
|321   |      \GEN_CPU[100].CPUX            |WindowBrainV2__parameterized197     |    16|
|322   |      \GEN_CPU[101].CPUX            |WindowBrainV2__parameterized199     |    16|
|323   |      \GEN_CPU[102].CPUX            |WindowBrainV2__parameterized201     |    16|
|324   |      \GEN_CPU[103].CPUX            |WindowBrainV2__parameterized203     |    16|
|325   |      \GEN_CPU[104].CPUX            |WindowBrainV2__parameterized205     |    14|
|326   |      \GEN_CPU[105].CPUX            |WindowBrainV2__parameterized207     |    14|
|327   |      \GEN_CPU[106].CPUX            |WindowBrainV2__parameterized209     |    14|
|328   |      \GEN_CPU[107].CPUX            |WindowBrainV2__parameterized211     |    14|
|329   |      \GEN_CPU[108].CPUX            |WindowBrainV2__parameterized213     |    14|
|330   |      \GEN_CPU[109].CPUX            |WindowBrainV2__parameterized215     |    16|
|331   |      \GEN_CPU[10].CPUX             |WindowBrainV2__parameterized17      |    14|
|332   |      \GEN_CPU[110].CPUX            |WindowBrainV2__parameterized217     |    18|
|333   |      \GEN_CPU[111].CPUX            |WindowBrainV2__parameterized219     |    16|
|334   |      \GEN_CPU[112].CPUX            |WindowBrainV2__parameterized221     |    14|
|335   |      \GEN_CPU[113].CPUX            |WindowBrainV2__parameterized223     |    14|
|336   |      \GEN_CPU[114].CPUX            |WindowBrainV2__parameterized225     |    14|
|337   |      \GEN_CPU[115].CPUX            |WindowBrainV2__parameterized227     |    16|
|338   |      \GEN_CPU[116].CPUX            |WindowBrainV2__parameterized229     |    16|
|339   |      \GEN_CPU[117].CPUX            |WindowBrainV2__parameterized231     |    16|
|340   |      \GEN_CPU[118].CPUX            |WindowBrainV2__parameterized233     |    16|
|341   |      \GEN_CPU[119].CPUX            |WindowBrainV2__parameterized235     |    16|
|342   |      \GEN_CPU[11].CPUX             |WindowBrainV2__parameterized19      |    14|
|343   |      \GEN_CPU[120].CPUX            |WindowBrainV2__parameterized237     |    14|
|344   |      \GEN_CPU[121].CPUX            |WindowBrainV2__parameterized239     |    14|
|345   |      \GEN_CPU[122].CPUX            |WindowBrainV2__parameterized241     |    14|
|346   |      \GEN_CPU[123].CPUX            |WindowBrainV2__parameterized243     |    14|
|347   |      \GEN_CPU[124].CPUX            |WindowBrainV2__parameterized245     |    14|
|348   |      \GEN_CPU[125].CPUX            |WindowBrainV2__parameterized247     |    16|
|349   |      \GEN_CPU[126].CPUX            |WindowBrainV2__parameterized249     |    18|
|350   |      \GEN_CPU[127].CPUX            |WindowBrainV2__parameterized251     |    16|
|351   |      \GEN_CPU[128].CPUX            |WindowBrainV2__parameterized253     |    14|
|352   |      \GEN_CPU[129].CPUX            |WindowBrainV2__parameterized255     |    14|
|353   |      \GEN_CPU[12].CPUX             |WindowBrainV2__parameterized21      |    14|
|354   |      \GEN_CPU[130].CPUX            |WindowBrainV2__parameterized257     |    14|
|355   |      \GEN_CPU[131].CPUX            |WindowBrainV2__parameterized259     |    16|
|356   |      \GEN_CPU[132].CPUX            |WindowBrainV2__parameterized261     |    16|
|357   |      \GEN_CPU[133].CPUX            |WindowBrainV2__parameterized263     |    16|
|358   |      \GEN_CPU[134].CPUX            |WindowBrainV2__parameterized265     |    16|
|359   |      \GEN_CPU[135].CPUX            |WindowBrainV2__parameterized267     |    16|
|360   |      \GEN_CPU[136].CPUX            |WindowBrainV2__parameterized269     |    14|
|361   |      \GEN_CPU[137].CPUX            |WindowBrainV2__parameterized271     |    14|
|362   |      \GEN_CPU[138].CPUX            |WindowBrainV2__parameterized273     |    14|
|363   |      \GEN_CPU[139].CPUX            |WindowBrainV2__parameterized275     |    14|
|364   |      \GEN_CPU[13].CPUX             |WindowBrainV2__parameterized23      |    16|
|365   |      \GEN_CPU[140].CPUX            |WindowBrainV2__parameterized277     |    14|
|366   |      \GEN_CPU[141].CPUX            |WindowBrainV2__parameterized279     |    16|
|367   |      \GEN_CPU[142].CPUX            |WindowBrainV2__parameterized281     |    18|
|368   |      \GEN_CPU[143].CPUX            |WindowBrainV2__parameterized283     |    16|
|369   |      \GEN_CPU[144].CPUX            |WindowBrainV2__parameterized285     |    14|
|370   |      \GEN_CPU[145].CPUX            |WindowBrainV2__parameterized287     |    14|
|371   |      \GEN_CPU[146].CPUX            |WindowBrainV2__parameterized289     |    14|
|372   |      \GEN_CPU[147].CPUX            |WindowBrainV2__parameterized291     |    16|
|373   |      \GEN_CPU[148].CPUX            |WindowBrainV2__parameterized293     |    16|
|374   |      \GEN_CPU[149].CPUX            |WindowBrainV2__parameterized295     |    16|
|375   |      \GEN_CPU[14].CPUX             |WindowBrainV2__parameterized25      |    18|
|376   |      \GEN_CPU[150].CPUX            |WindowBrainV2__parameterized297     |    16|
|377   |      \GEN_CPU[151].CPUX            |WindowBrainV2__parameterized299     |    16|
|378   |      \GEN_CPU[152].CPUX            |WindowBrainV2__parameterized301     |    14|
|379   |      \GEN_CPU[153].CPUX            |WindowBrainV2__parameterized303     |    14|
|380   |      \GEN_CPU[154].CPUX            |WindowBrainV2__parameterized305     |    14|
|381   |      \GEN_CPU[155].CPUX            |WindowBrainV2__parameterized307     |    14|
|382   |      \GEN_CPU[156].CPUX            |WindowBrainV2__parameterized309     |    14|
|383   |      \GEN_CPU[157].CPUX            |WindowBrainV2__parameterized311     |    16|
|384   |      \GEN_CPU[158].CPUX            |WindowBrainV2__parameterized313     |    18|
|385   |      \GEN_CPU[159].CPUX            |WindowBrainV2__parameterized315     |    16|
|386   |      \GEN_CPU[15].CPUX             |WindowBrainV2__parameterized27      |    16|
|387   |      \GEN_CPU[160].CPUX            |WindowBrainV2__parameterized317     |    14|
|388   |      \GEN_CPU[161].CPUX            |WindowBrainV2__parameterized319     |    14|
|389   |      \GEN_CPU[162].CPUX            |WindowBrainV2__parameterized321     |    14|
|390   |      \GEN_CPU[163].CPUX            |WindowBrainV2__parameterized323     |    16|
|391   |      \GEN_CPU[164].CPUX            |WindowBrainV2__parameterized325     |    16|
|392   |      \GEN_CPU[165].CPUX            |WindowBrainV2__parameterized327     |    16|
|393   |      \GEN_CPU[166].CPUX            |WindowBrainV2__parameterized329     |    16|
|394   |      \GEN_CPU[167].CPUX            |WindowBrainV2__parameterized331     |    16|
|395   |      \GEN_CPU[168].CPUX            |WindowBrainV2__parameterized333     |    14|
|396   |      \GEN_CPU[169].CPUX            |WindowBrainV2__parameterized335     |    14|
|397   |      \GEN_CPU[16].CPUX             |WindowBrainV2__parameterized29      |    14|
|398   |      \GEN_CPU[170].CPUX            |WindowBrainV2__parameterized337     |    14|
|399   |      \GEN_CPU[171].CPUX            |WindowBrainV2__parameterized339     |    14|
|400   |      \GEN_CPU[172].CPUX            |WindowBrainV2__parameterized341     |    14|
|401   |      \GEN_CPU[173].CPUX            |WindowBrainV2__parameterized343     |    16|
|402   |      \GEN_CPU[174].CPUX            |WindowBrainV2__parameterized345     |    18|
|403   |      \GEN_CPU[175].CPUX            |WindowBrainV2__parameterized347     |    16|
|404   |      \GEN_CPU[176].CPUX            |WindowBrainV2__parameterized349     |    14|
|405   |      \GEN_CPU[177].CPUX            |WindowBrainV2__parameterized351     |    14|
|406   |      \GEN_CPU[178].CPUX            |WindowBrainV2__parameterized353     |    14|
|407   |      \GEN_CPU[179].CPUX            |WindowBrainV2__parameterized355     |    16|
|408   |      \GEN_CPU[17].CPUX             |WindowBrainV2__parameterized31      |    14|
|409   |      \GEN_CPU[180].CPUX            |WindowBrainV2__parameterized357     |    16|
|410   |      \GEN_CPU[181].CPUX            |WindowBrainV2__parameterized359     |    16|
|411   |      \GEN_CPU[182].CPUX            |WindowBrainV2__parameterized361     |    16|
|412   |      \GEN_CPU[183].CPUX            |WindowBrainV2__parameterized363     |    16|
|413   |      \GEN_CPU[184].CPUX            |WindowBrainV2__parameterized365     |    14|
|414   |      \GEN_CPU[185].CPUX            |WindowBrainV2__parameterized367     |    14|
|415   |      \GEN_CPU[186].CPUX            |WindowBrainV2__parameterized369     |    14|
|416   |      \GEN_CPU[187].CPUX            |WindowBrainV2__parameterized371     |    14|
|417   |      \GEN_CPU[188].CPUX            |WindowBrainV2__parameterized373     |    14|
|418   |      \GEN_CPU[189].CPUX            |WindowBrainV2__parameterized375     |    16|
|419   |      \GEN_CPU[18].CPUX             |WindowBrainV2__parameterized33      |    14|
|420   |      \GEN_CPU[190].CPUX            |WindowBrainV2__parameterized377     |    18|
|421   |      \GEN_CPU[191].CPUX            |WindowBrainV2__parameterized379     |    16|
|422   |      \GEN_CPU[192].CPUX            |WindowBrainV2__parameterized381     |    14|
|423   |      \GEN_CPU[193].CPUX            |WindowBrainV2__parameterized383     |    14|
|424   |      \GEN_CPU[194].CPUX            |WindowBrainV2__parameterized385     |    14|
|425   |      \GEN_CPU[195].CPUX            |WindowBrainV2__parameterized387     |    16|
|426   |      \GEN_CPU[196].CPUX            |WindowBrainV2__parameterized389     |    16|
|427   |      \GEN_CPU[197].CPUX            |WindowBrainV2__parameterized391     |    16|
|428   |      \GEN_CPU[198].CPUX            |WindowBrainV2__parameterized393     |    16|
|429   |      \GEN_CPU[199].CPUX            |WindowBrainV2__parameterized395     |    16|
|430   |      \GEN_CPU[19].CPUX             |WindowBrainV2__parameterized35      |    16|
|431   |      \GEN_CPU[1].CPUX              |WindowBrainV2                       |    14|
|432   |      \GEN_CPU[200].CPUX            |WindowBrainV2__parameterized397     |    14|
|433   |      \GEN_CPU[201].CPUX            |WindowBrainV2__parameterized399     |    14|
|434   |      \GEN_CPU[202].CPUX            |WindowBrainV2__parameterized401     |    14|
|435   |      \GEN_CPU[203].CPUX            |WindowBrainV2__parameterized403     |    14|
|436   |      \GEN_CPU[204].CPUX            |WindowBrainV2__parameterized405     |    14|
|437   |      \GEN_CPU[205].CPUX            |WindowBrainV2__parameterized407     |    16|
|438   |      \GEN_CPU[206].CPUX            |WindowBrainV2__parameterized409     |    18|
|439   |      \GEN_CPU[207].CPUX            |WindowBrainV2__parameterized411     |    16|
|440   |      \GEN_CPU[208].CPUX            |WindowBrainV2__parameterized413     |    14|
|441   |      \GEN_CPU[209].CPUX            |WindowBrainV2__parameterized415     |    14|
|442   |      \GEN_CPU[20].CPUX             |WindowBrainV2__parameterized37      |    16|
|443   |      \GEN_CPU[210].CPUX            |WindowBrainV2__parameterized417     |    14|
|444   |      \GEN_CPU[211].CPUX            |WindowBrainV2__parameterized419     |    16|
|445   |      \GEN_CPU[212].CPUX            |WindowBrainV2__parameterized421     |    16|
|446   |      \GEN_CPU[213].CPUX            |WindowBrainV2__parameterized423     |    16|
|447   |      \GEN_CPU[214].CPUX            |WindowBrainV2__parameterized425     |    16|
|448   |      \GEN_CPU[215].CPUX            |WindowBrainV2__parameterized427     |    16|
|449   |      \GEN_CPU[216].CPUX            |WindowBrainV2__parameterized429     |    14|
|450   |      \GEN_CPU[217].CPUX            |WindowBrainV2__parameterized431     |    14|
|451   |      \GEN_CPU[218].CPUX            |WindowBrainV2__parameterized433     |    14|
|452   |      \GEN_CPU[219].CPUX            |WindowBrainV2__parameterized435     |    14|
|453   |      \GEN_CPU[21].CPUX             |WindowBrainV2__parameterized39      |    16|
|454   |      \GEN_CPU[220].CPUX            |WindowBrainV2__parameterized437     |    14|
|455   |      \GEN_CPU[221].CPUX            |WindowBrainV2__parameterized439     |    16|
|456   |      \GEN_CPU[222].CPUX            |WindowBrainV2__parameterized441     |    18|
|457   |      \GEN_CPU[223].CPUX            |WindowBrainV2__parameterized443     |    16|
|458   |      \GEN_CPU[224].CPUX            |WindowBrainV2__parameterized445     |    14|
|459   |      \GEN_CPU[225].CPUX            |WindowBrainV2__parameterized447     |    14|
|460   |      \GEN_CPU[226].CPUX            |WindowBrainV2__parameterized449     |    14|
|461   |      \GEN_CPU[227].CPUX            |WindowBrainV2__parameterized451     |    16|
|462   |      \GEN_CPU[228].CPUX            |WindowBrainV2__parameterized453     |    16|
|463   |      \GEN_CPU[229].CPUX            |WindowBrainV2__parameterized455     |    16|
|464   |      \GEN_CPU[22].CPUX             |WindowBrainV2__parameterized41      |    16|
|465   |      \GEN_CPU[230].CPUX            |WindowBrainV2__parameterized457     |    16|
|466   |      \GEN_CPU[231].CPUX            |WindowBrainV2__parameterized459     |    16|
|467   |      \GEN_CPU[232].CPUX            |WindowBrainV2__parameterized461     |    14|
|468   |      \GEN_CPU[233].CPUX            |WindowBrainV2__parameterized463     |    14|
|469   |      \GEN_CPU[234].CPUX            |WindowBrainV2__parameterized465     |    14|
|470   |      \GEN_CPU[235].CPUX            |WindowBrainV2__parameterized467     |    14|
|471   |      \GEN_CPU[236].CPUX            |WindowBrainV2__parameterized469     |    14|
|472   |      \GEN_CPU[237].CPUX            |WindowBrainV2__parameterized471     |    16|
|473   |      \GEN_CPU[238].CPUX            |WindowBrainV2__parameterized473     |    18|
|474   |      \GEN_CPU[239].CPUX            |WindowBrainV2__parameterized475     |    16|
|475   |      \GEN_CPU[23].CPUX             |WindowBrainV2__parameterized43      |    16|
|476   |      \GEN_CPU[240].CPUX            |WindowBrainV2__parameterized477     |    14|
|477   |      \GEN_CPU[241].CPUX            |WindowBrainV2__parameterized479     |    14|
|478   |      \GEN_CPU[242].CPUX            |WindowBrainV2__parameterized481     |    14|
|479   |      \GEN_CPU[243].CPUX            |WindowBrainV2__parameterized483     |    16|
|480   |      \GEN_CPU[244].CPUX            |WindowBrainV2__parameterized485     |    16|
|481   |      \GEN_CPU[245].CPUX            |WindowBrainV2__parameterized487     |    16|
|482   |      \GEN_CPU[246].CPUX            |WindowBrainV2__parameterized489     |    16|
|483   |      \GEN_CPU[247].CPUX            |WindowBrainV2__parameterized491     |    16|
|484   |      \GEN_CPU[248].CPUX            |WindowBrainV2__parameterized493     |    14|
|485   |      \GEN_CPU[249].CPUX            |WindowBrainV2__parameterized495     |    14|
|486   |      \GEN_CPU[24].CPUX             |WindowBrainV2__parameterized45      |    14|
|487   |      \GEN_CPU[250].CPUX            |WindowBrainV2__parameterized497     |    14|
|488   |      \GEN_CPU[251].CPUX            |WindowBrainV2__parameterized499     |    14|
|489   |      \GEN_CPU[252].CPUX            |WindowBrainV2__parameterized501     |    14|
|490   |      \GEN_CPU[253].CPUX            |WindowBrainV2__parameterized503     |    16|
|491   |      \GEN_CPU[254].CPUX            |WindowBrainV2__parameterized505     |    18|
|492   |      \GEN_CPU[25].CPUX             |WindowBrainV2__parameterized47      |    14|
|493   |      \GEN_CPU[26].CPUX             |WindowBrainV2__parameterized49      |    14|
|494   |      \GEN_CPU[27].CPUX             |WindowBrainV2__parameterized51      |    14|
|495   |      \GEN_CPU[28].CPUX             |WindowBrainV2__parameterized53      |    14|
|496   |      \GEN_CPU[29].CPUX             |WindowBrainV2__parameterized55      |    16|
|497   |      \GEN_CPU[2].CPUX              |WindowBrainV2__parameterized1       |    14|
|498   |      \GEN_CPU[30].CPUX             |WindowBrainV2__parameterized57      |    18|
|499   |      \GEN_CPU[31].CPUX             |WindowBrainV2__parameterized59      |    16|
|500   |      \GEN_CPU[32].CPUX             |WindowBrainV2__parameterized61      |    14|
|501   |      \GEN_CPU[33].CPUX             |WindowBrainV2__parameterized63      |    14|
|502   |      \GEN_CPU[34].CPUX             |WindowBrainV2__parameterized65      |    14|
|503   |      \GEN_CPU[35].CPUX             |WindowBrainV2__parameterized67      |    16|
|504   |      \GEN_CPU[36].CPUX             |WindowBrainV2__parameterized69      |    16|
|505   |      \GEN_CPU[37].CPUX             |WindowBrainV2__parameterized71      |    16|
|506   |      \GEN_CPU[38].CPUX             |WindowBrainV2__parameterized73      |    16|
|507   |      \GEN_CPU[39].CPUX             |WindowBrainV2__parameterized75      |    16|
|508   |      \GEN_CPU[3].CPUX              |WindowBrainV2__parameterized3       |    16|
|509   |      \GEN_CPU[40].CPUX             |WindowBrainV2__parameterized77      |    14|
|510   |      \GEN_CPU[41].CPUX             |WindowBrainV2__parameterized79      |    14|
|511   |      \GEN_CPU[42].CPUX             |WindowBrainV2__parameterized81      |    14|
|512   |      \GEN_CPU[43].CPUX             |WindowBrainV2__parameterized83      |    14|
|513   |      \GEN_CPU[44].CPUX             |WindowBrainV2__parameterized85      |    14|
|514   |      \GEN_CPU[45].CPUX             |WindowBrainV2__parameterized87      |    16|
|515   |      \GEN_CPU[46].CPUX             |WindowBrainV2__parameterized89      |    18|
|516   |      \GEN_CPU[47].CPUX             |WindowBrainV2__parameterized91      |    16|
|517   |      \GEN_CPU[48].CPUX             |WindowBrainV2__parameterized93      |    14|
|518   |      \GEN_CPU[49].CPUX             |WindowBrainV2__parameterized95      |    14|
|519   |      \GEN_CPU[4].CPUX              |WindowBrainV2__parameterized5       |    16|
|520   |      \GEN_CPU[50].CPUX             |WindowBrainV2__parameterized97      |    14|
|521   |      \GEN_CPU[51].CPUX             |WindowBrainV2__parameterized99      |    16|
|522   |      \GEN_CPU[52].CPUX             |WindowBrainV2__parameterized101     |    16|
|523   |      \GEN_CPU[53].CPUX             |WindowBrainV2__parameterized103     |    16|
|524   |      \GEN_CPU[54].CPUX             |WindowBrainV2__parameterized105     |    16|
|525   |      \GEN_CPU[55].CPUX             |WindowBrainV2__parameterized107     |    16|
|526   |      \GEN_CPU[56].CPUX             |WindowBrainV2__parameterized109     |    14|
|527   |      \GEN_CPU[57].CPUX             |WindowBrainV2__parameterized111     |    14|
|528   |      \GEN_CPU[58].CPUX             |WindowBrainV2__parameterized113     |    14|
|529   |      \GEN_CPU[59].CPUX             |WindowBrainV2__parameterized115     |    14|
|530   |      \GEN_CPU[5].CPUX              |WindowBrainV2__parameterized7       |    16|
|531   |      \GEN_CPU[60].CPUX             |WindowBrainV2__parameterized117     |    14|
|532   |      \GEN_CPU[61].CPUX             |WindowBrainV2__parameterized119     |    16|
|533   |      \GEN_CPU[62].CPUX             |WindowBrainV2__parameterized121     |    18|
|534   |      \GEN_CPU[63].CPUX             |WindowBrainV2__parameterized123     |    16|
|535   |      \GEN_CPU[64].CPUX             |WindowBrainV2__parameterized125     |    14|
|536   |      \GEN_CPU[65].CPUX             |WindowBrainV2__parameterized127     |    14|
|537   |      \GEN_CPU[66].CPUX             |WindowBrainV2__parameterized129     |    14|
|538   |      \GEN_CPU[67].CPUX             |WindowBrainV2__parameterized131     |    16|
|539   |      \GEN_CPU[68].CPUX             |WindowBrainV2__parameterized133     |    16|
|540   |      \GEN_CPU[69].CPUX             |WindowBrainV2__parameterized135     |    16|
|541   |      \GEN_CPU[6].CPUX              |WindowBrainV2__parameterized9       |    16|
|542   |      \GEN_CPU[70].CPUX             |WindowBrainV2__parameterized137     |    16|
|543   |      \GEN_CPU[71].CPUX             |WindowBrainV2__parameterized139     |    16|
|544   |      \GEN_CPU[72].CPUX             |WindowBrainV2__parameterized141     |    14|
|545   |      \GEN_CPU[73].CPUX             |WindowBrainV2__parameterized143     |    14|
|546   |      \GEN_CPU[74].CPUX             |WindowBrainV2__parameterized145     |    14|
|547   |      \GEN_CPU[75].CPUX             |WindowBrainV2__parameterized147     |    14|
|548   |      \GEN_CPU[76].CPUX             |WindowBrainV2__parameterized149     |    14|
|549   |      \GEN_CPU[77].CPUX             |WindowBrainV2__parameterized151     |    16|
|550   |      \GEN_CPU[78].CPUX             |WindowBrainV2__parameterized153     |    18|
|551   |      \GEN_CPU[79].CPUX             |WindowBrainV2__parameterized155     |    16|
|552   |      \GEN_CPU[7].CPUX              |WindowBrainV2__parameterized11      |    16|
|553   |      \GEN_CPU[80].CPUX             |WindowBrainV2__parameterized157     |    14|
|554   |      \GEN_CPU[81].CPUX             |WindowBrainV2__parameterized159     |    14|
|555   |      \GEN_CPU[82].CPUX             |WindowBrainV2__parameterized161     |    14|
|556   |      \GEN_CPU[83].CPUX             |WindowBrainV2__parameterized163     |    16|
|557   |      \GEN_CPU[84].CPUX             |WindowBrainV2__parameterized165     |    16|
|558   |      \GEN_CPU[85].CPUX             |WindowBrainV2__parameterized167     |    16|
|559   |      \GEN_CPU[86].CPUX             |WindowBrainV2__parameterized169     |    16|
|560   |      \GEN_CPU[87].CPUX             |WindowBrainV2__parameterized171     |    16|
|561   |      \GEN_CPU[88].CPUX             |WindowBrainV2__parameterized173     |    14|
|562   |      \GEN_CPU[89].CPUX             |WindowBrainV2__parameterized175     |    14|
|563   |      \GEN_CPU[8].CPUX              |WindowBrainV2__parameterized13      |    14|
|564   |      \GEN_CPU[90].CPUX             |WindowBrainV2__parameterized177     |    14|
|565   |      \GEN_CPU[91].CPUX             |WindowBrainV2__parameterized179     |    14|
|566   |      \GEN_CPU[92].CPUX             |WindowBrainV2__parameterized181     |    14|
|567   |      \GEN_CPU[93].CPUX             |WindowBrainV2__parameterized183     |    16|
|568   |      \GEN_CPU[94].CPUX             |WindowBrainV2__parameterized185     |    18|
|569   |      \GEN_CPU[95].CPUX             |WindowBrainV2__parameterized187     |    16|
|570   |      \GEN_CPU[96].CPUX             |WindowBrainV2__parameterized189     |    14|
|571   |      \GEN_CPU[97].CPUX             |WindowBrainV2__parameterized191     |    14|
|572   |      \GEN_CPU[98].CPUX             |WindowBrainV2__parameterized193     |    14|
|573   |      \GEN_CPU[99].CPUX             |WindowBrainV2__parameterized195     |    16|
|574   |      \GEN_CPU[9].CPUX              |WindowBrainV2__parameterized15      |    14|
|575   |      NEXTADDR_ints                 |BIT_SELECTOR                        |   274|
|576   |        \H_GEN[0].DATAH             |HAMMING_DECODERV2_530               |    14|
|577   |        \H_GEN[10].DATAH            |HAMMING_DECODERV2_531               |    14|
|578   |        \H_GEN[11].DATAH            |HAMMING_DECODERV2_532               |    14|
|579   |        \H_GEN[12].DATAH            |HAMMING_DECODERV2_533               |    16|
|580   |        \H_GEN[13].DATAH            |HAMMING_DECODERV2_534               |    14|
|581   |        \H_GEN[14].DATAH            |HAMMING_DECODERV2_535               |    16|
|582   |        \H_GEN[15].DATAH            |HAMMING_DECODERV2_536               |    15|
|583   |        \H_GEN[1].DATAH             |HAMMING_DECODERV2_537               |    14|
|584   |        \H_GEN[2].DATAH             |HAMMING_DECODERV2_538               |    14|
|585   |        \H_GEN[3].DATAH             |HAMMING_DECODERV2_539               |    14|
|586   |        \H_GEN[4].DATAH             |HAMMING_DECODERV2_540               |    16|
|587   |        \H_GEN[5].DATAH             |HAMMING_DECODERV2_541               |    14|
|588   |        \H_GEN[6].DATAH             |HAMMING_DECODERV2_542               |    14|
|589   |        \H_GEN[7].DATAH             |HAMMING_DECODERV2_543               |    15|
|590   |        \H_GEN[8].DATAH             |HAMMING_DECODERV2_544               |    14|
|591   |        \H_GEN[9].DATAH             |HAMMING_DECODERV2_545               |    14|
|592   |        VALIDH                      |HAMMING_DECODERV2_546               |    14|
|593   |      PREVADDR_ints                 |BIT_SELECTOR_331                    |   274|
|594   |        \H_GEN[0].DATAH             |HAMMING_DECODERV2                   |    14|
|595   |        \H_GEN[10].DATAH            |HAMMING_DECODERV2_514               |    14|
|596   |        \H_GEN[11].DATAH            |HAMMING_DECODERV2_515               |    14|
|597   |        \H_GEN[12].DATAH            |HAMMING_DECODERV2_516               |    16|
|598   |        \H_GEN[13].DATAH            |HAMMING_DECODERV2_517               |    14|
|599   |        \H_GEN[14].DATAH            |HAMMING_DECODERV2_518               |    16|
|600   |        \H_GEN[15].DATAH            |HAMMING_DECODERV2_519               |    15|
|601   |        \H_GEN[1].DATAH             |HAMMING_DECODERV2_520               |    14|
|602   |        \H_GEN[2].DATAH             |HAMMING_DECODERV2_521               |    14|
|603   |        \H_GEN[3].DATAH             |HAMMING_DECODERV2_522               |    14|
|604   |        \H_GEN[4].DATAH             |HAMMING_DECODERV2_523               |    16|
|605   |        \H_GEN[5].DATAH             |HAMMING_DECODERV2_524               |    14|
|606   |        \H_GEN[6].DATAH             |HAMMING_DECODERV2_525               |    14|
|607   |        \H_GEN[7].DATAH             |HAMMING_DECODERV2_526               |    15|
|608   |        \H_GEN[8].DATAH             |HAMMING_DECODERV2_527               |    14|
|609   |        \H_GEN[9].DATAH             |HAMMING_DECODERV2_528               |    14|
|610   |        VALIDH                      |HAMMING_DECODERV2_529               |    14|
|611   |      WDOSTORE                      |WindowStoreV4                       |  5138|
|612   |        AXI_CMD_AFIFO               |aFIFOV2__parameterized2             |   615|
|613   |          CLK_RD2WR                 |clkcrossing_buf__parameterized6_476 |    59|
|614   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_496            |     2|
|615   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_497            |     1|
|616   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_498            |     1|
|617   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_499            |     2|
|618   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_500            |     1|
|619   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_501            |     1|
|620   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_502            |     2|
|621   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_503            |     1|
|622   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_504            |     1|
|623   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_505            |     2|
|624   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_506            |     1|
|625   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_507            |     1|
|626   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_508            |     2|
|627   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_509            |     1|
|628   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_510            |     1|
|629   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_511            |     1|
|630   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_512            |     1|
|631   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_513            |     1|
|632   |          CLK_WR2RD                 |clkcrossing_buf__parameterized6_477 |    28|
|633   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_478            |     2|
|634   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_479            |     1|
|635   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_480            |     1|
|636   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_481            |     2|
|637   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_482            |     1|
|638   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_483            |     1|
|639   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_484            |     2|
|640   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_485            |     1|
|641   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_486            |     1|
|642   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_487            |     2|
|643   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_488            |     1|
|644   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_489            |     1|
|645   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_490            |     2|
|646   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_491            |     1|
|647   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_492            |     1|
|648   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_493            |     1|
|649   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_494            |     1|
|650   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_495            |     1|
|651   |        AXI_Time_AFIFO              |aFIFOV2__parameterized3             |  2929|
|652   |          CLK_RD2WR                 |clkcrossing_buf__parameterized6_438 |    59|
|653   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_458            |     2|
|654   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_459            |     1|
|655   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_460            |     1|
|656   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_461            |     2|
|657   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_462            |     1|
|658   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_463            |     1|
|659   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_464            |     2|
|660   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_465            |     1|
|661   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_466            |     1|
|662   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_467            |     2|
|663   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_468            |     1|
|664   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_469            |     1|
|665   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_470            |     2|
|666   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_471            |     1|
|667   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_472            |     1|
|668   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_473            |     1|
|669   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_474            |     1|
|670   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_475            |     1|
|671   |          CLK_WR2RD                 |clkcrossing_buf__parameterized6_439 |    29|
|672   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_440            |     2|
|673   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_441            |     1|
|674   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_442            |     1|
|675   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_443            |     2|
|676   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_444            |     1|
|677   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_445            |     1|
|678   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_446            |     2|
|679   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_447            |     1|
|680   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_448            |     1|
|681   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_449            |     2|
|682   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_450            |     1|
|683   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_451            |     1|
|684   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_452            |     2|
|685   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_453            |     1|
|686   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_454            |     1|
|687   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_455            |     1|
|688   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_456            |     1|
|689   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_457            |     2|
|690   |        AXI_Trig_AFIFO              |aFIFOV2__parameterized5             |   661|
|691   |          CLK_RD2WR                 |clkcrossing_buf__parameterized6_400 |    59|
|692   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_420            |     2|
|693   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_421            |     1|
|694   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_422            |     1|
|695   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_423            |     2|
|696   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_424            |     1|
|697   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_425            |     1|
|698   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_426            |     2|
|699   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_427            |     1|
|700   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_428            |     1|
|701   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_429            |     2|
|702   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_430            |     1|
|703   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_431            |     1|
|704   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_432            |     2|
|705   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_433            |     1|
|706   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_434            |     1|
|707   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_435            |     1|
|708   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_436            |     1|
|709   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_437            |     1|
|710   |          CLK_WR2RD                 |clkcrossing_buf__parameterized6_401 |    28|
|711   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_402            |     2|
|712   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_403            |     1|
|713   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_404            |     1|
|714   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_405            |     2|
|715   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_406            |     1|
|716   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_407            |     1|
|717   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_408            |     2|
|718   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_409            |     1|
|719   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_410            |     1|
|720   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_411            |     2|
|721   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_412            |     1|
|722   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_413            |     1|
|723   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_414            |     2|
|724   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_415            |     1|
|725   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_416            |     1|
|726   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_417            |     1|
|727   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_418            |     1|
|728   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_419            |     1|
|729   |        AXI_WdoAddr_AFIFO           |aFIFOV2__parameterized4             |   523|
|730   |          CLK_RD2WR                 |clkcrossing_buf__parameterized6     |    59|
|731   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_382            |     2|
|732   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_383            |     1|
|733   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_384            |     1|
|734   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_385            |     2|
|735   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_386            |     1|
|736   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_387            |     1|
|737   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_388            |     2|
|738   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_389            |     1|
|739   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_390            |     1|
|740   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_391            |     2|
|741   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_392            |     1|
|742   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_393            |     1|
|743   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_394            |     2|
|744   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_395            |     1|
|745   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_396            |     1|
|746   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_397            |     1|
|747   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_398            |     1|
|748   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_399            |     1|
|749   |          CLK_WR2RD                 |clkcrossing_buf__parameterized6_363 |    28|
|750   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_364            |     2|
|751   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_365            |     1|
|752   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_366            |     1|
|753   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_367            |     2|
|754   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_368            |     1|
|755   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_369            |     1|
|756   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_370            |     2|
|757   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_371            |     1|
|758   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_372            |     1|
|759   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_373            |     2|
|760   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_374            |     1|
|761   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_375            |     1|
|762   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_376            |     2|
|763   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_377            |     1|
|764   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_378            |     1|
|765   |            \DFF_GEN[5].DFF_A       |RisingEdge_DFlipFlop_379            |     1|
|766   |            \DFF_GEN[5].DFF_AB      |RisingEdge_DFlipFlop_380            |     1|
|767   |            \DFF_GEN[5].DFF_B       |RisingEdge_DFlipFlop_381            |     1|
|768   |        RDAD_STO_AFIFO              |aFIFOV2__parameterized1             |   295|
|769   |          CLK_RD2WR                 |clkcrossing_buf__parameterized4     |    38|
|770   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_348            |     2|
|771   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_349            |     1|
|772   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_350            |     1|
|773   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_351            |     2|
|774   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_352            |     1|
|775   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_353            |     1|
|776   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_354            |     2|
|777   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_355            |     1|
|778   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_356            |     1|
|779   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_357            |     2|
|780   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_358            |     1|
|781   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_359            |     1|
|782   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_360            |     1|
|783   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_361            |     1|
|784   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_362            |     1|
|785   |          CLK_WR2RD                 |clkcrossing_buf__parameterized4_332 |    23|
|786   |            \DFF_GEN[0].DFF_A       |RisingEdge_DFlipFlop_333            |     2|
|787   |            \DFF_GEN[0].DFF_AB      |RisingEdge_DFlipFlop_334            |     1|
|788   |            \DFF_GEN[0].DFF_B       |RisingEdge_DFlipFlop_335            |     1|
|789   |            \DFF_GEN[1].DFF_A       |RisingEdge_DFlipFlop_336            |     2|
|790   |            \DFF_GEN[1].DFF_AB      |RisingEdge_DFlipFlop_337            |     1|
|791   |            \DFF_GEN[1].DFF_B       |RisingEdge_DFlipFlop_338            |     1|
|792   |            \DFF_GEN[2].DFF_A       |RisingEdge_DFlipFlop_339            |     2|
|793   |            \DFF_GEN[2].DFF_AB      |RisingEdge_DFlipFlop_340            |     1|
|794   |            \DFF_GEN[2].DFF_B       |RisingEdge_DFlipFlop_341            |     1|
|795   |            \DFF_GEN[3].DFF_A       |RisingEdge_DFlipFlop_342            |     2|
|796   |            \DFF_GEN[3].DFF_AB      |RisingEdge_DFlipFlop_343            |     1|
|797   |            \DFF_GEN[3].DFF_B       |RisingEdge_DFlipFlop_344            |     1|
|798   |            \DFF_GEN[4].DFF_A       |RisingEdge_DFlipFlop_345            |     1|
|799   |            \DFF_GEN[4].DFF_AB      |RisingEdge_DFlipFlop_346            |     1|
|800   |            \DFF_GEN[4].DFF_B       |RisingEdge_DFlipFlop_347            |     1|
|801   |    FIFOMANAGER                     |FifoManagerV4                       |  1639|
|802   |      DATA_CLKBUF                   |clkcrossing_buf_308                 |     6|
|803   |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_328            |     1|
|804   |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_329            |     1|
|805   |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_330            |     1|
|806   |      \GEN_FIFO[0].FIFOCH           |module_fifo_regs_no_flags           |    46|
|807   |      \GEN_FIFO[10].FIFOCH          |module_fifo_regs_no_flags_309       |    45|
|808   |      \GEN_FIFO[11].FIFOCH          |module_fifo_regs_no_flags_310       |    69|
|809   |      \GEN_FIFO[12].FIFOCH          |module_fifo_regs_no_flags_311       |    45|
|810   |      \GEN_FIFO[13].FIFOCH          |module_fifo_regs_no_flags_312       |    45|
|811   |      \GEN_FIFO[14].FIFOCH          |module_fifo_regs_no_flags_313       |    45|
|812   |      \GEN_FIFO[15].FIFOCH          |module_fifo_regs_no_flags_314       |    57|
|813   |      \GEN_FIFO[1].FIFOCH           |module_fifo_regs_no_flags_315       |    45|
|814   |      \GEN_FIFO[2].FIFOCH           |module_fifo_regs_no_flags_316       |    45|
|815   |      \GEN_FIFO[3].FIFOCH           |module_fifo_regs_no_flags_317       |   110|
|816   |      \GEN_FIFO[4].FIFOCH           |module_fifo_regs_no_flags_318       |    45|
|817   |      \GEN_FIFO[5].FIFOCH           |module_fifo_regs_no_flags_319       |    45|
|818   |      \GEN_FIFO[6].FIFOCH           |module_fifo_regs_no_flags_320       |    50|
|819   |      \GEN_FIFO[7].FIFOCH           |module_fifo_regs_no_flags_321       |    59|
|820   |      \GEN_FIFO[8].FIFOCH           |module_fifo_regs_no_flags_322       |    45|
|821   |      \GEN_FIFO[9].FIFOCH           |module_fifo_regs_no_flags_323       |    46|
|822   |      REQ_CLKBUF                    |clkcrossing_buf_324                 |     9|
|823   |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_325            |     1|
|824   |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_326            |     1|
|825   |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_327            |     1|
|826   |    TC_Control_inst                 |TC_Control                          |  8657|
|827   |      BUF_CPUMODE                   |clkcrossing_buf_102                 |     3|
|828   |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_305            |     1|
|829   |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_306            |     1|
|830   |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_307            |     1|
|831   |      BUF_FSTWINDOWS                |clkcrossing_buf__parameterized2_103 |    97|
|832   |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_209            |     1|
|833   |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_210            |     1|
|834   |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_211            |     1|
|835   |        \DFF_GEN[10].DFF_A          |RisingEdge_DFlipFlop_212            |     1|
|836   |        \DFF_GEN[10].DFF_AB         |RisingEdge_DFlipFlop_213            |     1|
|837   |        \DFF_GEN[10].DFF_B          |RisingEdge_DFlipFlop_214            |     1|
|838   |        \DFF_GEN[11].DFF_A          |RisingEdge_DFlipFlop_215            |     1|
|839   |        \DFF_GEN[11].DFF_AB         |RisingEdge_DFlipFlop_216            |     1|
|840   |        \DFF_GEN[11].DFF_B          |RisingEdge_DFlipFlop_217            |     1|
|841   |        \DFF_GEN[12].DFF_A          |RisingEdge_DFlipFlop_218            |     1|
|842   |        \DFF_GEN[12].DFF_AB         |RisingEdge_DFlipFlop_219            |     1|
|843   |        \DFF_GEN[12].DFF_B          |RisingEdge_DFlipFlop_220            |     1|
|844   |        \DFF_GEN[13].DFF_A          |RisingEdge_DFlipFlop_221            |     1|
|845   |        \DFF_GEN[13].DFF_AB         |RisingEdge_DFlipFlop_222            |     1|
|846   |        \DFF_GEN[13].DFF_B          |RisingEdge_DFlipFlop_223            |     1|
|847   |        \DFF_GEN[14].DFF_A          |RisingEdge_DFlipFlop_224            |     1|
|848   |        \DFF_GEN[14].DFF_AB         |RisingEdge_DFlipFlop_225            |     1|
|849   |        \DFF_GEN[14].DFF_B          |RisingEdge_DFlipFlop_226            |     1|
|850   |        \DFF_GEN[15].DFF_A          |RisingEdge_DFlipFlop_227            |     1|
|851   |        \DFF_GEN[15].DFF_AB         |RisingEdge_DFlipFlop_228            |     1|
|852   |        \DFF_GEN[15].DFF_B          |RisingEdge_DFlipFlop_229            |     1|
|853   |        \DFF_GEN[16].DFF_A          |RisingEdge_DFlipFlop_230            |     1|
|854   |        \DFF_GEN[16].DFF_AB         |RisingEdge_DFlipFlop_231            |     1|
|855   |        \DFF_GEN[16].DFF_B          |RisingEdge_DFlipFlop_232            |     1|
|856   |        \DFF_GEN[17].DFF_A          |RisingEdge_DFlipFlop_233            |     1|
|857   |        \DFF_GEN[17].DFF_AB         |RisingEdge_DFlipFlop_234            |     1|
|858   |        \DFF_GEN[17].DFF_B          |RisingEdge_DFlipFlop_235            |     1|
|859   |        \DFF_GEN[18].DFF_A          |RisingEdge_DFlipFlop_236            |     1|
|860   |        \DFF_GEN[18].DFF_AB         |RisingEdge_DFlipFlop_237            |     1|
|861   |        \DFF_GEN[18].DFF_B          |RisingEdge_DFlipFlop_238            |     1|
|862   |        \DFF_GEN[19].DFF_A          |RisingEdge_DFlipFlop_239            |     1|
|863   |        \DFF_GEN[19].DFF_AB         |RisingEdge_DFlipFlop_240            |     1|
|864   |        \DFF_GEN[19].DFF_B          |RisingEdge_DFlipFlop_241            |     1|
|865   |        \DFF_GEN[1].DFF_A           |RisingEdge_DFlipFlop_242            |     1|
|866   |        \DFF_GEN[1].DFF_AB          |RisingEdge_DFlipFlop_243            |     1|
|867   |        \DFF_GEN[1].DFF_B           |RisingEdge_DFlipFlop_244            |     1|
|868   |        \DFF_GEN[20].DFF_A          |RisingEdge_DFlipFlop_245            |     1|
|869   |        \DFF_GEN[20].DFF_AB         |RisingEdge_DFlipFlop_246            |     1|
|870   |        \DFF_GEN[20].DFF_B          |RisingEdge_DFlipFlop_247            |     1|
|871   |        \DFF_GEN[21].DFF_A          |RisingEdge_DFlipFlop_248            |     1|
|872   |        \DFF_GEN[21].DFF_AB         |RisingEdge_DFlipFlop_249            |     1|
|873   |        \DFF_GEN[21].DFF_B          |RisingEdge_DFlipFlop_250            |     1|
|874   |        \DFF_GEN[22].DFF_A          |RisingEdge_DFlipFlop_251            |     1|
|875   |        \DFF_GEN[22].DFF_AB         |RisingEdge_DFlipFlop_252            |     1|
|876   |        \DFF_GEN[22].DFF_B          |RisingEdge_DFlipFlop_253            |     1|
|877   |        \DFF_GEN[23].DFF_A          |RisingEdge_DFlipFlop_254            |     1|
|878   |        \DFF_GEN[23].DFF_AB         |RisingEdge_DFlipFlop_255            |     1|
|879   |        \DFF_GEN[23].DFF_B          |RisingEdge_DFlipFlop_256            |     1|
|880   |        \DFF_GEN[24].DFF_A          |RisingEdge_DFlipFlop_257            |     1|
|881   |        \DFF_GEN[24].DFF_AB         |RisingEdge_DFlipFlop_258            |     1|
|882   |        \DFF_GEN[24].DFF_B          |RisingEdge_DFlipFlop_259            |     1|
|883   |        \DFF_GEN[25].DFF_A          |RisingEdge_DFlipFlop_260            |     1|
|884   |        \DFF_GEN[25].DFF_AB         |RisingEdge_DFlipFlop_261            |     1|
|885   |        \DFF_GEN[25].DFF_B          |RisingEdge_DFlipFlop_262            |     1|
|886   |        \DFF_GEN[26].DFF_A          |RisingEdge_DFlipFlop_263            |     1|
|887   |        \DFF_GEN[26].DFF_AB         |RisingEdge_DFlipFlop_264            |     1|
|888   |        \DFF_GEN[26].DFF_B          |RisingEdge_DFlipFlop_265            |     1|
|889   |        \DFF_GEN[27].DFF_A          |RisingEdge_DFlipFlop_266            |     1|
|890   |        \DFF_GEN[27].DFF_AB         |RisingEdge_DFlipFlop_267            |     1|
|891   |        \DFF_GEN[27].DFF_B          |RisingEdge_DFlipFlop_268            |     1|
|892   |        \DFF_GEN[28].DFF_A          |RisingEdge_DFlipFlop_269            |     1|
|893   |        \DFF_GEN[28].DFF_AB         |RisingEdge_DFlipFlop_270            |     1|
|894   |        \DFF_GEN[28].DFF_B          |RisingEdge_DFlipFlop_271            |     1|
|895   |        \DFF_GEN[29].DFF_A          |RisingEdge_DFlipFlop_272            |     1|
|896   |        \DFF_GEN[29].DFF_AB         |RisingEdge_DFlipFlop_273            |     1|
|897   |        \DFF_GEN[29].DFF_B          |RisingEdge_DFlipFlop_274            |     1|
|898   |        \DFF_GEN[2].DFF_A           |RisingEdge_DFlipFlop_275            |     1|
|899   |        \DFF_GEN[2].DFF_AB          |RisingEdge_DFlipFlop_276            |     1|
|900   |        \DFF_GEN[2].DFF_B           |RisingEdge_DFlipFlop_277            |     1|
|901   |        \DFF_GEN[30].DFF_A          |RisingEdge_DFlipFlop_278            |     1|
|902   |        \DFF_GEN[30].DFF_AB         |RisingEdge_DFlipFlop_279            |     1|
|903   |        \DFF_GEN[30].DFF_B          |RisingEdge_DFlipFlop_280            |     1|
|904   |        \DFF_GEN[31].DFF_A          |RisingEdge_DFlipFlop_281            |     1|
|905   |        \DFF_GEN[31].DFF_AB         |RisingEdge_DFlipFlop_282            |     1|
|906   |        \DFF_GEN[31].DFF_B          |RisingEdge_DFlipFlop_283            |     2|
|907   |        \DFF_GEN[3].DFF_A           |RisingEdge_DFlipFlop_284            |     1|
|908   |        \DFF_GEN[3].DFF_AB          |RisingEdge_DFlipFlop_285            |     1|
|909   |        \DFF_GEN[3].DFF_B           |RisingEdge_DFlipFlop_286            |     1|
|910   |        \DFF_GEN[4].DFF_A           |RisingEdge_DFlipFlop_287            |     1|
|911   |        \DFF_GEN[4].DFF_AB          |RisingEdge_DFlipFlop_288            |     1|
|912   |        \DFF_GEN[4].DFF_B           |RisingEdge_DFlipFlop_289            |     1|
|913   |        \DFF_GEN[5].DFF_A           |RisingEdge_DFlipFlop_290            |     1|
|914   |        \DFF_GEN[5].DFF_AB          |RisingEdge_DFlipFlop_291            |     1|
|915   |        \DFF_GEN[5].DFF_B           |RisingEdge_DFlipFlop_292            |     1|
|916   |        \DFF_GEN[6].DFF_A           |RisingEdge_DFlipFlop_293            |     1|
|917   |        \DFF_GEN[6].DFF_AB          |RisingEdge_DFlipFlop_294            |     1|
|918   |        \DFF_GEN[6].DFF_B           |RisingEdge_DFlipFlop_295            |     1|
|919   |        \DFF_GEN[7].DFF_A           |RisingEdge_DFlipFlop_296            |     1|
|920   |        \DFF_GEN[7].DFF_AB          |RisingEdge_DFlipFlop_297            |     1|
|921   |        \DFF_GEN[7].DFF_B           |RisingEdge_DFlipFlop_298            |     1|
|922   |        \DFF_GEN[8].DFF_A           |RisingEdge_DFlipFlop_299            |     1|
|923   |        \DFF_GEN[8].DFF_AB          |RisingEdge_DFlipFlop_300            |     1|
|924   |        \DFF_GEN[8].DFF_B           |RisingEdge_DFlipFlop_301            |     1|
|925   |        \DFF_GEN[9].DFF_A           |RisingEdge_DFlipFlop_302            |     1|
|926   |        \DFF_GEN[9].DFF_AB          |RisingEdge_DFlipFlop_303            |     1|
|927   |        \DFF_GEN[9].DFF_B           |RisingEdge_DFlipFlop_304            |     1|
|928   |      BUF_NBRWINDOWS                |clkcrossing_buf__parameterized2_104 |    96|
|929   |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_113            |     1|
|930   |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_114            |     1|
|931   |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_115            |     1|
|932   |        \DFF_GEN[10].DFF_A          |RisingEdge_DFlipFlop_116            |     1|
|933   |        \DFF_GEN[10].DFF_AB         |RisingEdge_DFlipFlop_117            |     1|
|934   |        \DFF_GEN[10].DFF_B          |RisingEdge_DFlipFlop_118            |     1|
|935   |        \DFF_GEN[11].DFF_A          |RisingEdge_DFlipFlop_119            |     1|
|936   |        \DFF_GEN[11].DFF_AB         |RisingEdge_DFlipFlop_120            |     1|
|937   |        \DFF_GEN[11].DFF_B          |RisingEdge_DFlipFlop_121            |     1|
|938   |        \DFF_GEN[12].DFF_A          |RisingEdge_DFlipFlop_122            |     1|
|939   |        \DFF_GEN[12].DFF_AB         |RisingEdge_DFlipFlop_123            |     1|
|940   |        \DFF_GEN[12].DFF_B          |RisingEdge_DFlipFlop_124            |     1|
|941   |        \DFF_GEN[13].DFF_A          |RisingEdge_DFlipFlop_125            |     1|
|942   |        \DFF_GEN[13].DFF_AB         |RisingEdge_DFlipFlop_126            |     1|
|943   |        \DFF_GEN[13].DFF_B          |RisingEdge_DFlipFlop_127            |     1|
|944   |        \DFF_GEN[14].DFF_A          |RisingEdge_DFlipFlop_128            |     1|
|945   |        \DFF_GEN[14].DFF_AB         |RisingEdge_DFlipFlop_129            |     1|
|946   |        \DFF_GEN[14].DFF_B          |RisingEdge_DFlipFlop_130            |     1|
|947   |        \DFF_GEN[15].DFF_A          |RisingEdge_DFlipFlop_131            |     1|
|948   |        \DFF_GEN[15].DFF_AB         |RisingEdge_DFlipFlop_132            |     1|
|949   |        \DFF_GEN[15].DFF_B          |RisingEdge_DFlipFlop_133            |     1|
|950   |        \DFF_GEN[16].DFF_A          |RisingEdge_DFlipFlop_134            |     1|
|951   |        \DFF_GEN[16].DFF_AB         |RisingEdge_DFlipFlop_135            |     1|
|952   |        \DFF_GEN[16].DFF_B          |RisingEdge_DFlipFlop_136            |     1|
|953   |        \DFF_GEN[17].DFF_A          |RisingEdge_DFlipFlop_137            |     1|
|954   |        \DFF_GEN[17].DFF_AB         |RisingEdge_DFlipFlop_138            |     1|
|955   |        \DFF_GEN[17].DFF_B          |RisingEdge_DFlipFlop_139            |     1|
|956   |        \DFF_GEN[18].DFF_A          |RisingEdge_DFlipFlop_140            |     1|
|957   |        \DFF_GEN[18].DFF_AB         |RisingEdge_DFlipFlop_141            |     1|
|958   |        \DFF_GEN[18].DFF_B          |RisingEdge_DFlipFlop_142            |     1|
|959   |        \DFF_GEN[19].DFF_A          |RisingEdge_DFlipFlop_143            |     1|
|960   |        \DFF_GEN[19].DFF_AB         |RisingEdge_DFlipFlop_144            |     1|
|961   |        \DFF_GEN[19].DFF_B          |RisingEdge_DFlipFlop_145            |     1|
|962   |        \DFF_GEN[1].DFF_A           |RisingEdge_DFlipFlop_146            |     1|
|963   |        \DFF_GEN[1].DFF_AB          |RisingEdge_DFlipFlop_147            |     1|
|964   |        \DFF_GEN[1].DFF_B           |RisingEdge_DFlipFlop_148            |     1|
|965   |        \DFF_GEN[20].DFF_A          |RisingEdge_DFlipFlop_149            |     1|
|966   |        \DFF_GEN[20].DFF_AB         |RisingEdge_DFlipFlop_150            |     1|
|967   |        \DFF_GEN[20].DFF_B          |RisingEdge_DFlipFlop_151            |     1|
|968   |        \DFF_GEN[21].DFF_A          |RisingEdge_DFlipFlop_152            |     1|
|969   |        \DFF_GEN[21].DFF_AB         |RisingEdge_DFlipFlop_153            |     1|
|970   |        \DFF_GEN[21].DFF_B          |RisingEdge_DFlipFlop_154            |     1|
|971   |        \DFF_GEN[22].DFF_A          |RisingEdge_DFlipFlop_155            |     1|
|972   |        \DFF_GEN[22].DFF_AB         |RisingEdge_DFlipFlop_156            |     1|
|973   |        \DFF_GEN[22].DFF_B          |RisingEdge_DFlipFlop_157            |     1|
|974   |        \DFF_GEN[23].DFF_A          |RisingEdge_DFlipFlop_158            |     1|
|975   |        \DFF_GEN[23].DFF_AB         |RisingEdge_DFlipFlop_159            |     1|
|976   |        \DFF_GEN[23].DFF_B          |RisingEdge_DFlipFlop_160            |     1|
|977   |        \DFF_GEN[24].DFF_A          |RisingEdge_DFlipFlop_161            |     1|
|978   |        \DFF_GEN[24].DFF_AB         |RisingEdge_DFlipFlop_162            |     1|
|979   |        \DFF_GEN[24].DFF_B          |RisingEdge_DFlipFlop_163            |     1|
|980   |        \DFF_GEN[25].DFF_A          |RisingEdge_DFlipFlop_164            |     1|
|981   |        \DFF_GEN[25].DFF_AB         |RisingEdge_DFlipFlop_165            |     1|
|982   |        \DFF_GEN[25].DFF_B          |RisingEdge_DFlipFlop_166            |     1|
|983   |        \DFF_GEN[26].DFF_A          |RisingEdge_DFlipFlop_167            |     1|
|984   |        \DFF_GEN[26].DFF_AB         |RisingEdge_DFlipFlop_168            |     1|
|985   |        \DFF_GEN[26].DFF_B          |RisingEdge_DFlipFlop_169            |     1|
|986   |        \DFF_GEN[27].DFF_A          |RisingEdge_DFlipFlop_170            |     1|
|987   |        \DFF_GEN[27].DFF_AB         |RisingEdge_DFlipFlop_171            |     1|
|988   |        \DFF_GEN[27].DFF_B          |RisingEdge_DFlipFlop_172            |     1|
|989   |        \DFF_GEN[28].DFF_A          |RisingEdge_DFlipFlop_173            |     1|
|990   |        \DFF_GEN[28].DFF_AB         |RisingEdge_DFlipFlop_174            |     1|
|991   |        \DFF_GEN[28].DFF_B          |RisingEdge_DFlipFlop_175            |     1|
|992   |        \DFF_GEN[29].DFF_A          |RisingEdge_DFlipFlop_176            |     1|
|993   |        \DFF_GEN[29].DFF_AB         |RisingEdge_DFlipFlop_177            |     1|
|994   |        \DFF_GEN[29].DFF_B          |RisingEdge_DFlipFlop_178            |     1|
|995   |        \DFF_GEN[2].DFF_A           |RisingEdge_DFlipFlop_179            |     1|
|996   |        \DFF_GEN[2].DFF_AB          |RisingEdge_DFlipFlop_180            |     1|
|997   |        \DFF_GEN[2].DFF_B           |RisingEdge_DFlipFlop_181            |     1|
|998   |        \DFF_GEN[30].DFF_A          |RisingEdge_DFlipFlop_182            |     1|
|999   |        \DFF_GEN[30].DFF_AB         |RisingEdge_DFlipFlop_183            |     1|
|1000  |        \DFF_GEN[30].DFF_B          |RisingEdge_DFlipFlop_184            |     1|
|1001  |        \DFF_GEN[31].DFF_A          |RisingEdge_DFlipFlop_185            |     1|
|1002  |        \DFF_GEN[31].DFF_AB         |RisingEdge_DFlipFlop_186            |     1|
|1003  |        \DFF_GEN[31].DFF_B          |RisingEdge_DFlipFlop_187            |     1|
|1004  |        \DFF_GEN[3].DFF_A           |RisingEdge_DFlipFlop_188            |     1|
|1005  |        \DFF_GEN[3].DFF_AB          |RisingEdge_DFlipFlop_189            |     1|
|1006  |        \DFF_GEN[3].DFF_B           |RisingEdge_DFlipFlop_190            |     1|
|1007  |        \DFF_GEN[4].DFF_A           |RisingEdge_DFlipFlop_191            |     1|
|1008  |        \DFF_GEN[4].DFF_AB          |RisingEdge_DFlipFlop_192            |     1|
|1009  |        \DFF_GEN[4].DFF_B           |RisingEdge_DFlipFlop_193            |     1|
|1010  |        \DFF_GEN[5].DFF_A           |RisingEdge_DFlipFlop_194            |     1|
|1011  |        \DFF_GEN[5].DFF_AB          |RisingEdge_DFlipFlop_195            |     1|
|1012  |        \DFF_GEN[5].DFF_B           |RisingEdge_DFlipFlop_196            |     1|
|1013  |        \DFF_GEN[6].DFF_A           |RisingEdge_DFlipFlop_197            |     1|
|1014  |        \DFF_GEN[6].DFF_AB          |RisingEdge_DFlipFlop_198            |     1|
|1015  |        \DFF_GEN[6].DFF_B           |RisingEdge_DFlipFlop_199            |     1|
|1016  |        \DFF_GEN[7].DFF_A           |RisingEdge_DFlipFlop_200            |     1|
|1017  |        \DFF_GEN[7].DFF_AB          |RisingEdge_DFlipFlop_201            |     1|
|1018  |        \DFF_GEN[7].DFF_B           |RisingEdge_DFlipFlop_202            |     1|
|1019  |        \DFF_GEN[8].DFF_A           |RisingEdge_DFlipFlop_203            |     1|
|1020  |        \DFF_GEN[8].DFF_AB          |RisingEdge_DFlipFlop_204            |     1|
|1021  |        \DFF_GEN[8].DFF_B           |RisingEdge_DFlipFlop_205            |     1|
|1022  |        \DFF_GEN[9].DFF_A           |RisingEdge_DFlipFlop_206            |     1|
|1023  |        \DFF_GEN[9].DFF_AB          |RisingEdge_DFlipFlop_207            |     1|
|1024  |        \DFF_GEN[9].DFF_B           |RisingEdge_DFlipFlop_208            |     1|
|1025  |      BUF_SAMPLEMODE                |clkcrossing_buf_105                 |    12|
|1026  |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_110            |     1|
|1027  |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_111            |     1|
|1028  |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_112            |     1|
|1029  |      BUF_WINDOWMODE                |clkcrossing_buf_106                 |     4|
|1030  |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_107            |     2|
|1031  |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_108            |     1|
|1032  |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_109            |     1|
|1033  |    TC_RDAD_WL_SS                   |TARGETC_RDAD_WL_SMPL                |  1143|
|1034  |      ACK_CLKBUF                    |clkcrossing_buf                     |    30|
|1035  |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_99             |     1|
|1036  |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_100            |     1|
|1037  |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_101            |     1|
|1038  |      BUF_NBRWINDOWS                |clkcrossing_buf__parameterized2     |   141|
|1039  |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop_3              |     1|
|1040  |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_4              |     1|
|1041  |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_5              |     1|
|1042  |        \DFF_GEN[10].DFF_A          |RisingEdge_DFlipFlop_6              |     1|
|1043  |        \DFF_GEN[10].DFF_AB         |RisingEdge_DFlipFlop_7              |     1|
|1044  |        \DFF_GEN[10].DFF_B          |RisingEdge_DFlipFlop_8              |     1|
|1045  |        \DFF_GEN[11].DFF_A          |RisingEdge_DFlipFlop_9              |     1|
|1046  |        \DFF_GEN[11].DFF_AB         |RisingEdge_DFlipFlop_10             |     1|
|1047  |        \DFF_GEN[11].DFF_B          |RisingEdge_DFlipFlop_11             |     1|
|1048  |        \DFF_GEN[12].DFF_A          |RisingEdge_DFlipFlop_12             |     1|
|1049  |        \DFF_GEN[12].DFF_AB         |RisingEdge_DFlipFlop_13             |     1|
|1050  |        \DFF_GEN[12].DFF_B          |RisingEdge_DFlipFlop_14             |     1|
|1051  |        \DFF_GEN[13].DFF_A          |RisingEdge_DFlipFlop_15             |     1|
|1052  |        \DFF_GEN[13].DFF_AB         |RisingEdge_DFlipFlop_16             |     1|
|1053  |        \DFF_GEN[13].DFF_B          |RisingEdge_DFlipFlop_17             |     1|
|1054  |        \DFF_GEN[14].DFF_A          |RisingEdge_DFlipFlop_18             |     1|
|1055  |        \DFF_GEN[14].DFF_AB         |RisingEdge_DFlipFlop_19             |     1|
|1056  |        \DFF_GEN[14].DFF_B          |RisingEdge_DFlipFlop_20             |     1|
|1057  |        \DFF_GEN[15].DFF_A          |RisingEdge_DFlipFlop_21             |     1|
|1058  |        \DFF_GEN[15].DFF_AB         |RisingEdge_DFlipFlop_22             |     1|
|1059  |        \DFF_GEN[15].DFF_B          |RisingEdge_DFlipFlop_23             |     1|
|1060  |        \DFF_GEN[16].DFF_A          |RisingEdge_DFlipFlop_24             |     1|
|1061  |        \DFF_GEN[16].DFF_AB         |RisingEdge_DFlipFlop_25             |     1|
|1062  |        \DFF_GEN[16].DFF_B          |RisingEdge_DFlipFlop_26             |     1|
|1063  |        \DFF_GEN[17].DFF_A          |RisingEdge_DFlipFlop_27             |     1|
|1064  |        \DFF_GEN[17].DFF_AB         |RisingEdge_DFlipFlop_28             |     1|
|1065  |        \DFF_GEN[17].DFF_B          |RisingEdge_DFlipFlop_29             |     1|
|1066  |        \DFF_GEN[18].DFF_A          |RisingEdge_DFlipFlop_30             |     1|
|1067  |        \DFF_GEN[18].DFF_AB         |RisingEdge_DFlipFlop_31             |     1|
|1068  |        \DFF_GEN[18].DFF_B          |RisingEdge_DFlipFlop_32             |     1|
|1069  |        \DFF_GEN[19].DFF_A          |RisingEdge_DFlipFlop_33             |     1|
|1070  |        \DFF_GEN[19].DFF_AB         |RisingEdge_DFlipFlop_34             |     1|
|1071  |        \DFF_GEN[19].DFF_B          |RisingEdge_DFlipFlop_35             |     1|
|1072  |        \DFF_GEN[1].DFF_A           |RisingEdge_DFlipFlop_36             |     1|
|1073  |        \DFF_GEN[1].DFF_AB          |RisingEdge_DFlipFlop_37             |     1|
|1074  |        \DFF_GEN[1].DFF_B           |RisingEdge_DFlipFlop_38             |     1|
|1075  |        \DFF_GEN[20].DFF_A          |RisingEdge_DFlipFlop_39             |     1|
|1076  |        \DFF_GEN[20].DFF_AB         |RisingEdge_DFlipFlop_40             |     1|
|1077  |        \DFF_GEN[20].DFF_B          |RisingEdge_DFlipFlop_41             |     1|
|1078  |        \DFF_GEN[21].DFF_A          |RisingEdge_DFlipFlop_42             |     1|
|1079  |        \DFF_GEN[21].DFF_AB         |RisingEdge_DFlipFlop_43             |     1|
|1080  |        \DFF_GEN[21].DFF_B          |RisingEdge_DFlipFlop_44             |     1|
|1081  |        \DFF_GEN[22].DFF_A          |RisingEdge_DFlipFlop_45             |     1|
|1082  |        \DFF_GEN[22].DFF_AB         |RisingEdge_DFlipFlop_46             |     1|
|1083  |        \DFF_GEN[22].DFF_B          |RisingEdge_DFlipFlop_47             |     1|
|1084  |        \DFF_GEN[23].DFF_A          |RisingEdge_DFlipFlop_48             |     1|
|1085  |        \DFF_GEN[23].DFF_AB         |RisingEdge_DFlipFlop_49             |     1|
|1086  |        \DFF_GEN[23].DFF_B          |RisingEdge_DFlipFlop_50             |     1|
|1087  |        \DFF_GEN[24].DFF_A          |RisingEdge_DFlipFlop_51             |     1|
|1088  |        \DFF_GEN[24].DFF_AB         |RisingEdge_DFlipFlop_52             |     1|
|1089  |        \DFF_GEN[24].DFF_B          |RisingEdge_DFlipFlop_53             |     1|
|1090  |        \DFF_GEN[25].DFF_A          |RisingEdge_DFlipFlop_54             |     1|
|1091  |        \DFF_GEN[25].DFF_AB         |RisingEdge_DFlipFlop_55             |     1|
|1092  |        \DFF_GEN[25].DFF_B          |RisingEdge_DFlipFlop_56             |     1|
|1093  |        \DFF_GEN[26].DFF_A          |RisingEdge_DFlipFlop_57             |     1|
|1094  |        \DFF_GEN[26].DFF_AB         |RisingEdge_DFlipFlop_58             |     1|
|1095  |        \DFF_GEN[26].DFF_B          |RisingEdge_DFlipFlop_59             |     1|
|1096  |        \DFF_GEN[27].DFF_A          |RisingEdge_DFlipFlop_60             |     1|
|1097  |        \DFF_GEN[27].DFF_AB         |RisingEdge_DFlipFlop_61             |     1|
|1098  |        \DFF_GEN[27].DFF_B          |RisingEdge_DFlipFlop_62             |     1|
|1099  |        \DFF_GEN[28].DFF_A          |RisingEdge_DFlipFlop_63             |     1|
|1100  |        \DFF_GEN[28].DFF_AB         |RisingEdge_DFlipFlop_64             |     1|
|1101  |        \DFF_GEN[28].DFF_B          |RisingEdge_DFlipFlop_65             |     1|
|1102  |        \DFF_GEN[29].DFF_A          |RisingEdge_DFlipFlop_66             |     1|
|1103  |        \DFF_GEN[29].DFF_AB         |RisingEdge_DFlipFlop_67             |     1|
|1104  |        \DFF_GEN[29].DFF_B          |RisingEdge_DFlipFlop_68             |     1|
|1105  |        \DFF_GEN[2].DFF_A           |RisingEdge_DFlipFlop_69             |     1|
|1106  |        \DFF_GEN[2].DFF_AB          |RisingEdge_DFlipFlop_70             |     1|
|1107  |        \DFF_GEN[2].DFF_B           |RisingEdge_DFlipFlop_71             |     1|
|1108  |        \DFF_GEN[30].DFF_A          |RisingEdge_DFlipFlop_72             |     1|
|1109  |        \DFF_GEN[30].DFF_AB         |RisingEdge_DFlipFlop_73             |     1|
|1110  |        \DFF_GEN[30].DFF_B          |RisingEdge_DFlipFlop_74             |     1|
|1111  |        \DFF_GEN[31].DFF_A          |RisingEdge_DFlipFlop_75             |     1|
|1112  |        \DFF_GEN[31].DFF_AB         |RisingEdge_DFlipFlop_76             |     1|
|1113  |        \DFF_GEN[31].DFF_B          |RisingEdge_DFlipFlop_77             |     1|
|1114  |        \DFF_GEN[3].DFF_A           |RisingEdge_DFlipFlop_78             |     1|
|1115  |        \DFF_GEN[3].DFF_AB          |RisingEdge_DFlipFlop_79             |     1|
|1116  |        \DFF_GEN[3].DFF_B           |RisingEdge_DFlipFlop_80             |     1|
|1117  |        \DFF_GEN[4].DFF_A           |RisingEdge_DFlipFlop_81             |     1|
|1118  |        \DFF_GEN[4].DFF_AB          |RisingEdge_DFlipFlop_82             |     1|
|1119  |        \DFF_GEN[4].DFF_B           |RisingEdge_DFlipFlop_83             |     1|
|1120  |        \DFF_GEN[5].DFF_A           |RisingEdge_DFlipFlop_84             |     1|
|1121  |        \DFF_GEN[5].DFF_AB          |RisingEdge_DFlipFlop_85             |     1|
|1122  |        \DFF_GEN[5].DFF_B           |RisingEdge_DFlipFlop_86             |     1|
|1123  |        \DFF_GEN[6].DFF_A           |RisingEdge_DFlipFlop_87             |     1|
|1124  |        \DFF_GEN[6].DFF_AB          |RisingEdge_DFlipFlop_88             |     1|
|1125  |        \DFF_GEN[6].DFF_B           |RisingEdge_DFlipFlop_89             |     1|
|1126  |        \DFF_GEN[7].DFF_A           |RisingEdge_DFlipFlop_90             |     1|
|1127  |        \DFF_GEN[7].DFF_AB          |RisingEdge_DFlipFlop_91             |     1|
|1128  |        \DFF_GEN[7].DFF_B           |RisingEdge_DFlipFlop_92             |     1|
|1129  |        \DFF_GEN[8].DFF_A           |RisingEdge_DFlipFlop_93             |     1|
|1130  |        \DFF_GEN[8].DFF_AB          |RisingEdge_DFlipFlop_94             |     1|
|1131  |        \DFF_GEN[8].DFF_B           |RisingEdge_DFlipFlop_95             |     1|
|1132  |        \DFF_GEN[9].DFF_A           |RisingEdge_DFlipFlop_96             |     1|
|1133  |        \DFF_GEN[9].DFF_AB          |RisingEdge_DFlipFlop_97             |     1|
|1134  |        \DFF_GEN[9].DFF_B           |RisingEdge_DFlipFlop_98             |     1|
|1135  |      BUSY_CLKBUF                   |clkcrossing_buf_0                   |     3|
|1136  |        \DFF_GEN[0].DFF_A           |RisingEdge_DFlipFlop                |     1|
|1137  |        \DFF_GEN[0].DFF_AB          |RisingEdge_DFlipFlop_1              |     1|
|1138  |        \DFF_GEN[0].DFF_B           |RisingEdge_DFlipFlop_2              |     1|
|1139  |    TC_SerialRegCtrl_inst           |TARGETX_DAC_CONTROL                 |   294|
+------+------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:50 . Memory (MB): peak = 1189.527 ; gain = 847.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 577 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:02:27 . Memory (MB): peak = 1189.527 ; gain = 502.824
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 1189.527 ; gain = 847.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1776 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LDC => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
1205 Infos, 325 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:57 . Memory (MB): peak = 1189.527 ; gain = 860.477
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'V:/XilinxBuild/FMC_TARGETC_Prototype.runs/base_zynq_TARGET_C_TopLevel_Sy_0_0_synth_1/base_zynq_TARGET_C_TopLevel_Sy_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 1138 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'V:/XilinxBuild/FMC_TARGETC_Prototype.runs/base_zynq_TARGET_C_TopLevel_Sy_0_0_synth_1/base_zynq_TARGET_C_TopLevel_Sy_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_zynq_TARGET_C_TopLevel_Sy_0_0_utilization_synth.rpt -pb base_zynq_TARGET_C_TopLevel_Sy_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1189.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 15:34:12 2019...
