verilog xil_defaultlib --include "../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/ddd1/hdl/myip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ddd1/hdl/myip_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_DAC_IF_0_0/sim/design_1_DAC_IF_0_0.v" \
"../../../bd/design_1/ip/design_1_audio_clk_gen_0_0/sim/design_1_audio_clk_gen_0_0.v" \
"../../../bd/design_1/ipshared/d54a/hdl/DSP_register_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/d54a/hdl/DSP_register_v1_0.v" \
"../../../bd/design_1/ip/design_1_DSP_register_0_0/sim/design_1_DSP_register_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_mult_sum_0_0/sim/design_1_mult_sum_0_0.v" \
"../../../bd/design_1/ip/design_1_phase_gen_256_0_0/sim/design_1_phase_gen_256_0_0.v" \
"../../../bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../bd/design_1/ip/design_1_DSP_reset_0_0/sim/design_1_DSP_reset_0_0.v" \
"../../../bd/design_1/ip/design_1_DSP_reg_read_0_0/sim/design_1_DSP_reg_read_0_0.v" \
"../../../bd/design_1/ip/design_1_DAC_FIFO_0_0/sim/design_1_DAC_FIFO_0_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../bd/design_1/ip/design_1_UIF_AXI_0_0/sim/design_1_UIF_AXI_0_0.v" \
"../../../bd/design_1/ip/design_1_UIF_SerialSlave_0_1/sim/design_1_UIF_SerialSlave_0_1.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_2/sim/design_1_fifo_generator_0_2.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_3/sim/design_1_fifo_generator_0_3.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_1_0/sim/design_1_fifo_generator_1_0.v" \
"../../../bd/design_1/ip/design_1_UIF_SerialSlave_0_2/sim/design_1_UIF_SerialSlave_0_2.v" \
"../../../bd/design_1/ip/design_1_UIF_SerialMasterCont_0_0/sim/design_1_UIF_SerialMasterCont_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
