Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 18 17:12:30 2022
| Host         : LAPTOP-23S8O1B1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           17 |
| No           | No                    | Yes                    |              76 |           24 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |             145 |           75 |
| Yes          | No                    | Yes                    |            1220 |          545 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal            |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------+-------------------------------------------+------------------+----------------+
|  U8/clkdiv_BUFG[9]    |                                     |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[9]    |                                     | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[6]    |                                     |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[11]   |                                     |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[11]   |                                     | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[6]    |                                     | U9/rst                                    |                2 |              2 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/shift_count[3]_i_1_n_0   | U9/rst                                    |                1 |              4 |
| ~U8/Clk_CPU_BUFG      |                                     | U9/rst                                    |                2 |              4 |
| ~U8/Clk_CPU_BUFG      |                                     |                                           |                3 |              5 |
| ~U8/Clk_CPU_BUFG      | U10/counter_Ctrl                    | U9/rst                                    |                3 |              6 |
|  clk_100mhz_IBUF_BUFG | U6/inst/M2/shift_count[5]_i_1_n_0   | U9/rst                                    |                2 |              6 |
|  U8/clkdiv_BUFG[1]    | U11/vga_controller/v_count          | U9/rst                                    |                4 |             10 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_60        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_40        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_62        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_30        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_47        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_63        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_8         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_26        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_29        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_6         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_58        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_9         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_35        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_37        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_46        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_1         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_49        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_50        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_28        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_51        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_57        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_61        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_31        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_24        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_25        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_42        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_59        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_56        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_36        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_52        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_64        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_3         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_32        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_34        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_38        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_4         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_41        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_43        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_48        |                                           |                4 |             12 |
|  U8/clkdiv_BUFG[1]    |                                     | U9/rst                                    |                7 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_7         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_55        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]           |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_27        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_22        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_12        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_23        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_11        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_19        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_20        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_54        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_13        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_10        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_14        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_15        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_16        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_17        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_18        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_2         |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_21        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_39        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_44        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_53        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_45        |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/vga_b[0]_33        |                                           |                4 |             12 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/buffer[0]_i_1_n_0        |                                           |                3 |             16 |
|  clk_100mhz_IBUF_BUFG | U9/pulse_out[3]_i_2_n_0             |                                           |                5 |             17 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                  | U9/rst                                    |                6 |             18 |
|  clk_100mhz_IBUF_BUFG |                                     | U11/vga_debugger/display_addr[11]_i_1_n_0 |                6 |             22 |
|  clk_100mhz_IBUF_BUFG |                                     |                                           |               11 |             27 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[10][31]_i_1_n_0 | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[15][31]_i_1_n_0 | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[16][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[18][31]_i_1_n_0 | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[19][31]_i_1_n_0 | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register                 | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[11][31]_i_1_n_0 | U9/rst                                    |               20 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[8][31]_i_1_n_0  | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[28][31]_i_1_n_0 | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[30][31]_i_1_n_0 | U9/rst                                    |               22 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[22][31]_i_1_n_0 | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[29][31]_i_1_n_0 | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[26][31]_i_1_n_0 | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[31][31]_i_1_n_0 | U9/rst                                    |               22 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[4][31]_i_1_n_0  | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[9][31]_i_1_n_0  | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[24][31]_i_1_n_0 | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[25][31]_i_1_n_0 | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[23][31]_i_1_n_0 | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[20][31]_i_1_n_0 | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[3][31]_i_1_n_0  | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[21][31]_i_1_n_0 | U9/rst                                    |               15 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[6][31]_i_1_n_0  | U9/rst                                    |               21 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[27][31]_i_1_n_0 | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[2][31]_i_1_n_0  | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[5][31]_i_1_n_0  | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      |                                     | U9/rst                                    |                8 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                   | U9/rst                                    |               10 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter1_Lock                   | U9/rst                                    |                7 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                   | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[17][31]_i_1_n_0 | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[12][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                    | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[13][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[7][31]_i_1_n_0  | U9/rst                                    |               22 |             32 |
|  U8/Clk_CPU_BUFG      | U1/U0/Regs/register[14][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |
|  clk_100mhz_IBUF_BUFG | U9/rst_counter[0]_i_1_n_0           | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  clk_100mhz_IBUF_BUFG | U9/sel                              | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0            | U9/rst                                    |               10 |             33 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0            | U9/rst                                    |               10 |             33 |
|  clk_100mhz_IBUF_BUFG |                                     | U9/rst                                    |               10 |             36 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                  |                                           |               34 |             48 |
|  clk_100mhz_IBUF_BUFG | U6/inst/M2/buffer[0]_i_1_n_0        |                                           |               33 |             64 |
+-----------------------+-------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     2 |
| 10     |                     1 |
| 12     |                    65 |
| 16+    |                    48 |
+--------+-----------------------+


