TimeQuest Timing Analyzer report for UA3REO
Sun Oct 28 19:24:54 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; UA3REO                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE22E22C8                                                     ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.3%      ;
;     Processor 3            ;  15.3%      ;
;     Processor 4            ;  12.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC.sdc       ; OK     ; Sun Oct 28 19:24:50 2018 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+
; clk_sys                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                          ; { clk_sys }                                                ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 20.833  ; 48.0 MHz  ; 0.000 ; 10.416  ; 50.00      ; 25        ; 24          ;       ;        ;           ;            ; false    ; clk_sys                                              ; main_pll|altpll_component|auto_generated|pll1|inclk[0]   ; { main_pll|altpll_component|auto_generated|pll1|clk[0] }   ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 520.833 ; 1.92 MHz  ; 0.000 ; 260.416 ; 50.00      ; 625       ; 24          ;       ;        ;           ;            ; false    ; clk_sys                                              ; main_pll|altpll_component|auto_generated|pll1|inclk[0]   ; { main_pll|altpll_component|auto_generated|pll1|clk[1] }   ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 434.027 ; 2.3 MHz   ; 0.000 ; 217.013 ; 50.00      ; 125       ; 6           ;       ;        ;           ;            ; false    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|inclk[0] ; { second_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 34.34 MHz ; 34.34 MHz       ; second_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 36.52 MHz ; 36.52 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 87.03 MHz ; 87.03 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.413   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.604  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 404.904 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.340 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.501 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.927   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 9.974   ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 216.699 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.107 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.413 ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.580      ;
; 0.428 ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.565      ;
; 0.437 ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.556      ;
; 0.442 ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.551      ;
; 0.509 ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.484      ;
; 0.512 ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.481      ;
; 0.529 ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.464      ;
; 0.536 ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.468      ;
; 0.588 ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.416      ;
; 0.610 ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.383      ;
; 0.648 ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.356      ;
; 0.654 ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.350      ;
; 0.657 ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.336      ;
; 0.675 ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.318      ;
; 0.681 ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.323      ;
; 0.683 ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.321      ;
; 0.687 ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.306      ;
; 0.689 ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.590      ; 4.305      ;
; 0.715 ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.289      ;
; 0.721 ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.272      ;
; 0.740 ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.253      ;
; 0.744 ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.249      ;
; 0.754 ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.250      ;
; 0.761 ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.243      ;
; 0.775 ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.229      ;
; 0.784 ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.220      ;
; 0.834 ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.589      ; 4.159      ;
; 0.842 ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.162      ;
; 0.899 ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.105      ;
; 0.917 ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.087      ;
; 0.923 ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.600      ; 4.081      ;
; 0.957 ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.598      ; 4.045      ;
; 9.343 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 11.087     ;
; 9.489 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.941     ;
; 9.514 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.916     ;
; 9.519 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.911     ;
; 9.538 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.888     ;
; 9.591 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.837     ;
; 9.593 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.835     ;
; 9.635 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.795     ;
; 9.637 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.791     ;
; 9.641 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.789     ;
; 9.648 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.791     ;
; 9.652 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.756     ;
; 9.660 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.770     ;
; 9.662 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.768     ;
; 9.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.765     ;
; 9.682 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.757     ;
; 9.684 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.742     ;
; 9.690 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.740     ;
; 9.714 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.712     ;
; 9.718 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.710     ;
; 9.736 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.672     ;
; 9.737 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.691     ;
; 9.739 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.689     ;
; 9.767 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.661     ;
; 9.769 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.659     ;
; 9.780 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.398     ; 10.656     ;
; 9.781 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.649     ;
; 9.782 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.624     ;
; 9.783 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.645     ;
; 9.787 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.643     ;
; 9.789 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.619     ;
; 9.793 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.646     ;
; 9.794 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.645     ;
; 9.798 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.610     ;
; 9.806 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.624     ;
; 9.808 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.622     ;
; 9.811 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.619     ;
; 9.813 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.615     ;
; 9.814 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.592     ;
; 9.816 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.610     ;
; 9.817 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.613     ;
; 9.823 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.585     ;
; 9.824 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.615     ;
; 9.828 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.611     ;
; 9.828 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.580     ;
; 9.830 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.596     ;
; 9.832 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.424     ; 10.578     ;
; 9.836 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.594     ;
; 9.838 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.404     ; 10.592     ;
; 9.839 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.569     ;
; 9.842 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.564     ;
; 9.848 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.417     ; 10.569     ;
; 9.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.398     ; 10.586     ;
; 9.855 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.553     ;
; 9.858 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.395     ; 10.581     ;
; 9.860 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.566     ;
; 9.864 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.564     ;
; 9.871 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.537     ;
; 9.874 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.532     ;
; 9.876 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.530     ;
; 9.880 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.417     ; 10.537     ;
; 9.882 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.526     ;
; 9.883 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.545     ;
; 9.885 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.543     ;
; 9.894 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.408     ; 10.532     ;
; 9.894 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.406     ; 10.534     ;
; 9.908 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.428     ; 10.498     ;
; 9.912 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.426     ; 10.496     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.604  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.487     ; 3.751      ;
; 16.625  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.507     ; 3.710      ;
; 16.629  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.511     ; 3.702      ;
; 16.758  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.490     ; 3.594      ;
; 16.781  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.529     ; 3.532      ;
; 16.951  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.526     ; 3.365      ;
; 17.044  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 3.293      ;
; 17.081  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.503     ; 3.258      ;
; 17.115  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.487     ; 3.240      ;
; 17.135  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.512     ; 3.195      ;
; 17.163  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 3.159      ;
; 17.240  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.523     ; 3.079      ;
; 17.241  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.529     ; 3.072      ;
; 17.261  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 3.080      ;
; 17.302  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 3.039      ;
; 17.408  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 2.914      ;
; 17.430  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.499     ; 2.913      ;
; 17.457  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.524     ; 2.861      ;
; 17.478  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.522     ; 2.842      ;
; 17.536  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 2.797      ;
; 17.686  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 2.647      ;
; 17.799  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.520     ; 2.523      ;
; 17.804  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 2.544      ;
; 17.815  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.510     ; 2.517      ;
; 17.845  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.525     ; 2.472      ;
; 17.849  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.528     ; 2.465      ;
; 17.947  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.517     ; 2.378      ;
; 17.988  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 2.346      ;
; 18.002  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.517     ; 2.323      ;
; 18.122  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.517     ; 2.203      ;
; 18.129  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 2.208      ;
; 18.237  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.527     ; 2.078      ;
; 493.447 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 27.310     ;
; 493.593 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 27.164     ;
; 493.623 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 27.134     ;
; 493.739 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 27.018     ;
; 493.769 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.988     ;
; 493.885 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.872     ;
; 493.915 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.842     ;
; 494.031 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.726     ;
; 494.061 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.696     ;
; 494.177 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.580     ;
; 494.207 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.550     ;
; 494.292 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.465     ;
; 494.323 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.434     ;
; 494.353 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.404     ;
; 494.438 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.319     ;
; 494.468 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.289     ;
; 494.469 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.288     ;
; 494.499 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.258     ;
; 494.584 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.173     ;
; 494.614 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.143     ;
; 494.615 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.142     ;
; 494.645 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.112     ;
; 494.730 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.027     ;
; 494.760 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.997     ;
; 494.761 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.996     ;
; 494.791 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.966     ;
; 494.876 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.881     ;
; 494.906 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.851     ;
; 494.907 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.850     ;
; 494.937 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.820     ;
; 495.022 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.737     ;
; 495.022 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.735     ;
; 495.052 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.705     ;
; 495.053 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.704     ;
; 495.083 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.674     ;
; 495.119 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.640     ;
; 495.168 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.591     ;
; 495.168 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.589     ;
; 495.198 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.559     ;
; 495.199 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[5]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.558     ;
; 495.229 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[6]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.528     ;
; 495.265 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.494     ;
; 495.314 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.445     ;
; 495.314 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.443     ;
; 495.344 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.413     ;
; 495.345 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.412     ;
; 495.411 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.348     ;
; 495.460 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.299     ;
; 495.460 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.297     ;
; 495.490 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.267     ;
; 495.491 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.266     ;
; 495.518 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[4]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.239     ;
; 495.521 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.236     ;
; 495.557 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.202     ;
; 495.606 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.153     ;
; 495.606 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.151     ;
; 495.636 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.121     ;
; 495.637 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.120     ;
; 495.667 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.090     ;
; 495.703 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.056     ;
; 495.752 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 25.007     ;
; 495.752 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.005     ;
; 495.782 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 24.975     ;
; 495.783 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 24.974     ;
; 495.813 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 24.944     ;
; 495.849 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 24.910     ;
; 495.898 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.075     ; 24.861     ;
; 495.898 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 24.859     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 404.904 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 29.037     ;
; 405.050 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.891     ;
; 405.080 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.861     ;
; 405.196 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.745     ;
; 405.226 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.715     ;
; 405.342 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.599     ;
; 405.372 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.569     ;
; 405.488 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.453     ;
; 405.518 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.423     ;
; 405.634 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.307     ;
; 405.664 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.277     ;
; 405.780 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.161     ;
; 405.810 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.131     ;
; 405.926 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 28.015     ;
; 405.956 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.985     ;
; 406.074 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.869     ;
; 406.104 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.839     ;
; 406.220 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.723     ;
; 406.241 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.700     ;
; 406.250 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.693     ;
; 406.366 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.577     ;
; 406.387 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.554     ;
; 406.396 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 27.547     ;
; 406.417 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.524     ;
; 406.533 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.408     ;
; 406.563 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.378     ;
; 406.679 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.262     ;
; 406.709 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.232     ;
; 406.825 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.116     ;
; 406.855 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 27.086     ;
; 406.971 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.970     ;
; 407.001 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.940     ;
; 407.028 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.915     ;
; 407.117 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.824     ;
; 407.147 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.794     ;
; 407.157 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.786     ;
; 407.263 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.678     ;
; 407.293 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.648     ;
; 407.303 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.640     ;
; 407.333 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.610     ;
; 407.411 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.532     ;
; 407.441 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.502     ;
; 407.449 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.494     ;
; 407.457 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.484     ;
; 407.479 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.464     ;
; 407.486 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.455     ;
; 407.557 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.386     ;
; 407.587 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.356     ;
; 407.595 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.348     ;
; 407.603 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.338     ;
; 407.625 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.318     ;
; 407.632 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.309     ;
; 407.633 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.308     ;
; 407.662 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.279     ;
; 407.703 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.240     ;
; 407.733 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 26.210     ;
; 407.749 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.192     ;
; 407.778 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.163     ;
; 407.779 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.162     ;
; 407.808 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.133     ;
; 407.895 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.046     ;
; 407.924 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.017     ;
; 407.925 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 26.016     ;
; 407.954 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.987     ;
; 408.041 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.900     ;
; 408.070 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.871     ;
; 408.071 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.870     ;
; 408.100 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.841     ;
; 408.187 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.754     ;
; 408.216 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.725     ;
; 408.217 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.724     ;
; 408.218 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.723     ;
; 408.246 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.695     ;
; 408.275 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.668     ;
; 408.312 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.642     ;
; 408.333 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.608     ;
; 408.362 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.579     ;
; 408.363 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.578     ;
; 408.364 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.577     ;
; 408.365 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.578     ;
; 408.392 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.549     ;
; 408.394 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.547     ;
; 408.458 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.496     ;
; 408.479 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.462     ;
; 408.488 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.466     ;
; 408.494 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.449     ;
; 408.508 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.433     ;
; 408.509 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.432     ;
; 408.510 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.431     ;
; 408.538 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.403     ;
; 408.540 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.401     ;
; 408.604 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.350     ;
; 408.627 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.316     ;
; 408.634 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.320     ;
; 408.640 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.303     ;
; 408.656 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.285     ;
; 408.656 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.287     ;
; 408.657 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.286     ;
; 408.670 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.085     ; 25.273     ;
; 408.686 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.087     ; 25.255     ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.340 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.072      ;
; 0.345 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.078      ;
; 0.355 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.088      ;
; 0.372 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.104      ;
; 0.386 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.117      ;
; 0.386 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.118      ;
; 0.387 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.119      ;
; 0.395 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.132      ;
; 0.409 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.146      ;
; 0.412 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.149      ;
; 0.412 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.144      ;
; 0.413 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.150      ;
; 0.415 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.152      ;
; 0.415 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][69]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.148      ;
; 0.420 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.157      ;
; 0.420 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.157      ;
; 0.425 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.157      ;
; 0.425 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.158      ;
; 0.426 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.163      ;
; 0.427 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.156      ;
; 0.428 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.157      ;
; 0.428 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.160      ;
; 0.429 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.166      ;
; 0.429 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.430 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.162      ;
; 0.431 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][71]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.164      ;
; 0.431 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.158      ;
; 0.432 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.433 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.170      ;
; 0.433 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][64] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.170      ;
; 0.435 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.435 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.435 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.168      ;
; 0.436 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.168      ;
; 0.438 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.175      ;
; 0.438 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][65] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.175      ;
; 0.440 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.167      ;
; 0.440 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][61]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.173      ;
; 0.441 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.178      ;
; 0.442 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][62] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.179      ;
; 0.443 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.180      ;
; 0.444 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.444 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.171      ;
; 0.445 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][70]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.178      ;
; 0.446 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.183      ;
; 0.446 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.447 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.184      ;
; 0.447 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.184      ;
; 0.448 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][63] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.185      ;
; 0.450 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.177      ;
; 0.451 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.180      ;
; 0.453 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.183      ;
; 0.453 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.184      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.184      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.500 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][8]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][8]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][5]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[1][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[2][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][9]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][2]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][3]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][7]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][11]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][14]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][14]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][15]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][13] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 36.46 MHz ; 36.46 MHz       ; second_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 39.02 MHz ; 39.02 MHz       ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 94.4 MHz  ; 94.4 MHz        ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.386   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.819  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 406.599 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.328 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.469 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.470 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.937   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 9.988   ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 216.701 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.110 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.386  ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.419      ;
; 0.408  ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.397      ;
; 0.416  ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.389      ;
; 0.424  ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.381      ;
; 0.491  ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.314      ;
; 0.493  ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.312      ;
; 0.494  ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.323      ;
; 0.514  ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.291      ;
; 0.569  ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.248      ;
; 0.604  ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.201      ;
; 0.609  ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.208      ;
; 0.610  ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.207      ;
; 0.631  ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.186      ;
; 0.657  ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.160      ;
; 0.658  ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.147      ;
; 0.663  ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.142      ;
; 0.666  ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.411      ; 4.140      ;
; 0.680  ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.125      ;
; 0.692  ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.125      ;
; 0.707  ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.098      ;
; 0.714  ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.103      ;
; 0.717  ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.088      ;
; 0.724  ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 4.081      ;
; 0.734  ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.083      ;
; 0.754  ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.063      ;
; 0.764  ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.053      ;
; 0.814  ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 4.003      ;
; 0.822  ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.410      ; 3.983      ;
; 0.882  ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 3.935      ;
; 0.884  ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 3.933      ;
; 0.892  ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.422      ; 3.925      ;
; 0.932  ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 1.420      ; 3.883      ;
; 10.240 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 10.236     ;
; 10.366 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 10.110     ;
; 10.371 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 10.103     ;
; 10.405 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 10.071     ;
; 10.406 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 10.070     ;
; 10.416 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 10.058     ;
; 10.462 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 10.012     ;
; 10.472 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 10.004     ;
; 10.492 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.984      ;
; 10.497 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.977      ;
; 10.526 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.958      ;
; 10.531 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.945      ;
; 10.532 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.944      ;
; 10.533 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.943      ;
; 10.536 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.938      ;
; 10.542 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.932      ;
; 10.548 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.928      ;
; 10.557 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.927      ;
; 10.560 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.897      ;
; 10.571 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.905      ;
; 10.581 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.893      ;
; 10.588 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.886      ;
; 10.589 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.887      ;
; 10.598 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.878      ;
; 10.618 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.858      ;
; 10.623 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.851      ;
; 10.623 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.834      ;
; 10.627 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.847      ;
; 10.637 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.839      ;
; 10.648 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.826      ;
; 10.652 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.832      ;
; 10.657 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.819      ;
; 10.658 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.818      ;
; 10.659 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.817      ;
; 10.662 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.812      ;
; 10.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.793      ;
; 10.668 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.806      ;
; 10.672 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.353     ; 9.810      ;
; 10.674 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.802      ;
; 10.683 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.801      ;
; 10.684 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.773      ;
; 10.685 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.773      ;
; 10.686 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.798      ;
; 10.686 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.771      ;
; 10.691 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.793      ;
; 10.697 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.779      ;
; 10.698 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.778      ;
; 10.701 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.757      ;
; 10.707 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.767      ;
; 10.712 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.369     ; 9.754      ;
; 10.713 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.763      ;
; 10.714 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.760      ;
; 10.714 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.744      ;
; 10.715 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.761      ;
; 10.721 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.753      ;
; 10.722 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.762      ;
; 10.724 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.752      ;
; 10.725 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.732      ;
; 10.738 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.353     ; 9.744      ;
; 10.744 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.732      ;
; 10.749 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.725      ;
; 10.749 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.708      ;
; 10.750 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.708      ;
; 10.753 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.721      ;
; 10.754 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.722      ;
; 10.763 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.359     ; 9.713      ;
; 10.774 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.361     ; 9.700      ;
; 10.778 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.351     ; 9.706      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.819  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.422     ; 3.602      ;
; 16.848  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 3.552      ;
; 16.872  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 3.530      ;
; 16.982  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.458     ; 3.403      ;
; 16.993  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.425     ; 3.425      ;
; 17.146  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.459     ; 3.238      ;
; 17.240  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 3.164      ;
; 17.314  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 3.092      ;
; 17.317  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.423     ; 3.103      ;
; 17.348  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.454     ; 3.041      ;
; 17.353  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.445     ; 3.045      ;
; 17.429  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.457     ; 2.957      ;
; 17.432  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.463     ; 2.948      ;
; 17.463  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 2.944      ;
; 17.511  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 2.897      ;
; 17.583  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.454     ; 2.806      ;
; 17.624  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.458     ; 2.761      ;
; 17.641  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.769      ;
; 17.648  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.455     ; 2.740      ;
; 17.721  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 2.678      ;
; 17.877  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 2.522      ;
; 17.964  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.454     ; 2.425      ;
; 17.981  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.445     ; 2.417      ;
; 18.007  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 2.409      ;
; 18.037  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.462     ; 2.344      ;
; 18.040  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.459     ; 2.344      ;
; 18.115  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.450     ; 2.278      ;
; 18.164  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 2.236      ;
; 18.182  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.450     ; 2.211      ;
; 18.283  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 2.122      ;
; 18.291  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.450     ; 2.102      ;
; 18.429  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.457     ; 1.957      ;
; 495.208 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.556     ;
; 495.334 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.430     ;
; 495.373 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.391     ;
; 495.460 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.304     ;
; 495.499 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.265     ;
; 495.586 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.178     ;
; 495.625 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.139     ;
; 495.712 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.052     ;
; 495.751 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 25.013     ;
; 495.829 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.935     ;
; 495.838 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.926     ;
; 495.877 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.887     ;
; 495.955 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.809     ;
; 495.964 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.800     ;
; 495.994 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.770     ;
; 496.003 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.761     ;
; 496.081 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.683     ;
; 496.090 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.674     ;
; 496.120 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.644     ;
; 496.129 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.635     ;
; 496.207 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.557     ;
; 496.217 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.548     ;
; 496.246 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.518     ;
; 496.256 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.509     ;
; 496.333 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.431     ;
; 496.343 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.422     ;
; 496.372 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.392     ;
; 496.382 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.383     ;
; 496.459 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.305     ;
; 496.469 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.296     ;
; 496.498 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.266     ;
; 496.508 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.257     ;
; 496.585 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.179     ;
; 496.595 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.170     ;
; 496.624 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.140     ;
; 496.634 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.131     ;
; 496.711 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.053     ;
; 496.721 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[5]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.044     ;
; 496.750 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 24.014     ;
; 496.760 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[6]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.005     ;
; 496.765 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 24.000     ;
; 496.806 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.958     ;
; 496.838 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.927     ;
; 496.877 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.888     ;
; 496.891 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.874     ;
; 496.930 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.835     ;
; 496.932 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.832     ;
; 496.964 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.801     ;
; 496.971 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.793     ;
; 497.003 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.762     ;
; 497.017 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.748     ;
; 497.056 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.709     ;
; 497.058 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.706     ;
; 497.090 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.675     ;
; 497.097 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.667     ;
; 497.129 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.636     ;
; 497.133 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[4]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.632     ;
; 497.143 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.622     ;
; 497.182 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.583     ;
; 497.184 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.580     ;
; 497.216 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.549     ;
; 497.223 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.541     ;
; 497.255 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.510     ;
; 497.269 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.496     ;
; 497.308 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.457     ;
; 497.310 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.454     ;
; 497.342 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[5]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.070     ; 23.423     ;
; 497.349 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.071     ; 23.415     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 406.599 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 27.354     ;
; 406.725 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 27.228     ;
; 406.764 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 27.189     ;
; 406.851 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 27.102     ;
; 406.890 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 27.063     ;
; 406.977 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.976     ;
; 407.016 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.937     ;
; 407.103 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.850     ;
; 407.142 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.811     ;
; 407.229 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.724     ;
; 407.268 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.685     ;
; 407.355 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.598     ;
; 407.394 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.559     ;
; 407.481 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.472     ;
; 407.520 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 26.433     ;
; 407.609 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.346     ;
; 407.648 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.307     ;
; 407.735 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.220     ;
; 407.774 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.181     ;
; 407.861 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.094     ;
; 407.900 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 26.055     ;
; 408.124 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.829     ;
; 408.250 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.703     ;
; 408.289 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.664     ;
; 408.376 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.577     ;
; 408.415 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.538     ;
; 408.446 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.509     ;
; 408.502 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.451     ;
; 408.541 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.412     ;
; 408.622 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.333     ;
; 408.628 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.325     ;
; 408.667 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.286     ;
; 408.748 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.207     ;
; 408.754 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.199     ;
; 408.787 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.168     ;
; 408.793 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.160     ;
; 408.874 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.081     ;
; 408.880 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.073     ;
; 408.913 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 25.042     ;
; 408.919 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 25.034     ;
; 409.000 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.955     ;
; 409.006 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.947     ;
; 409.039 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.916     ;
; 409.045 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.908     ;
; 409.069 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.884     ;
; 409.118 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.835     ;
; 409.134 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.821     ;
; 409.173 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.782     ;
; 409.195 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.758     ;
; 409.234 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.719     ;
; 409.244 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.709     ;
; 409.260 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.695     ;
; 409.283 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.670     ;
; 409.299 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.656     ;
; 409.321 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.632     ;
; 409.360 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.593     ;
; 409.370 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.583     ;
; 409.386 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.569     ;
; 409.409 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.544     ;
; 409.425 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.530     ;
; 409.447 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.506     ;
; 409.486 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.467     ;
; 409.496 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.457     ;
; 409.535 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.418     ;
; 409.573 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.380     ;
; 409.607 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 24.348     ;
; 409.612 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.341     ;
; 409.622 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.331     ;
; 409.661 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.292     ;
; 409.699 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.254     ;
; 409.738 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.215     ;
; 409.748 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.205     ;
; 409.757 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.196     ;
; 409.787 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.166     ;
; 409.825 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.128     ;
; 409.864 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.089     ;
; 409.874 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.079     ;
; 409.877 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.067     ; 24.085     ;
; 409.883 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.070     ;
; 409.913 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.040     ;
; 409.922 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.031     ;
; 409.951 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 24.002     ;
; 409.971 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.984     ;
; 409.990 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.963     ;
; 410.000 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.953     ;
; 410.003 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.067     ; 23.959     ;
; 410.009 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.944     ;
; 410.039 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.914     ;
; 410.042 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.067     ; 23.920     ;
; 410.048 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.905     ;
; 410.079 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.876     ;
; 410.118 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.837     ;
; 410.128 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.827     ;
; 410.129 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.067     ; 23.833     ;
; 410.135 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.818     ;
; 410.147 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.808     ;
; 410.167 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.788     ;
; 410.168 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.067     ; 23.794     ;
; 410.174 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.076     ; 23.779     ;
; 410.205 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.074     ; 23.750     ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.328 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.980      ;
; 0.332 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.984      ;
; 0.342 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.994      ;
; 0.358 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.010      ;
; 0.363 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.015      ;
; 0.363 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.015      ;
; 0.371 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.023      ;
; 0.378 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.035      ;
; 0.393 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.050      ;
; 0.394 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.046      ;
; 0.395 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.052      ;
; 0.396 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][69] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.049      ;
; 0.397 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.054      ;
; 0.398 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.055      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                        ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                  ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                               ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                            ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                           ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                      ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.060      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.060      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                               ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.469 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][8]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][8]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][7]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][2]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][10] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][3]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][9]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][5]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[1][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[2][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][1]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][11]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][12]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][12]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][13]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][13]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][13] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 1.907   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 18.858  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 420.837 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.107 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.191 ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.192 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.585   ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 10.164  ; 0.000         ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 216.793 ; 0.000         ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 260.201 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.907  ; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.184      ;
; 1.913  ; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.178      ;
; 1.921  ; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.170      ;
; 1.939  ; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.152      ;
; 1.939  ; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.152      ;
; 1.944  ; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.147      ;
; 1.963  ; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.128      ;
; 1.964  ; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.127      ;
; 1.973  ; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.118      ;
; 1.975  ; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.116      ;
; 1.992  ; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.108      ;
; 2.010  ; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.081      ;
; 2.016  ; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.084      ;
; 2.019  ; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.081      ;
; 2.027  ; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.064      ;
; 2.029  ; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.062      ;
; 2.057  ; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.043      ;
; 2.057  ; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.034      ;
; 2.064  ; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.036      ;
; 2.065  ; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.726      ; 2.026      ;
; 2.068  ; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                      ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.727      ; 2.024      ;
; 2.071  ; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.029      ;
; 2.071  ; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.029      ;
; 2.096  ; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.004      ;
; 2.099  ; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 2.001      ;
; 2.106  ; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.994      ;
; 2.116  ; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.984      ;
; 2.124  ; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.976      ;
; 2.165  ; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.935      ;
; 2.168  ; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.932      ;
; 2.173  ; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.735      ; 1.927      ;
; 2.193  ; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                      ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0 ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.466        ; 0.733      ; 1.905      ;
; 15.757 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.861      ;
; 15.761 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.857      ;
; 15.805 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.824      ;
; 15.809 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.820      ;
; 15.821 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.798      ;
; 15.825 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.794      ;
; 15.825 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.793      ;
; 15.829 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.789      ;
; 15.831 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.787      ;
; 15.834 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.785      ;
; 15.834 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.788      ;
; 15.835 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.783      ;
; 15.838 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.781      ;
; 15.838 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.784      ;
; 15.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.777      ;
; 15.854 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.773      ;
; 15.854 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.764      ;
; 15.858 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.760      ;
; 15.864 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.764      ;
; 15.868 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.760      ;
; 15.873 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.756      ;
; 15.873 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.756      ;
; 15.873 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.746      ;
; 15.875 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.200     ; 4.745      ;
; 15.877 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.752      ;
; 15.877 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.752      ;
; 15.877 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.742      ;
; 15.881 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.738      ;
; 15.883 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.736      ;
; 15.887 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.732      ;
; 15.889 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.730      ;
; 15.892 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.726      ;
; 15.893 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.726      ;
; 15.893 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.725      ;
; 15.896 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.722      ;
; 15.897 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.721      ;
; 15.899 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.719      ;
; 15.900 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.722      ;
; 15.901 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.727      ;
; 15.902 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.717      ;
; 15.902 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.720      ;
; 15.903 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.715      ;
; 15.904 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.718      ;
; 15.905 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.723      ;
; 15.906 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.713      ;
; 15.906 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.716      ;
; 15.917 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.200     ; 4.703      ;
; 15.918 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.709      ;
; 15.922 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.193     ; 4.705      ;
; 15.922 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.696      ;
; 15.924 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.704      ;
; 15.924 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.698      ;
; 15.926 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.202     ; 4.692      ;
; 15.927 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.702      ;
; 15.928 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.700      ;
; 15.928 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.694      ;
; 15.931 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.698      ;
; 15.931 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.698      ;
; 15.932 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.696      ;
; 15.935 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.694      ;
; 15.936 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.192     ; 4.692      ;
; 15.937 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.682      ;
; 15.939 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.200     ; 4.681      ;
; 15.941 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.688      ;
; 15.941 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.191     ; 4.688      ;
; 15.941 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.678      ;
; 15.942 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.205     ; 4.673      ;
; 15.943 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21]                                                                                                                                                                    ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.200     ; 4.677      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.858  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.225     ; 1.745      ;
; 18.864  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.726      ;
; 18.902  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.683      ;
; 18.940  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.251     ; 1.637      ;
; 18.955  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.645      ;
; 19.070  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.249     ; 1.509      ;
; 19.077  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.523      ;
; 19.085  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.507      ;
; 19.089  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.505      ;
; 19.112  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.473      ;
; 19.169  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.426      ;
; 19.173  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.412      ;
; 19.201  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.250     ; 1.377      ;
; 19.207  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.388      ;
; 19.230  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.246     ; 1.352      ;
; 19.251  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.334      ;
; 19.272  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.245     ; 1.311      ;
; 19.273  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.230     ; 1.325      ;
; 19.303  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.247     ; 1.278      ;
; 19.332  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.258      ;
; 19.389  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.248     ; 1.191      ;
; 19.420  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.169      ;
; 19.428  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.231     ; 1.169      ;
; 19.437  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.148      ;
; 19.462  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.245     ; 1.121      ;
; 19.465  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.124      ;
; 19.510  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.081      ;
; 19.543  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.045      ;
; 19.572  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.017      ;
; 19.582  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.007      ;
; 19.583  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.009      ;
; 19.656  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.249     ; 0.923      ;
; 508.685 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 12.099     ;
; 508.689 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 12.095     ;
; 508.753 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 12.031     ;
; 508.757 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 12.027     ;
; 508.821 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.963     ;
; 508.825 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.959     ;
; 508.889 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.895     ;
; 508.893 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.891     ;
; 508.939 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.845     ;
; 508.943 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.841     ;
; 508.957 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.827     ;
; 508.961 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.823     ;
; 509.007 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.777     ;
; 509.011 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.773     ;
; 509.025 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.759     ;
; 509.029 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.755     ;
; 509.075 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.709     ;
; 509.079 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.705     ;
; 509.093 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.691     ;
; 509.097 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.687     ;
; 509.143 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.641     ;
; 509.147 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.637     ;
; 509.161 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.623     ;
; 509.166 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.619     ;
; 509.211 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.573     ;
; 509.215 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.569     ;
; 509.230 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.555     ;
; 509.234 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.551     ;
; 509.271 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.515     ;
; 509.275 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.511     ;
; 509.279 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.505     ;
; 509.283 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.501     ;
; 509.298 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.487     ;
; 509.302 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.483     ;
; 509.339 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.447     ;
; 509.343 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.443     ;
; 509.347 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.437     ;
; 509.351 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.433     ;
; 509.366 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.419     ;
; 509.370 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.415     ;
; 509.376 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.408     ;
; 509.380 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.404     ;
; 509.407 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.379     ;
; 509.411 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.375     ;
; 509.415 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.369     ;
; 509.420 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.365     ;
; 509.434 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.351     ;
; 509.438 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[6]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.347     ;
; 509.444 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.340     ;
; 509.448 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.336     ;
; 509.475 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.311     ;
; 509.479 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.307     ;
; 509.484 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.301     ;
; 509.488 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.297     ;
; 509.502 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[5]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.283     ;
; 509.506 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[4]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.279     ;
; 509.512 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.272     ;
; 509.516 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.268     ;
; 509.543 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.243     ;
; 509.547 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.239     ;
; 509.552 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.233     ;
; 509.556 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.229     ;
; 509.580 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.204     ;
; 509.584 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.036     ; 11.200     ;
; 509.611 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.175     ;
; 509.615 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.034     ; 11.171     ;
; 509.620 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.165     ;
; 509.624 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.035     ; 11.161     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 420.837 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 13.135     ;
; 420.841 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 13.131     ;
; 420.914 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 13.058     ;
; 420.918 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 13.054     ;
; 420.982 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.990     ;
; 420.986 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.986     ;
; 421.050 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.922     ;
; 421.054 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.918     ;
; 421.118 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.854     ;
; 421.122 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.850     ;
; 421.186 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.786     ;
; 421.190 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.782     ;
; 421.254 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.718     ;
; 421.258 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.714     ;
; 421.322 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.650     ;
; 421.328 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.646     ;
; 421.392 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.582     ;
; 421.396 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.578     ;
; 421.460 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.514     ;
; 421.464 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.510     ;
; 421.528 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.446     ;
; 421.646 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.326     ;
; 421.650 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.322     ;
; 421.714 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.260     ;
; 421.723 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.249     ;
; 421.727 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.245     ;
; 421.791 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.181     ;
; 421.795 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.177     ;
; 421.853 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.121     ;
; 421.857 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.117     ;
; 421.859 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.113     ;
; 421.863 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.109     ;
; 421.922 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.052     ;
; 421.927 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.045     ;
; 421.931 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 12.041     ;
; 421.946 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 12.028     ;
; 421.990 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.984     ;
; 421.995 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.977     ;
; 421.999 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.973     ;
; 422.014 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.960     ;
; 422.058 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.916     ;
; 422.063 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.909     ;
; 422.067 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.905     ;
; 422.131 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.841     ;
; 422.137 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.837     ;
; 422.154 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.818     ;
; 422.158 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.814     ;
; 422.191 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.781     ;
; 422.195 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.777     ;
; 422.201 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.773     ;
; 422.205 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.769     ;
; 422.231 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.741     ;
; 422.235 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.737     ;
; 422.249 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.725     ;
; 422.268 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.704     ;
; 422.269 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.705     ;
; 422.272 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.700     ;
; 422.273 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.701     ;
; 422.299 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.673     ;
; 422.303 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.669     ;
; 422.336 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.636     ;
; 422.337 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.637     ;
; 422.340 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.632     ;
; 422.367 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.605     ;
; 422.371 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.601     ;
; 422.404 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.568     ;
; 422.408 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.564     ;
; 422.418 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.561     ;
; 422.422 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.557     ;
; 422.435 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.537     ;
; 422.439 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.533     ;
; 422.472 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[21] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.500     ;
; 422.476 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[20] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.496     ;
; 422.486 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.493     ;
; 422.487 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[29] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.485     ;
; 422.490 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.489     ;
; 422.491 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[28] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.481     ;
; 422.503 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.469     ;
; 422.507 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.465     ;
; 422.523 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.451     ;
; 422.540 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[19] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.432     ;
; 422.544 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[18] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.428     ;
; 422.554 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.425     ;
; 422.558 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.421     ;
; 422.564 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[27] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.408     ;
; 422.568 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[26] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.404     ;
; 422.571 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.401     ;
; 422.575 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.397     ;
; 422.608 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[17] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.364     ;
; 422.612 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[16] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.360     ;
; 422.622 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[23] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.357     ;
; 422.626 ; tx_ciccomp:TX_CICCOMP_I|cur_count[1] ; tx_ciccomp:TX_CICCOMP_Q|acc_out_1[22] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.035     ; 11.353     ;
; 422.632 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[25] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.340     ;
; 422.636 ; tx_ciccomp:TX_CICCOMP_I|cur_count[4] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[24] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.336     ;
; 422.639 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.333     ;
; 422.645 ; tx_ciccomp:TX_CICCOMP_I|cur_count[2] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.329     ;
; 422.662 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.312     ;
; 422.666 ; tx_ciccomp:TX_CICCOMP_I|cur_count[3] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.308     ;
; 422.676 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.042     ; 11.296     ;
; 422.682 ; tx_ciccomp:TX_CICCOMP_I|cur_count[0] ; tx_ciccomp:TX_CICCOMP_I|acc_out_1[14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 434.027      ; -0.040     ; 11.292     ;
+---------+--------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.107 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.431      ;
; 0.107 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.432      ;
; 0.114 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.439      ;
; 0.121 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.451      ;
; 0.122 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.450      ;
; 0.123 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.447      ;
; 0.126 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.451      ;
; 0.139 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.142 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][69]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.467      ;
; 0.144 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][64] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][62] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][61]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][71]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][57]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][63] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][65] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][68]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][70]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.166 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][64]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][60] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[0]              ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_address_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][67]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][54]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][60]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                    ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][63]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][65]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][61] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.493      ;
; 0.172 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][54]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1]              ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_address_reg0 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][53]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                 ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.495      ;
; 0.175 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.175 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73]                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.176 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.178 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.498      ;
; 0.178 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.180 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.500      ;
; 0.180 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0  ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.191 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][3]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][15]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][13]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][14] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][2]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][11]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][13] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][14]  ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; main_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'second_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.192 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][8]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][8]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[12][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][6]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][6]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][4]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[5][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[6][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][3]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][13] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[17][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[18][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[38][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][11] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[38][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][6]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][4]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][4]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][5]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[40][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][15] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[2][10]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[3][10]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][0]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[1][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[2][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[36][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[37][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[32][4]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][4]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][5]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][5]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][2]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][2]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][3]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][3]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][3]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[9][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[44][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[45][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][8]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][9]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[6][9]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[7][9]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[25][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[26][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[14][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[10][12] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[11][12] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][14] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[12][15] ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[13][15] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][2]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[4][2]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[42][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[40][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[41][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[28][7]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[29][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[21][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[19][7]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[20][7]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[33][8]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[34][8]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[22][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[23][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[25][11] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[26][11] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[26][14] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[27][14] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][5]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][5]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[44][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[45][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[36][0]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[37][0]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[32][6]  ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[33][6]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[2][0]   ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[3][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][1]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][1]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[10][9]  ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[11][9]  ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[41][10] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[42][10] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[13][13] ; tx_ciccomp:TX_CICCOMP_Q|delay_pipeline[14][13] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[0][0]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[1][0]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][1]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][1]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[4][7]   ; tx_ciccomp:TX_CICCOMP_I|delay_pipeline[5][7]   ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 0.386   ; 0.107 ; N/A      ; N/A     ; 9.585               ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.386   ; 0.107 ; N/A      ; N/A     ; 9.974               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 16.604  ; 0.191 ; N/A      ; N/A     ; 260.107             ;
;  second_pll|altpll_component|auto_generated|pll1|clk[0] ; 404.904 ; 0.192 ; N/A      ; N/A     ; 216.699             ;
; Design-wide TNS                                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  second_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PREAMP            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; clk_sys          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STM32_DATA_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_CLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_SYNC       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 260071   ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 1843664  ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 25891957 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 260071   ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 32       ; 0        ; 0        ; 0        ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; 1843664  ; 0        ; 0        ; 0        ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; 25891957 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; Target                                                 ; Clock                                                  ; Type      ; Status        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; STM32_CLK                                              ;                                                        ; Base      ; Unconstrained ;
; clk_sys                                                ; clk_sys                                                ; Base      ; Constrained   ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; Constrained   ;
; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; Constrained   ;
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; second_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Sun Oct 28 19:24:47 2018
Info: Command: quartus_sta UA3REO -c UA3REO
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[0]} {main_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[1]} {main_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {second_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 6 -duty_cycle 50.00 -name {second_pll|altpll_component|auto_generated|pll1|clk[0]} {second_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.413               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.604               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   404.904               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.500               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.501               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.927               0.000 clk_sys 
    Info (332119):     9.974               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   216.699               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.107               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.819               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   406.599               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.469               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.937               0.000 clk_sys 
    Info (332119):     9.988               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   216.701               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.110               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.907               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.858               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   420.837               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.192               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_sys 
    Info (332119):    10.164               0.000 main_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   216.793               0.000 second_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.201               0.000 main_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sun Oct 28 19:24:54 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


