#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x5565ecb7c010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5565ecb790d0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x5565ecba65b0_0 .var "clk", 0 0;
v0x5565ecba6670_0 .net "dataadr", 31 0, v0x5565ecb9d320_0;  1 drivers
v0x5565ecba6730_0 .net "memwrite", 0 0, L_0x5565ecba6cb0;  1 drivers
v0x5565ecba67d0_0 .var "reset", 0 0;
v0x5565ecba6900_0 .net "writedata", 31 0, L_0x5565ecbb86a0;  1 drivers
E_0x5565ecb01a50 .event negedge, v0x5565ecb99c50_0;
S_0x5565ecb76d40 .scope module, "dut" "top" 3 10, 4 1 0, S_0x5565ecb790d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x5565ecba5dc0_0 .net "clk", 0 0, v0x5565ecba65b0_0;  1 drivers
v0x5565ecba5e80_0 .net "dataadr", 31 0, v0x5565ecb9d320_0;  alias, 1 drivers
v0x5565ecba5f40_0 .net "instr", 31 0, L_0x5565ecba74c0;  1 drivers
v0x5565ecba5fe0_0 .net "memwrite", 0 0, L_0x5565ecba6cb0;  alias, 1 drivers
v0x5565ecba6110_0 .net "pc", 31 0, v0x5565ecb9fab0_0;  1 drivers
v0x5565ecba6260_0 .net "readdata", 31 0, L_0x5565ecbb9c90;  1 drivers
v0x5565ecba63b0_0 .net "reset", 0 0, v0x5565ecba67d0_0;  1 drivers
v0x5565ecba6450_0 .net "writedata", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
L_0x5565ecbb9a10 .part v0x5565ecb9fab0_0, 2, 6;
S_0x5565ecb74e60 .scope module, "dmem" "dmem" 4 9, 5 1 0, S_0x5565ecb76d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5565ecbb9c90 .functor BUFZ 32, L_0x5565ecbb9b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565ecb79920 .array "RAM", 0 63, 31 0;
v0x5565ecb66c00_0 .net *"_ivl_0", 31 0, L_0x5565ecbb9b00;  1 drivers
v0x5565ecb65a50_0 .net *"_ivl_3", 29 0, L_0x5565ecbb9ba0;  1 drivers
v0x5565ecb99b70_0 .net "a", 31 0, v0x5565ecb9d320_0;  alias, 1 drivers
v0x5565ecb99c50_0 .net "clk", 0 0, v0x5565ecba65b0_0;  alias, 1 drivers
v0x5565ecb99d10_0 .net "rd", 31 0, L_0x5565ecbb9c90;  alias, 1 drivers
v0x5565ecb99df0_0 .net "wd", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
v0x5565ecb99ed0_0 .net "we", 0 0, L_0x5565ecba6cb0;  alias, 1 drivers
E_0x5565ecb01d60 .event posedge, v0x5565ecb99c50_0;
L_0x5565ecbb9b00 .array/port v0x5565ecb79920, L_0x5565ecbb9ba0;
L_0x5565ecbb9ba0 .part v0x5565ecb9d320_0, 2, 30;
S_0x5565ecb9a030 .scope module, "imem" "imem" 4 8, 6 1 0, S_0x5565ecb76d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5565ecba74c0 .functor BUFZ 32, L_0x5565ecbb97e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565ecb9a230 .array "RAM", 0 63, 31 0;
v0x5565ecb9a310_0 .net *"_ivl_0", 31 0, L_0x5565ecbb97e0;  1 drivers
v0x5565ecb9a3f0_0 .net *"_ivl_2", 7 0, L_0x5565ecbb9880;  1 drivers
L_0x7fda85762378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565ecb9a4b0_0 .net *"_ivl_5", 1 0, L_0x7fda85762378;  1 drivers
v0x5565ecb9a590_0 .net "a", 5 0, L_0x5565ecbb9a10;  1 drivers
v0x5565ecb9a6c0_0 .net "rd", 31 0, L_0x5565ecba74c0;  alias, 1 drivers
L_0x5565ecbb97e0 .array/port v0x5565ecb9a230, L_0x5565ecbb9880;
L_0x5565ecbb9880 .concat [ 6 2 0 0], L_0x5565ecbb9a10, L_0x7fda85762378;
S_0x5565ecb9a800 .scope module, "mips" "mips" 4 7, 7 1 0, S_0x5565ecb76d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x5565ecba4cf0_0 .net "alucontrol", 2 0, v0x5565ecb9af70_0;  1 drivers
v0x5565ecba4dd0_0 .net "aluout", 31 0, v0x5565ecb9d320_0;  alias, 1 drivers
v0x5565ecba4f20_0 .net "alusrc", 0 0, L_0x5565ecba6ae0;  1 drivers
v0x5565ecba5050_0 .net "clk", 0 0, v0x5565ecba65b0_0;  alias, 1 drivers
v0x5565ecba5180_0 .net "instr", 31 0, L_0x5565ecba74c0;  alias, 1 drivers
v0x5565ecba5220_0 .net "jump", 0 0, L_0x5565ecba6e30;  1 drivers
v0x5565ecba5350_0 .net "memtoreg", 0 0, L_0x5565ecba6d50;  1 drivers
v0x5565ecba5480_0 .net "memwrite", 0 0, L_0x5565ecba6cb0;  alias, 1 drivers
v0x5565ecba5520_0 .net "pc", 31 0, v0x5565ecb9fab0_0;  alias, 1 drivers
v0x5565ecba5670_0 .net "pcsrc", 0 0, L_0x5565ecba70f0;  1 drivers
v0x5565ecba5710_0 .net "readdata", 31 0, L_0x5565ecbb9c90;  alias, 1 drivers
v0x5565ecba57d0_0 .net "regdst", 0 0, L_0x5565ecba6a40;  1 drivers
v0x5565ecba5900_0 .net "regwrite", 0 0, L_0x5565ecba69a0;  1 drivers
v0x5565ecba5a30_0 .net "reset", 0 0, v0x5565ecba67d0_0;  alias, 1 drivers
v0x5565ecba5ad0_0 .net "writedata", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
v0x5565ecba5c20_0 .net "zero", 0 0, L_0x5565ecbb95e0;  1 drivers
L_0x5565ecba7230 .part L_0x5565ecba74c0, 26, 6;
L_0x5565ecba7380 .part L_0x5565ecba74c0, 0, 6;
S_0x5565ecb9ab00 .scope module, "c" "controller" 7 12, 8 1 0, S_0x5565ecb9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x5565ecba70f0 .functor AND 1, L_0x5565ecba6b80, L_0x5565ecbb95e0, C4<1>, C4<1>;
v0x5565ecb9bf70_0 .net "alucontrol", 2 0, v0x5565ecb9af70_0;  alias, 1 drivers
v0x5565ecb9c050_0 .net "aluop", 1 0, L_0x5565ecba6ed0;  1 drivers
v0x5565ecb9c0f0_0 .net "alusrc", 0 0, L_0x5565ecba6ae0;  alias, 1 drivers
v0x5565ecb9c1c0_0 .net "branch", 0 0, L_0x5565ecba6b80;  1 drivers
v0x5565ecb9c290_0 .net "funct", 5 0, L_0x5565ecba7380;  1 drivers
v0x5565ecb9c380_0 .net "jump", 0 0, L_0x5565ecba6e30;  alias, 1 drivers
v0x5565ecb9c450_0 .net "memtoreg", 0 0, L_0x5565ecba6d50;  alias, 1 drivers
v0x5565ecb9c520_0 .net "memwrite", 0 0, L_0x5565ecba6cb0;  alias, 1 drivers
v0x5565ecb9c610_0 .net "op", 5 0, L_0x5565ecba7230;  1 drivers
v0x5565ecb9c740_0 .net "pcsrc", 0 0, L_0x5565ecba70f0;  alias, 1 drivers
v0x5565ecb9c7e0_0 .net "regdst", 0 0, L_0x5565ecba6a40;  alias, 1 drivers
v0x5565ecb9c8b0_0 .net "regwrite", 0 0, L_0x5565ecba69a0;  alias, 1 drivers
v0x5565ecb9c980_0 .net "zero", 0 0, L_0x5565ecbb95e0;  alias, 1 drivers
S_0x5565ecb9ace0 .scope module, "ad" "aludec" 8 14, 9 1 0, S_0x5565ecb9ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x5565ecb9af70_0 .var "alucontrol", 2 0;
v0x5565ecb9b070_0 .net "aluop", 1 0, L_0x5565ecba6ed0;  alias, 1 drivers
v0x5565ecb9b150_0 .net "funct", 5 0, L_0x5565ecba7380;  alias, 1 drivers
E_0x5565ecb256c0 .event anyedge, v0x5565ecb9b070_0, v0x5565ecb9b150_0;
S_0x5565ecb9b290 .scope module, "md" "maindec" 8 12, 10 1 0, S_0x5565ecb9ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x5565ecb9b5c0_0 .net *"_ivl_10", 8 0, v0x5565ecb9b8c0_0;  1 drivers
v0x5565ecb9b6c0_0 .net "aluop", 1 0, L_0x5565ecba6ed0;  alias, 1 drivers
v0x5565ecb9b780_0 .net "alusrc", 0 0, L_0x5565ecba6ae0;  alias, 1 drivers
v0x5565ecb9b820_0 .net "branch", 0 0, L_0x5565ecba6b80;  alias, 1 drivers
v0x5565ecb9b8c0_0 .var "controls", 8 0;
v0x5565ecb9b9f0_0 .net "jump", 0 0, L_0x5565ecba6e30;  alias, 1 drivers
v0x5565ecb9bab0_0 .net "memtoreg", 0 0, L_0x5565ecba6d50;  alias, 1 drivers
v0x5565ecb9bb70_0 .net "memwrite", 0 0, L_0x5565ecba6cb0;  alias, 1 drivers
v0x5565ecb9bc10_0 .net "op", 5 0, L_0x5565ecba7230;  alias, 1 drivers
v0x5565ecb9bcd0_0 .net "regdst", 0 0, L_0x5565ecba6a40;  alias, 1 drivers
v0x5565ecb9bd90_0 .net "regwrite", 0 0, L_0x5565ecba69a0;  alias, 1 drivers
E_0x5565ecb83610 .event anyedge, v0x5565ecb9bc10_0;
L_0x5565ecba69a0 .part v0x5565ecb9b8c0_0, 8, 1;
L_0x5565ecba6a40 .part v0x5565ecb9b8c0_0, 7, 1;
L_0x5565ecba6ae0 .part v0x5565ecb9b8c0_0, 6, 1;
L_0x5565ecba6b80 .part v0x5565ecb9b8c0_0, 5, 1;
L_0x5565ecba6cb0 .part v0x5565ecb9b8c0_0, 4, 1;
L_0x5565ecba6d50 .part v0x5565ecb9b8c0_0, 3, 1;
L_0x5565ecba6e30 .part v0x5565ecb9b8c0_0, 2, 1;
L_0x5565ecba6ed0 .part v0x5565ecb9b8c0_0, 0, 2;
S_0x5565ecb9cb40 .scope module, "dp" "datapath" 7 14, 11 1 0, S_0x5565ecb9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x5565ecba3240_0 .net *"_ivl_3", 3 0, L_0x5565ecbb7b30;  1 drivers
v0x5565ecba3340_0 .net *"_ivl_5", 25 0, L_0x5565ecbb7bd0;  1 drivers
L_0x7fda857620a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565ecba3420_0 .net/2u *"_ivl_6", 1 0, L_0x7fda857620a8;  1 drivers
v0x5565ecba34e0_0 .net "alucontrol", 2 0, v0x5565ecb9af70_0;  alias, 1 drivers
v0x5565ecba35a0_0 .net "aluout", 31 0, v0x5565ecb9d320_0;  alias, 1 drivers
v0x5565ecba36b0_0 .net "alusrc", 0 0, L_0x5565ecba6ae0;  alias, 1 drivers
v0x5565ecba3750_0 .net "clk", 0 0, v0x5565ecba65b0_0;  alias, 1 drivers
v0x5565ecba37f0_0 .net "instr", 31 0, L_0x5565ecba74c0;  alias, 1 drivers
v0x5565ecba38b0_0 .net "jump", 0 0, L_0x5565ecba6e30;  alias, 1 drivers
v0x5565ecba3950_0 .net "memtoreg", 0 0, L_0x5565ecba6d50;  alias, 1 drivers
v0x5565ecba39f0_0 .net "pc", 31 0, v0x5565ecb9fab0_0;  alias, 1 drivers
v0x5565ecba3a90_0 .net "pcbranch", 31 0, L_0x5565ecbb77a0;  1 drivers
v0x5565ecba3ba0_0 .net "pcnext", 31 0, L_0x5565ecbb7a00;  1 drivers
v0x5565ecba3cb0_0 .net "pcnextbr", 31 0, L_0x5565ecbb78d0;  1 drivers
v0x5565ecba3dc0_0 .net "pcplus4", 31 0, L_0x5565ecba7420;  1 drivers
v0x5565ecba3e80_0 .net "pcsrc", 0 0, L_0x5565ecba70f0;  alias, 1 drivers
v0x5565ecba3f70_0 .net "readdata", 31 0, L_0x5565ecbb9c90;  alias, 1 drivers
v0x5565ecba4190_0 .net "regdst", 0 0, L_0x5565ecba6a40;  alias, 1 drivers
v0x5565ecba4230_0 .net "regwrite", 0 0, L_0x5565ecba69a0;  alias, 1 drivers
v0x5565ecba42d0_0 .net "reset", 0 0, v0x5565ecba67d0_0;  alias, 1 drivers
v0x5565ecba4370_0 .net "result", 31 0, L_0x5565ecbb8d80;  1 drivers
v0x5565ecba4460_0 .net "signimm", 31 0, L_0x5565ecbb9360;  1 drivers
v0x5565ecba4520_0 .net "signimmsh", 31 0, L_0x5565ecbb7700;  1 drivers
v0x5565ecba4630_0 .net "srca", 31 0, L_0x5565ecbb7fe0;  1 drivers
v0x5565ecba4740_0 .net "srcb", 31 0, L_0x5565ecbb9540;  1 drivers
v0x5565ecba4850_0 .net "writedata", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
v0x5565ecba4910_0 .net "writereg", 4 0, L_0x5565ecbb8ac0;  1 drivers
v0x5565ecba4a20_0 .net "zero", 0 0, L_0x5565ecbb95e0;  alias, 1 drivers
L_0x5565ecbb7b30 .part L_0x5565ecba7420, 28, 4;
L_0x5565ecbb7bd0 .part L_0x5565ecba74c0, 0, 26;
L_0x5565ecbb7c70 .concat [ 2 26 4 0], L_0x7fda857620a8, L_0x5565ecbb7bd0, L_0x5565ecbb7b30;
L_0x5565ecbb8840 .part L_0x5565ecba74c0, 21, 5;
L_0x5565ecbb8910 .part L_0x5565ecba74c0, 16, 5;
L_0x5565ecbb8b60 .part L_0x5565ecba74c0, 16, 5;
L_0x5565ecbb8c90 .part L_0x5565ecba74c0, 11, 5;
L_0x5565ecbb9450 .part L_0x5565ecba74c0, 0, 16;
S_0x5565ecb9ccf0 .scope module, "alu" "alu" 11 34, 12 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fda85762330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecb9cf40_0 .net/2u *"_ivl_0", 31 0, L_0x7fda85762330;  1 drivers
v0x5565ecb9d040_0 .net "a", 31 0, L_0x5565ecbb7fe0;  alias, 1 drivers
v0x5565ecb9d120_0 .net "alucontrol", 2 0, v0x5565ecb9af70_0;  alias, 1 drivers
v0x5565ecb9d240_0 .net "b", 31 0, L_0x5565ecbb9540;  alias, 1 drivers
v0x5565ecb9d320_0 .var "result", 31 0;
v0x5565ecb9d430_0 .net "zero", 0 0, L_0x5565ecbb95e0;  alias, 1 drivers
E_0x5565ecb835d0 .event anyedge, v0x5565ecb9af70_0, v0x5565ecb9d040_0, v0x5565ecb9d240_0;
L_0x5565ecbb95e0 .cmp/eq 32, v0x5565ecb9d320_0, L_0x7fda85762330;
S_0x5565ecb9d560 .scope module, "immsh" "sl2" 11 21, 13 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x5565ecb9d7a0_0 .net *"_ivl_1", 29 0, L_0x5565ecbb75d0;  1 drivers
L_0x7fda85762060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565ecb9d8a0_0 .net/2u *"_ivl_2", 1 0, L_0x7fda85762060;  1 drivers
v0x5565ecb9d980_0 .net "a", 31 0, L_0x5565ecbb9360;  alias, 1 drivers
v0x5565ecb9da40_0 .net "y", 31 0, L_0x5565ecbb7700;  alias, 1 drivers
L_0x5565ecbb75d0 .part L_0x5565ecbb9360, 0, 30;
L_0x5565ecbb7700 .concat [ 2 30 0 0], L_0x7fda85762060, L_0x5565ecbb75d0;
S_0x5565ecb9db80 .scope module, "pcadd1" "adder" 11 20, 14 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5565ecb9dde0_0 .net "a", 31 0, v0x5565ecb9fab0_0;  alias, 1 drivers
L_0x7fda85762018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5565ecb9dec0_0 .net "b", 31 0, L_0x7fda85762018;  1 drivers
v0x5565ecb9dfa0_0 .net "y", 31 0, L_0x5565ecba7420;  alias, 1 drivers
L_0x5565ecba7420 .arith/sum 32, v0x5565ecb9fab0_0, L_0x7fda85762018;
S_0x5565ecb9e110 .scope module, "pcadd2" "adder" 11 22, 14 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5565ecb9e340_0 .net "a", 31 0, L_0x5565ecba7420;  alias, 1 drivers
v0x5565ecb9e450_0 .net "b", 31 0, L_0x5565ecbb7700;  alias, 1 drivers
v0x5565ecb9e520_0 .net "y", 31 0, L_0x5565ecbb77a0;  alias, 1 drivers
L_0x5565ecbb77a0 .arith/sum 32, L_0x5565ecba7420, L_0x5565ecbb7700;
S_0x5565ecb9e670 .scope module, "pcbrmux" "mux2" 11 23, 15 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5565ecb9e8a0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5565ecb9ea00_0 .net "d0", 31 0, L_0x5565ecba7420;  alias, 1 drivers
v0x5565ecb9eb10_0 .net "d1", 31 0, L_0x5565ecbb77a0;  alias, 1 drivers
v0x5565ecb9ebd0_0 .net "s", 0 0, L_0x5565ecba70f0;  alias, 1 drivers
v0x5565ecb9ecd0_0 .net "y", 31 0, L_0x5565ecbb78d0;  alias, 1 drivers
L_0x5565ecbb78d0 .functor MUXZ 32, L_0x5565ecba7420, L_0x5565ecbb77a0, L_0x5565ecba70f0, C4<>;
S_0x5565ecb9ee00 .scope module, "pcmux" "mux2" 11 24, 15 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5565ecb9efe0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5565ecb9f120_0 .net "d0", 31 0, L_0x5565ecbb78d0;  alias, 1 drivers
v0x5565ecb9f230_0 .net "d1", 31 0, L_0x5565ecbb7c70;  1 drivers
v0x5565ecb9f2f0_0 .net "s", 0 0, L_0x5565ecba6e30;  alias, 1 drivers
v0x5565ecb9f410_0 .net "y", 31 0, L_0x5565ecbb7a00;  alias, 1 drivers
L_0x5565ecbb7a00 .functor MUXZ 32, L_0x5565ecbb78d0, L_0x5565ecbb7c70, L_0x5565ecba6e30, C4<>;
S_0x5565ecb9f550 .scope module, "pcreg" "flopr" 11 19, 16 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5565ecb9f730 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5565ecb9f8f0_0 .net "clk", 0 0, v0x5565ecba65b0_0;  alias, 1 drivers
v0x5565ecb9f9e0_0 .net "d", 31 0, L_0x5565ecbb7a00;  alias, 1 drivers
v0x5565ecb9fab0_0 .var "q", 31 0;
v0x5565ecb9fbb0_0 .net "reset", 0 0, v0x5565ecba67d0_0;  alias, 1 drivers
E_0x5565ecb9f870 .event posedge, v0x5565ecb9fbb0_0, v0x5565ecb99c50_0;
S_0x5565ecb9fce0 .scope module, "resmux" "mux2" 11 29, 15 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5565ecb9fec0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5565ecba0000_0 .net "d0", 31 0, v0x5565ecb9d320_0;  alias, 1 drivers
v0x5565ecba0130_0 .net "d1", 31 0, L_0x5565ecbb9c90;  alias, 1 drivers
v0x5565ecba01f0_0 .net "s", 0 0, L_0x5565ecba6d50;  alias, 1 drivers
v0x5565ecba0310_0 .net "y", 31 0, L_0x5565ecbb8d80;  alias, 1 drivers
L_0x5565ecbb8d80 .functor MUXZ 32, v0x5565ecb9d320_0, L_0x5565ecbb9c90, L_0x5565ecba6d50, C4<>;
S_0x5565ecba0430 .scope module, "rf" "regfile" 11 27, 17 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5565ecba06e0_0 .net *"_ivl_0", 31 0, L_0x5565ecbb7d10;  1 drivers
v0x5565ecba07e0_0 .net *"_ivl_10", 6 0, L_0x5565ecbb7ef0;  1 drivers
L_0x7fda85762180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565ecba08c0_0 .net *"_ivl_13", 1 0, L_0x7fda85762180;  1 drivers
L_0x7fda857621c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba0980_0 .net/2u *"_ivl_14", 31 0, L_0x7fda857621c8;  1 drivers
v0x5565ecba0a60_0 .net *"_ivl_18", 31 0, L_0x5565ecbb8170;  1 drivers
L_0x7fda85762210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba0b90_0 .net *"_ivl_21", 26 0, L_0x7fda85762210;  1 drivers
L_0x7fda85762258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba0c70_0 .net/2u *"_ivl_22", 31 0, L_0x7fda85762258;  1 drivers
v0x5565ecba0d50_0 .net *"_ivl_24", 0 0, L_0x5565ecbb8330;  1 drivers
v0x5565ecba0e10_0 .net *"_ivl_26", 31 0, L_0x5565ecbb8420;  1 drivers
v0x5565ecba0f80_0 .net *"_ivl_28", 6 0, L_0x5565ecbb8510;  1 drivers
L_0x7fda857620f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba1060_0 .net *"_ivl_3", 26 0, L_0x7fda857620f0;  1 drivers
L_0x7fda857622a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565ecba1140_0 .net *"_ivl_31", 1 0, L_0x7fda857622a0;  1 drivers
L_0x7fda857622e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba1220_0 .net/2u *"_ivl_32", 31 0, L_0x7fda857622e8;  1 drivers
L_0x7fda85762138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565ecba1300_0 .net/2u *"_ivl_4", 31 0, L_0x7fda85762138;  1 drivers
v0x5565ecba13e0_0 .net *"_ivl_6", 0 0, L_0x5565ecbb7db0;  1 drivers
v0x5565ecba14a0_0 .net *"_ivl_8", 31 0, L_0x5565ecbb7e50;  1 drivers
v0x5565ecba1580_0 .net "clk", 0 0, v0x5565ecba65b0_0;  alias, 1 drivers
v0x5565ecba1620_0 .net "ra1", 4 0, L_0x5565ecbb8840;  1 drivers
v0x5565ecba1700_0 .net "ra2", 4 0, L_0x5565ecbb8910;  1 drivers
v0x5565ecba17e0_0 .net "rd1", 31 0, L_0x5565ecbb7fe0;  alias, 1 drivers
v0x5565ecba18a0_0 .net "rd2", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
v0x5565ecba1940 .array "rf", 0 31, 31 0;
v0x5565ecba19e0_0 .net "wa3", 4 0, L_0x5565ecbb8ac0;  alias, 1 drivers
v0x5565ecba1ac0_0 .net "wd3", 31 0, L_0x5565ecbb8d80;  alias, 1 drivers
v0x5565ecba1bb0_0 .net "we3", 0 0, L_0x5565ecba69a0;  alias, 1 drivers
L_0x5565ecbb7d10 .concat [ 5 27 0 0], L_0x5565ecbb8840, L_0x7fda857620f0;
L_0x5565ecbb7db0 .cmp/ne 32, L_0x5565ecbb7d10, L_0x7fda85762138;
L_0x5565ecbb7e50 .array/port v0x5565ecba1940, L_0x5565ecbb7ef0;
L_0x5565ecbb7ef0 .concat [ 5 2 0 0], L_0x5565ecbb8840, L_0x7fda85762180;
L_0x5565ecbb7fe0 .functor MUXZ 32, L_0x7fda857621c8, L_0x5565ecbb7e50, L_0x5565ecbb7db0, C4<>;
L_0x5565ecbb8170 .concat [ 5 27 0 0], L_0x5565ecbb8910, L_0x7fda85762210;
L_0x5565ecbb8330 .cmp/ne 32, L_0x5565ecbb8170, L_0x7fda85762258;
L_0x5565ecbb8420 .array/port v0x5565ecba1940, L_0x5565ecbb8510;
L_0x5565ecbb8510 .concat [ 5 2 0 0], L_0x5565ecbb8910, L_0x7fda857622a0;
L_0x5565ecbb86a0 .functor MUXZ 32, L_0x7fda857622e8, L_0x5565ecbb8420, L_0x5565ecbb8330, C4<>;
S_0x5565ecba1dd0 .scope module, "se" "signext" 11 30, 18 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x5565ecba1fc0_0 .net *"_ivl_1", 0 0, L_0x5565ecbb8e20;  1 drivers
v0x5565ecba20c0_0 .net *"_ivl_2", 15 0, L_0x5565ecbb8ec0;  1 drivers
v0x5565ecba21a0_0 .net "a", 15 0, L_0x5565ecbb9450;  1 drivers
v0x5565ecba2260_0 .net "y", 31 0, L_0x5565ecbb9360;  alias, 1 drivers
L_0x5565ecbb8e20 .part L_0x5565ecbb9450, 15, 1;
LS_0x5565ecbb8ec0_0_0 .concat [ 1 1 1 1], L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20;
LS_0x5565ecbb8ec0_0_4 .concat [ 1 1 1 1], L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20;
LS_0x5565ecbb8ec0_0_8 .concat [ 1 1 1 1], L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20;
LS_0x5565ecbb8ec0_0_12 .concat [ 1 1 1 1], L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20, L_0x5565ecbb8e20;
L_0x5565ecbb8ec0 .concat [ 4 4 4 4], LS_0x5565ecbb8ec0_0_0, LS_0x5565ecbb8ec0_0_4, LS_0x5565ecbb8ec0_0_8, LS_0x5565ecbb8ec0_0_12;
L_0x5565ecbb9360 .concat [ 16 16 0 0], L_0x5565ecbb9450, L_0x5565ecbb8ec0;
S_0x5565ecba2390 .scope module, "srcbmux" "mux2" 11 33, 15 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5565ecba2570 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5565ecba26e0_0 .net "d0", 31 0, L_0x5565ecbb86a0;  alias, 1 drivers
v0x5565ecba27f0_0 .net "d1", 31 0, L_0x5565ecbb9360;  alias, 1 drivers
v0x5565ecba2900_0 .net "s", 0 0, L_0x5565ecba6ae0;  alias, 1 drivers
v0x5565ecba29f0_0 .net "y", 31 0, L_0x5565ecbb9540;  alias, 1 drivers
L_0x5565ecbb9540 .functor MUXZ 32, L_0x5565ecbb86a0, L_0x5565ecbb9360, L_0x5565ecba6ae0, C4<>;
S_0x5565ecba2af0 .scope module, "wrmux" "mux2" 11 28, 15 1 0, S_0x5565ecb9cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x5565ecba2cd0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000000101>;
v0x5565ecba2e10_0 .net "d0", 4 0, L_0x5565ecbb8b60;  1 drivers
v0x5565ecba2f10_0 .net "d1", 4 0, L_0x5565ecbb8c90;  1 drivers
v0x5565ecba2ff0_0 .net "s", 0 0, L_0x5565ecba6a40;  alias, 1 drivers
v0x5565ecba3110_0 .net "y", 4 0, L_0x5565ecbb8ac0;  alias, 1 drivers
L_0x5565ecbb8ac0 .functor MUXZ 5, L_0x5565ecbb8b60, L_0x5565ecbb8c90, L_0x5565ecba6a40, C4<>;
    .scope S_0x5565ecb9b290;
T_0 ;
Ewait_0 .event/or E_0x5565ecb83610, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5565ecb9bc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x5565ecb9b8c0_0, 0, 9;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5565ecb9ace0;
T_1 ;
Ewait_1 .event/or E_0x5565ecb256c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5565ecb9b070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5565ecb9b150_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5565ecb9af70_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5565ecb9f550;
T_2 ;
    %wait E_0x5565ecb9f870;
    %load/vec4 v0x5565ecb9fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5565ecb9fab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5565ecb9f9e0_0;
    %assign/vec4 v0x5565ecb9fab0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5565ecba0430;
T_3 ;
    %wait E_0x5565ecb01d60;
    %load/vec4 v0x5565ecba1bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5565ecba1ac0_0;
    %load/vec4 v0x5565ecba19e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565ecba1940, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5565ecb9ccf0;
T_4 ;
Ewait_2 .event/or E_0x5565ecb835d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5565ecb9d120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %and;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %or;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %add;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %sub;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5565ecb9d040_0;
    %load/vec4 v0x5565ecb9d240_0;
    %or;
    %inv;
    %store/vec4 v0x5565ecb9d320_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5565ecb9a030;
T_5 ;
    %vpi_call/w 6 7 "$readmemh", "memfile.dat", v0x5565ecb9a230 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5565ecb74e60;
T_6 ;
    %wait E_0x5565ecb01d60;
    %load/vec4 v0x5565ecb99ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5565ecb99df0_0;
    %load/vec4 v0x5565ecb99b70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565ecb79920, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5565ecb790d0;
T_7 ;
    %vpi_call/w 3 14 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5565ecb76d40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5565ecba67d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5565ecba67d0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x5565ecb790d0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5565ecba65b0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5565ecba65b0_0, 0;
    %delay 5, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5565ecb790d0;
T_9 ;
    %wait E_0x5565ecb01a50;
    %load/vec4 v0x5565ecba6730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5565ecba6670_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_9.4, 6;
    %load/vec4 v0x5565ecba6900_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call/w 3 31 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 32 "$stop" {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5565ecba6670_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_9.5, 6;
    %vpi_call/w 3 34 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 35 "$stop" {0 0 0};
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_mips.sv";
    "src/top.sv";
    "mem/dmem.sv";
    "mem/imem.sv";
    "src/mips.sv";
    "src/controller.sv";
    "src/aludec.sv";
    "src/maindec.sv";
    "src/datapath.sv";
    "src/alu.sv";
    "src/sl2.sv";
    "src/adder.sv";
    "src/mux2.sv";
    "src/flopr.sv";
    "src/regfile.sv";
    "src/signext.sv";
