$date
  Thu Feb 11 18:35:37 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ sum $end
$var reg 1 % carry $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) sum $end
$var reg 1 * carry $end
$var reg 1 + sum1 $end
$var reg 1 , sum2 $end
$var reg 1 - carry1 $end
$var reg 1 . carry2 $end
$scope module ha1 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 sum $end
$var reg 1 2 carry $end
$upscope $end
$scope module ha2 $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 sum $end
$var reg 1 6 carry $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
#1000000
1!
1$
1&
1)
1+
1,
1/
11
13
15
#2000000
1#
0$
1%
1(
0)
1*
0,
1.
14
05
16
#3000000
0!
1"
0#
1$
0%
0&
1'
0(
1)
0*
1,
0.
0/
10
04
15
06
#4000000
1!
1#
1$
1%
1&
1(
1)
1*
0+
1,
1-
0.
1/
01
12
03
14
15
06
#5000000
