Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 31 12:26:33 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2324)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1196)
---------------------------
 There are 1196 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2324)
---------------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   1996.676        0.000                      0                    5        0.324        0.000                      0                    5      999.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)           Period(ns)      Frequency(MHz)
-----    ------------           ----------      --------------
clk_pin  {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin          1996.676        0.000                      0                    5        0.324        0.000                      0                    5      999.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     1996.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1996.676ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.928ns (27.695%)  route 2.423ns (72.305%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.673     5.342    sysclk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  count_reg[4]/Q
                         net (fo=1, routed)           0.595     6.392    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.493 r  clk_BUFG_inst/O
                         net (fo=1197, routed)        1.828     8.322    clk_BUFG
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.693 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.693    count_reg[4]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  2000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.499  2004.891    sysclk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.450  2005.342    
                         clock uncertainty           -0.035  2005.306    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062  2005.368    count_reg[4]
  -------------------------------------------------------------------
                         required time                       2005.369    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                               1996.676    

Slack (MET) :             1998.095ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 1.220ns (63.147%)  route 0.712ns (36.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.509    count_reg_n_0_[1]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.273 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.273    count_reg[0]_i_1_n_4
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  2000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.498  2004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.450  2005.341    
                         clock uncertainty           -0.035  2005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  2005.367    count_reg[3]
  -------------------------------------------------------------------
                         required time                       2005.368    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                               1998.095    

Slack (MET) :             1998.155ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 1.160ns (61.966%)  route 0.712ns (38.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.509    count_reg_n_0_[1]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.213 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.213    count_reg[0]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  2000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.498  2004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.450  2005.341    
                         clock uncertainty           -0.035  2005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  2005.367    count_reg[2]
  -------------------------------------------------------------------
                         required time                       2005.368    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                               1998.155    

Slack (MET) :             1998.508ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.807ns (53.127%)  route 0.712ns (46.873%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.509    count_reg_n_0_[1]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     6.860 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.860    count_reg[0]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  2000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.498  2004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.450  2005.341    
                         clock uncertainty           -0.035  2005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  2005.367    count_reg[1]
  -------------------------------------------------------------------
                         required time                       2005.368    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                               1998.508    

Slack (MET) :             1998.690ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 f  count_reg[0]/Q
                         net (fo=1, routed)           0.510     6.306    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.430 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.430    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.677 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.677    count_reg[0]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  2000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.498  2004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.450  2005.341    
                         clock uncertainty           -0.035  2005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  2005.367    count_reg[0]
  -------------------------------------------------------------------
                         required time                       2005.368    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                               1998.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    count_reg[0]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.798    count_reg_n_0_[3]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    count_reg[0]_i_1_n_4
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.939 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    count_reg[0]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    count_reg_n_0_[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[0]_i_2_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.979 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    count_reg[0]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.355ns (66.003%)  route 0.183ns (33.997%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.798    count_reg_n_0_[3]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    count_reg[0]_i_1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    count_reg[4]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.105     1.596    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2000.000    1999.000   SLICE_X22Y46    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2000.000    1999.000   SLICE_X22Y46    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2000.000    1999.000   SLICE_X22Y46    count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2000.000    1999.000   SLICE_X22Y46    count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2000.000    1999.000   SLICE_X22Y47    count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y47    count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y47    count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y46    count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y47    count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1000.000    999.500    SLICE_X22Y47    count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2328 Endpoints
Min Delay          2328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.509ns  (logic 3.042ns (13.515%)  route 19.467ns (86.485%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.376    22.509    PCWrite
    SLICE_X36Y63         FDRE                                         r  PC1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.509ns  (logic 3.042ns (13.515%)  route 19.467ns (86.485%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.376    22.509    PCWrite
    SLICE_X36Y63         FDRE                                         r  PC1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.509ns  (logic 3.042ns (13.515%)  route 19.467ns (86.485%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.376    22.509    PCWrite
    SLICE_X36Y63         FDSE                                         r  PC1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.220ns  (logic 3.042ns (13.690%)  route 19.178ns (86.309%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.087    22.220    PCWrite
    SLICE_X37Y65         FDRE                                         r  PC1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.186ns  (logic 3.042ns (13.711%)  route 19.144ns (86.289%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.053    22.186    PCWrite
    SLICE_X28Y71         FDRE                                         r  PC1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[16][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.167ns  (logic 3.166ns (14.282%)  route 19.001ns (85.718%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.667    16.604    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT5 (Prop_lut5_I0_O)        0.124    16.728 f  control_unit/mainDecoder/Q_i_4__1/O
                         net (fo=4, routed)           0.978    17.706    control_unit/mainDecoder/Q_i_4__1_n_0
    SLICE_X27Y65         LUT5 (Prop_lut5_I2_O)        0.124    17.830 r  control_unit/mainDecoder/register_file_i_39/O
                         net (fo=2, routed)           0.831    18.661    control_unit/mainDecoder/register_file_i_39_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.785 r  control_unit/mainDecoder/register_file_i_34/O
                         net (fo=2, routed)           0.601    19.386    control_unit/mainDecoder/Negative
    SLICE_X28Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.510 r  control_unit/mainDecoder/register_file_i_2/O
                         net (fo=33, routed)          2.533    22.043    register_file/wd3[31]
    SLICE_X18Y69         LUT3 (Prop_lut3_I0_O)        0.124    22.167 r  register_file/register[16][31]_i_1/O
                         net (fo=1, routed)           0.000    22.167    register_file/register[16][31]_i_1_n_0
    SLICE_X18Y69         FDRE                                         r  register_file/register_reg[16][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.070ns  (logic 3.042ns (13.783%)  route 19.028ns (86.217%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.937    22.070    PCWrite
    SLICE_X37Y66         FDRE                                         r  PC1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[4][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.029ns  (logic 3.166ns (14.372%)  route 18.863ns (85.628%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.667    16.604    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT5 (Prop_lut5_I0_O)        0.124    16.728 f  control_unit/mainDecoder/Q_i_4__1/O
                         net (fo=4, routed)           0.978    17.706    control_unit/mainDecoder/Q_i_4__1_n_0
    SLICE_X27Y65         LUT5 (Prop_lut5_I2_O)        0.124    17.830 r  control_unit/mainDecoder/register_file_i_39/O
                         net (fo=2, routed)           0.831    18.661    control_unit/mainDecoder/register_file_i_39_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.785 r  control_unit/mainDecoder/register_file_i_34/O
                         net (fo=2, routed)           0.601    19.386    control_unit/mainDecoder/Negative
    SLICE_X28Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.510 r  control_unit/mainDecoder/register_file_i_2/O
                         net (fo=33, routed)          2.394    21.905    register_file/wd3[31]
    SLICE_X18Y71         LUT3 (Prop_lut3_I0_O)        0.124    22.029 r  register_file/register[4][31]_i_1/O
                         net (fo=1, routed)           0.000    22.029    register_file/register[4][31]_i_1_n_0
    SLICE_X18Y71         FDRE                                         r  register_file/register_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.989ns  (logic 3.042ns (13.834%)  route 18.947ns (86.166%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.856    21.989    PCWrite
    SLICE_X32Y72         FDRE                                         r  PC1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.989ns  (logic 3.042ns (13.834%)  route 18.947ns (86.166%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=18, routed)          1.190     1.646    Instr[5]
    SLICE_X34Y66         LUT1 (Prop_lut1_I0_O)        0.150     1.796 f  Instr_inst__11/O
                         net (fo=15, routed)          0.844     2.640    control_unit/out[6]
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.328     2.968 f  control_unit/state[1]_i_8/O
                         net (fo=2, routed)           0.820     3.788    control_unit/mainDecoder/state_reg[1]_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.912 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=7, routed)           1.502     5.414    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=46, routed)          1.259     6.797    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.921 f  control_unit/mainDecoder/Q_i_3__20/O
                         net (fo=4, routed)           0.808     7.729    control_unit/mainDecoder/Q_i_3__20_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.853 r  control_unit/mainDecoder/Q_i_9__2/O
                         net (fo=1, routed)           0.789     8.642    control_unit/mainDecoder/Q_i_9__2_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=2, routed)           1.039     9.805    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.433    10.362    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.486 f  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.759    11.245    control_unit/mainDecoder/Q_i_6__2_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.369 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.706    12.075    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=2, routed)           1.017    13.216    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.340 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.591    13.931    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.055 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=2, routed)           0.766    14.821    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.945 f  control_unit/mainDecoder/Q_i_4__5/O
                         net (fo=2, routed)           0.868    15.813    control_unit/mainDecoder/Q_i_4__5_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I1_O)        0.124    15.937 r  control_unit/mainDecoder/Q_i_4__3/O
                         net (fo=4, routed)           0.944    16.881    control_unit/mainDecoder/Q_i_4__3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.005 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=3, routed)           0.776    17.781    control_unit/mainDecoder/Q_i_4__0_n_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.905 r  control_unit/mainDecoder/Q_i_1__4/O
                         net (fo=3, routed)           0.827    18.732    control_unit/mainDecoder/ALUResult[30]
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.856 r  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           1.153    20.009    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.133 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.856    21.989    PCWrite
    SLICE_X32Y72         FDRE                                         r  PC1_reg[26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE                         0.000     0.000 r  PC1_reg[16]/C
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[16]/Q
                         net (fo=2, routed)           0.112     0.253    buf_reg_4/genblk1[16].reg1/d/Q[0]
    SLICE_X26Y62         FDRE                                         r  buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[2].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE                         0.000     0.000 r  PC1_reg[2]/C
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[2]/Q
                         net (fo=3, routed)           0.127     0.268    buf_reg_4/genblk1[2].reg1/d/Q[0]
    SLICE_X37Y68         FDRE                                         r  buf_reg_4/genblk1[2].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[11].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE                         0.000     0.000 r  PC1_reg[11]/C
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[11]/Q
                         net (fo=2, routed)           0.128     0.269    buf_reg_4/genblk1[11].reg1/d/Q[0]
    SLICE_X37Y68         FDRE                                         r  buf_reg_4/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[6].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE                         0.000     0.000 r  PC1_reg[6]/C
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[6]/Q
                         net (fo=2, routed)           0.128     0.269    buf_reg_4/genblk1[6].reg1/d/Q[0]
    SLICE_X37Y68         FDRE                                         r  buf_reg_4/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE                         0.000     0.000 r  PC1_reg[4]/C
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[4]/Q
                         net (fo=3, routed)           0.137     0.278    buf_reg_4/genblk1[4].reg1/d/Q[0]
    SLICE_X37Y63         FDRE                                         r  buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[19].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.324%)  route 0.139ns (49.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE                         0.000     0.000 r  PC1_reg[19]/C
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[19]/Q
                         net (fo=4, routed)           0.139     0.280    buf_reg_4/genblk1[19].reg1/d/Q[0]
    SLICE_X32Y69         FDRE                                         r  buf_reg_4/genblk1[19].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[25].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.140%)  route 0.118ns (41.860%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  PC1_reg[25]/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[25]/Q
                         net (fo=3, routed)           0.118     0.282    buf_reg_4/genblk1[25].reg1/d/Q[0]
    SLICE_X29Y71         FDRE                                         r  buf_reg_4/genblk1[25].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE                         0.000     0.000 r  PC1_reg[12]/C
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[12]/Q
                         net (fo=2, routed)           0.119     0.283    buf_reg_4/genblk1[12].reg1/d/Q[0]
    SLICE_X28Y64         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE                         0.000     0.000 r  PC1_reg[15]/C
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[15]/Q
                         net (fo=2, routed)           0.119     0.283    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X30Y66         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE                         0.000     0.000 r  PC1_reg[0]/C
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[0]/Q
                         net (fo=3, routed)           0.160     0.301    buf_reg_4/genblk1[0].reg1/d/Q[0]
    SLICE_X36Y64         FDRE                                         r  buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------





