{"vcs1":{"timestamp_begin":1739437708.317237283, "rt":0.26, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1739437708.658477356, "rt":0.27, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1739437708.990628439, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739437708.086607798}
{"VCS_COMP_START_TIME": 1739437708.086607798}
{"VCS_COMP_END_TIME": 1739437709.215013269}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150344}}
