# NES on FPGA

Implemented NES on an FPGA.   
The hardware discription language is original expanded SFL+.  
(<a href=http://www-lab09.kuee.kyoto-u.ac.jp/parthenon/NTT/English/Tutorial/tutorial.htm>SFL: Structured Function description Language Tutorial</a>)

FPGA data is available at:  
https://pgate1.at-ninja.jp/NES_on_FPGA

<img width=500 src=https://pgate1.at-ninja.jp/NES_on_FPGA/nes2_top.jpg>
