# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-rumi.dts"
# 1 "<command-line>"
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-rumi.dts"
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-rumi.dts"
/dts-v1/;

# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi"
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8936.h" 1
# 15 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/include/dt-bindings/clock/msm-cpu-clocks-8939.h" 1
# 16 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi"
/ {
 interrupt-parent = <&intc>;
 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;

  smd0 = &smdtty_ds;
  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  i2c0 = &i2c_0;
  i2c4 = &i2c_4;
  i2c5 = &i2c_5;
  i2c6 = &i2c_6;
  spi0 = &spi_0;
 };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  external_image_mem: external_image__region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86000000 0x0 0x0800000>;
   label = "external_image_mem";
  };

  modem_adsp_mem: modem_adsp_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x86800000 0x0 0x05400000>;
   label = "modem_adsp_mem";
  };

  peripheral_mem: pheripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x8bc00000 0x0 0x0600000>;
   label = "peripheral_mem";
  };

  venus_mem: venus_region@0 {
   linux,reserve-contiguous-region;
   linux,memory-limit = <0x90000000>;
   reg = <0 0 0 0x0500000>;
   label = "venus_mem";
  };

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x6D00000>;
   label = "secure_mem";
  };

  qseecom_mem: qseecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x1000000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x314000>;
   label = "audio_mem";
  };
 };

 soc: soc { };
};

# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-ipcrouter.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

};
# 95 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-ion.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   compatible = "qcom,msm-ion-reserve";
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&peripheral_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   compatible = "qcom,msm-ion-reserve";
   reg = <26>;
   linux,contiguous-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 96 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-iommu.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-iommu.dtsi"
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
};

&apps_iommu {
 status = "ok";
 reg = <0x1e00000 0x40000>;
 reg-names = "iommu_base";

 qcom,iommu-ctx@1e22000 {
  interrupts = <0 53 0>;
 };

 qcom,iommu-ctx@1e23000 {
  interrupts = <0 54 0>;
 };

 qcom,iommu-ctx@1e24000 {
  interrupts = <0 58 0>;
  qcom,iommu-ctx-sids = <0xc00 0x2800>;
 };

 venus_ns: qcom,iommu-ctx@1e25000 {
  interrupts = <0 60 0>;
 };

 qcom,iommu-ctx@1e26000 {
  interrupts = <0 61 0>;
  qcom,iommu-ctx-sids = <0x2400>;
 };

 qcom,iommu-ctx@1e27000 {
  interrupts = <0 76 0>;
 };

 qcom,iommu-ctx@1e28000 {
  interrupts = <0 77 0>;
 };

 qcom,iommu-ctx@1e29000 {
  interrupts = <0 80 0>;
 };

 qcom,iommu-ctx@1e32000 {
  interrupts = <0 110 0>, <0 110 0>;
  qcom,iommu-ctx-sids = <0xc01 0x2801>;
 };

 venus_sec_pixel: qcom,iommu-ctx@1e33000 {
  interrupts = <0 111 0>, <0 111 0>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
  interrupts = <0 112 0>, <0 112 0>;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
  interrupts = <0 113 0>, <0 113 0>;
 };

 venus_fw: qcom,iommu-ctx@1e36000 {
  interrupts = <0 114 0>, <0 114 0>;
 };

 periph_rpm: qcom,iommu-ctx@1e37000 {
  interrupts = <0 115 0>, <0 115 0>;
 };

 qcom,iommu-ctx@1e38000 {
  interrupts = <0 116 0>;
 };

 qcom,iommu-ctx@1e39000 {
  interrupts = <0 117 0>;
 };

 qcom,iommu-ctx@1e3a000 {
  interrupts = <0 118 0>;
 };

 qcom,iommu-ctx@1e3b000 {
  interrupts = <0 119 0>;
 };

 qcom,iommu-ctx@1e3c000 {
  interrupts = <0 120 0>;
 };

 qcom,iommu-ctx@1e3d000 {
  interrupts = <0 121 0>;
 };
};
# 97 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };
};
# 98 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-bus.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-bus.dtsi"
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x14080>,
   <0x580000 0x14080>,
   <0x400000 0x62000>,
   <0x500000 0x11000>;
  reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pnoc-base";

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
         <&clock_rpm 0x5d4683bd>;

   coresight-id = <50>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <5>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd61e5721>,
         <&clock_rpm 0x50600f1b>;
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
         <&clock_rpm 0x71d1a499>;

   coresight-id = <55>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <3>;
  };

  fab_pnoc: fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,fab-dev;
   qcom,base-name = "pnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-delta = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x2b53b688>,
         <&clock_rpm 0x9753a54f>;

   coresight-id = <54>;
   coresight-name = "coresight-pnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <6>;
  };




  mas_video: mas-video {
   cell-id = <63>;
   label = "mas-video";
   qcom,qport = <8>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_mdp_0: mas-mdp-0 {
   cell-id = <22>;
   label = "mas-mdp-0";
   qcom,ap-owned;
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,qport = <7>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_mdp_1: mas-mdp-1 {
   cell-id = <23>;
   label = "mas-mdp-1";
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,qport = <13>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,ap-owned;
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,qport = <12>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <16>;
  };

  mm_int_0: mm-int-0 {
   cell-id = <10000>;
   label = "mm-int-0";
   qcom,ap-owned;
   qcom,connections = <&snoc_bimc_2_mas>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };

  mm_int_1: mm-int-1 {
   cell-id = <10001>;
   label = "mm-int-1";
   qcom,ap-owned;
   qcom,connections = <&snoc_bimc_0_mas>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };

  mm_int_2: mm-int-2 {
   cell-id = <10002>;
   label = "mm-int-2";
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,buswidth = <16>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,connections = <&qdss_int>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <4>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,qos-mode = "bypass";
   qcom,buswidth = <4>;
   qcom,mas-rpm-id = <20>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,connections = <&qdss_int>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,buswidth = <8>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,connections = <&slv_qdss_stm &slv_imem &snoc_pnoc_mas>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
   qcom,buswidth = <8>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,connections = <&slv_apss &slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
   qcom,buswidth = <8>;
  };

  snoc_int_bimc: snoc-int-bmc {
   cell-id = <10006>;
   label = "snoc-bimc";
   qcom,connections = <&snoc_bimc_1_mas>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <101>;
   qcom,slv-rpm-id = <132>;
   qcom,buswidth = <8>;
  };

  snoc_bimc_0_mas: snoc-bimc-0-mas {
   cell-id = <10007>;
   label = "snoc-bimc-0-mas";
   qcom,connections = <&snoc_bimc_0_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,ap-owned;
   qcom,buswidth = <16>;
  };

  snoc_bimc_1_mas: snoc-bimc-1-mas {
   cell-id = <10008>;
   label = "snoc-bimc-1-mas";
   qcom,connections = <&snoc_bimc_1_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <76>;
   qcom,buswidth = <16>;
  };

  snoc_bimc_2_mas: snoc-bimc-2-mas {
   cell-id = <10045>;
   label = "snoc-bimc-2-mas";
   qcom,connections = <&snoc_bimc_2_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,ap-owned;
   qcom,buswidth = <16>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
  };

  bimc_snoc_slv: bimc-snoc-slv {
   cell-id = <10017>;
   label = "bimc_snoc_slv";
   qcom,connections = <&snoc_int_0 &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <2>;
   qcom,buswidth = <16>;
  };

  snoc_pnoc_mas: snoc-pnoc-mas {
   cell-id = <10041>;
   label = "snoc-pnoc-mas";
   qcom,connections = <&snoc_pnoc_slv>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
  };

  pnoc_snoc_slv: pnoc-snoc-slv {
   cell-id = <10011>;
   label = "snoc-pnoc";
   qcom,connections = <&snoc_int_0 &snoc_int_bimc &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <45>;
   qcom,buswidth = <8>;
  };

  slv_srvc_snoc: slv-srvc-snoc {
   cell-id = <587>;
   label = "snoc-srvc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <29>;
   qcom,buswidth = <8>;
  };

  slv_qdss_stm: slv-qdss-stm {
   cell-id = <588>;
   label = "snoc-qdss-stm";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <4>;
   qcom,slv-rpm-id = <30>;
  };

  slv_imem: slv-imem {
   cell-id = <519>;
   label = "slv_imem";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <26>;
  };

  slv_apss: slv-apss {
   cell-id = <517>;
   label = "slv_apss";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
   qcom,buswidth = <4>;
  };

  slv_cats_0: slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <106>;
   qcom,buswidth = <16>;
  };

  slv_cats_1: slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
   qcom,buswidth = <8>;
  };


  mas_apss: mas-apss {
   cell-id = <1>;
   label = "mas-apss";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,buswidth = <16>;
  };

  mas_tcu0: mas-tcu0 {
   cell-id = <104>;
   label = "mas-tcu0";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <6>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,buswidth = <16>;
  };

  mas_gfx: mas-gfx {
   cell-id = <26>;
   label = "mas-gfx";
   qcom,ap-owned;
   qcom,connections = <&slv_ebi_ch0 &bimc_snoc_mas &slv_apps_l2>;
   qcom,qport = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,buswidth = <16>;
  };

  bimc_snoc_mas: bimc-snoc-mas {
   cell-id = <10016>;
   label = "bimc_snoc_mas";
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&bimc_snoc_slv>;
   qcom,buswidth = <8>;
  };

  snoc_bimc_0_slv: snoc-bimc-0-slv {
   cell-id = <10025>;
   label = "snoc_bimc_0_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,ap-owned;
   qcom,buswidth = <16>;
  };

  snoc_bimc_1_slv: snoc_bimc_1_slv {
   cell-id = <10026>;
   label = "snoc_bimc_1_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,slv-rpm-id = <104>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <16>;
  };

  snoc_bimc_2_slv: snoc_bimc_2_slv {
   cell-id = <10046>;
   label = "snoc_bimc_2_slv";
   qcom,connections = <&slv_ebi_ch0>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <16>;
  };

  slv_ebi_ch0: slv-ebi-ch0 {
   cell-id = <512>;
   label = "slv-ebi-ch0";
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
   qcom,buswidth = <16>;
  };

  slv_apps_l2: slv-apps-l2 {
   cell-id = <514>;
   label = "slv-apps-l2";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <16>;
  };


  snoc_pnoc_slv: snoc-pnoc-slv {
   cell-id = <10042>;
   label = "snoc-pnoc-slv";
   qcom,connections = <&pnoc_int_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_int_0: pnoc-int-0 {
   cell-id = <10012>;
   label = "pnoc-int-0";
   qcom,connections = <&pnoc_snoc_mas &pnoc_s_0 &pnoc_s_1 &pnoc_s_2
     &pnoc_s_3 &pnoc_s_4 &pnoc_s_8 &pnoc_s_9>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_int_1: pnoc-int-1 {
   cell-id = <10013>;
   label = "pnoc-int-1";
   qcom,connections = <&pnoc_snoc_mas>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_m_0: pnoc-m-0 {
   cell-id = <10014>;
   label = "pnoc-m-0";
   qcom,connections = <&pnoc_int_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_m_1: pnoc-m-1 {
   cell-id = <10015>;
   label = "pnoc-m-1";
   qcom,connections = <&pnoc_snoc_mas>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_s_0: pnoc-s-0 {
   cell-id = <10018>;
   label = "pnoc-s-0";
   qcom,connections = <&slv_clk_ctl &slv_tlmm &slv_tcsr
    &slv_security &slv_mss>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_1: pnoc-s-1 {
   cell-id = <10019>;
   label = "pnoc-s-1";
   qcom,connections = <&slv_imem_cfg &slv_crypto_0_cfg
     &slv_msg_ram &slv_pdm &slv_prng>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_2: pnoc-s-2 {
   cell-id = <10020>;
   label = "pnoc-s-2";
   qcom,connections = <&slv_spdm &slv_boot_rom &slv_bimc_cfg
     &slv_pnoc_cfg &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_3: pnoc-s-3 {
   cell-id = <10021>;
   label = "pnoc-s-3";
   qcom,connections = <&slv_mpm &slv_snoc_cfg &slv_rbcpr_cfg
     &slv_qdss_cfg &slv_dehr_cfg>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_4: pnoc-s-4 {
   cell-id = <10022>;
   label = "pnoc-s-4";
   qcom,connections = <&slv_venus_cfg &slv_camera_cfg
     &slv_display_cfg>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_8: pnoc-s-8 {
   cell-id = <10023>;
   label = "pnoc-s-8";
   qcom,connections = <&slv_usb_hs &slv_sdcc_1 &slv_blsp_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  pnoc_s_9: pnoc-s-9 {
   cell-id = <10024>;
   label = "pnoc-s-9";
   qcom,connections = <&slv_sdcc_2 &slv_audio &slv_gfx_cfg &slv_usb_hs2>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_crypto_0_cfg: slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_msg_ram: slv-msg-ram {
   cell-id = <535>;
   label = "slv-msg-ram";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pdm: slv-pdm {
   cell-id = <577>;
   label = "slv-pdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_prng: slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_clk_ctl: slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_mss: slv-mss {
   cell-id = <621>;
   label = "slv-mss";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_tlmm: slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_tcsr: slv-tcsr {
   cell-id = <579>;
   label = "slv-tcsr";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_security: slv-security {
   cell-id = <622>;
   label = "slv-security";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_spdm: slv-spdm {
   cell-id = <533>;
   label = "slv-spdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pnoc_cfg: slv-pnoc-cfg {
   cell-id = <641>;
   label = "slv-pnoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_pmic_arb: slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_boot_rom: slv-boot-rom {
   cell-id = <630>;
   label = "slv-boot-rom";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_mpm: slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_rbcpr_cfg: slv-rbcpr-cfg {
   cell-id = <636>;
   label = "slv-rbcpr-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_snoc_cfg: slv-snoc-cfg {
   cell-id = <647>;
   label = "slv-snoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_venus_cfg: slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_display_cfg: slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_camera_cfg: slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camer-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_usb_hs: slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_usb_hs2: slv-usb-hs2 {
   cell-id = <670>;
   label = "slv-usb-hs2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_sdcc_1: slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_blsp_1: slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_sdcc_2: slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_gfx_cfg: slv-gfx-cfg {
   cell-id = <598>;
   label = "slv-gfx-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  slv_audio: slv-audio {
   cell-id = <522>;
   label = "slv-audio";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_blsp_1: mas-blsp_1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,connections = <&pnoc_m_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_audio: mas-audio {
   cell-id = <15>;
   label = "mas-audio";
   qcom,connections = <&pnoc_m_0>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,connections = <&pnoc_m_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_usb_hs2: mas-usb-hs2 {
   cell-id = <93>;
   label = "mas-usb-hs2";
   qcom,connections = <&pnoc_m_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <4>;
  };

  mas_pnoc_crypto_0: mas-pnoc-crypto-0 {
   cell-id = <55>;
   label = "mas-pnoc-crypto-0";
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  mas_pnoc_sdcc_1: mas-pnoc-sdcc-1 {
   cell-id = <78>;
   label = "mas-pnoc-sdcc-1";
   qcom,qport = <7>;
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  mas_pnoc_sdcc_2: mas-pnoc-sdcc-2 {
   cell-id = <81>;
   label = "mas-pnoc-sdcc-2";
   qcom,qport = <8>;
   qcom,connections = <&pnoc_int_1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
  };

  pnoc_snoc_mas: pnoc-snoc-mas {
   cell-id = <10010>;
   label = "pnoc-snoc-mas";
   qcom,connections = <&pnoc_snoc_slv>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <29>;
   qcom,buswidth = <8>;
  };
 };
};
# 99 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-mdss.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x1a00000 0x90000>,
   <0x1ac8000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <2 1>;
  qcom,mdss-ib-factor-cmd = <10 6>;
  qcom,mdss-clk-factor = <105 100>;
  qcom,max-bandwidth-low-kbps = <2000000>;
  qcom,max-bandwidth-high-kbps = <2000000>;


  qcom,mdss-vbif-qos-rt-setting = <2 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;
  qcom,max-mixer-width = <2560>;
  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-clk-rate = <320000000>;
  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-vig-fetch-id = <1>;
  qcom,mdss-pipe-rgb-fetch-id = <7 8>;
  qcom,mdss-pipe-dma-fetch-id = <4>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;

  qcom,mdss-has-panic-ctrl;

  qcom,mdss-pipe-vig-panic-ctrl-offsets = <0>;
  qcom,mdss-pipe-rgb-panic-ctrl-offsets = <4 5>;
  qcom,mdss-pipe-dma-panic-ctrl-offsets = <8>;

  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;

  qcom,mdss-smp-data = <8 10240>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000>;
  qcom,mdss-mixer-wb-off = <0x00048000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-pingpong-off = <0x00071000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006b800 0x0006c000>;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-wfd-mode = "dedicated";
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-decimation;
  qcom,mdss-has-fixed-qos-arbiter-enabled;
  qcom,mdss-has-dst-split;
  qcom,mdss-no-hist-vote;

  vdd-cx-supply = <&pm8916_s2_corner>;
  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";
  qcom,vbif-settings = <0x030 0x0000006f>,
         <0x034 0x00001040>;
  qcom,mdp-settings = <0x0000117C 0x00005555>,
        <0x000011e4 0x00000000>,
        <0x00065048 0x00000008>,
        <0x00065848 0x00000008>,
        <0x00066048 0x00000008>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <2048>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2560>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <6400>;
  qcom,mdss-prefill-fbc-lines = <2>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,memblock-reserve = <0x83200000 0xfa0000>;
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@1a98000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0x1a98000 0x25c>,
        <0x1a98500 0x2b0>,
        <0x193e000 0x30>;
  reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8916_l2>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  clocks = <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
    "byte_clk", "pixel_clk", "core_clk";
  qcom,regulator-ldo-mode;
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [00 01 01 00 20 07 00];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <2850000>;
    qcom,supply-max-voltage = <2850000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi@1aa0000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->1";
  cell-index = <1>;
  reg = <0x1aa0000 0x25c>,
        <0x1aa0500 0x2b0>,
        <0x193e000 0x30>;
  reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8916_l2>;
  vdd-supply = <&pm8916_l17>;
  vddio-supply = <&pm8916_l6>;
  clocks = <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc_mdss 0xf0c31438>,
    <&clock_gcc_mdss 0x1de4a617>,
    <&clock_gcc 0xc8b33763>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
    "byte_clk", "pixel_clk", "core_clk";
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,regulator-ldo-mode;
  qcom,platform-regulator-settings = [00 01 01 00 20 07 00];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <2850000>;
    qcom,supply-max-voltage = <2850000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <1280 720>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };
};

# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 18 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
 };
};
# 302 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-mdss.dtsi" 2
# 100 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-iommu-domains.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };




  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };




  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };




  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 101 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-camera.dtsi" 1
# 14 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 80000000 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0b000 0x200>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xa68afe9c>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 80000000 200000000 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0>;
     };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08800 {
  cell-index = <2>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08800 0x100>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>;
  clock-names = "ispif_ahb_clk","camss_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
   "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
   "csi2_src_clk","csi2_clk", "csi2_pix_clk","csi2_rdi_clk",
   "csi3_src_clk","csi3_clk", "csi3_pix_clk",
   "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk","vfe1_clk_src","camss_vfe_vfe1_clk",
   "camss_csi_vfe1_clk";
  qcom,clock-rates = <80000000 0>;
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk", "ispif_ahb_clk";
  qcom,clock-rates = <0 266670000 0 0 0 0 0 80000000>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0x0001AAA5>;
  vbif-entries = <2>;
  vbif-regs = <0x30 0x34>;
  vbif-settings = <0x00000fff 0x00555000>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98C 0x990 0x994 0x998
   0x99C 0x9A0 0x9A4 0x9A8 0x9AC 0x9B0
   0x9B4 0x9B8 0x9BC 0x9C0 0x9C4 0x9C8>;
  ds-settings = <0x44441111 0x44441111 0x44441111
    0x44441111 0x44441111 0x44441111
    0x44441111 0x44441111 0x44441111
    0x44441111 0x44441111 0x44441111
    0x44441111 0x44441111 0x44441111
    0x44441111 0x00000103>;
  };

 qcom,jpeg@1b1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  clock-names = "core_clk", "iface_clk",
   "bus_clk0", "camss_top_ahb_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <266670000 0 0 0 0>;
 };

 qcom,irqrouter@1b00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b40000 0x200>,
   <0x1b18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
   "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <80000000 320000000 0 0 320000000 0 0 0 0 0>;
  bus_master = <1>;
 };

 cci: qcom,cci@1b0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>;
  clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
   "cci_src_clk", "cci_ahb_clk",
   "cci_clk", "camss_ahb_clk";
  qcom,clock-rates = <80000000 0 19200000 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
  pinctrl-0 = <&cci0_default>;
  pinctrl-1 = <&cci0_sleep>;
  gpios = <&msm_gpio 29 0>,
   <&msm_gpio 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 102 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-mdss-pll.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a98300 {
  compatible = "qcom,mdss_dsi_pll_8939";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1a98300 0xd4>;
  reg-names = "pll_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8916_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 103 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

        rpm_bus: qcom,rpm-smd {
                compatible = "qcom,rpm-smd";
                rpm-channel-name = "rpm_requests";
                rpm-channel-type = <15>;
        };

 bam_dmux: qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
  qcom,max-rx-mtu = <4096>;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };

  smdtty_ds: qcom,smdtty-ds {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DS";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
   <0xb011008 0x04>,
   <0x0a21b000 0x3000>,
   <0x03204000 0x00000100>,
   <0x03200800 0x00000200>,
   <0x0A100400 0x00000200>,
   <0x0A205050 0x00000200>,
   <0x0A219000 0x00000020>,
   <0x0A080488 0x00000008>,
   <0x0A080fb0 0x00000008>,
   <0x0A08040c 0x00000008>,
   <0x0A0120a8 0x00000008>,
   <0x0A012448 0x00000008>,
   <0x0A080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8916_l3>;
  qcom,pronto-vddcx-supply = <&pm8916_s2_corner>;
  qcom,pronto-vddpx-supply = <&pm8916_l7>;
  qcom,iris-vddxo-supply = <&pm8916_l7>;
  qcom,iris-vddrfa-supply = <&pm8916_s3>;
  qcom,iris-vddpa-supply = <&pm8916_l9>;
  qcom,iris-vdddig-supply = <&pm8916_l5>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
      "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;
  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
     <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_rpm 0x0116b76f>,
    <&clock_rpm 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,is-pronto-vt;
  qcom,has-pronto-hw;
  qcom,wcnss-adc_tm = <&pm8916_adc_tm>;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8939-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  qcom,sensors = <9>;
  qcom,slope = <2911 2789 2906 2763 2922 2867 2833 2838 2840>;
  qcom,sensor-id = <0 1 2 3 5 6 7 8 9>;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <5>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xff>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xfe>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor6",
    "tsens_tz_sensor7", "tsens_tz_sensor8",
    "tsens_tz_sensor9", "tsens_tz_sensor9",
    "tsens_tz_sensor9", "tsens_tz_sensor9";
  qcom,freq-mitigation-temp = <105>;
  qcom,freq-mitigation-temp-hysteresis = <15>;
  qcom,freq-mitigation-value = <400000>;
  qcom,freq-mitigation-control-mask = <0x01>;
  qcom,therm-reset-temp = <115>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <1 0x0F>, <0 0xF0>;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8916_s2_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <998400>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
 };

 qcom,memshare {
  compatible = "qcom,memshare";
 };

 slim_msm: slim@77c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x77c0000 0x2C000>,
        <0x7784000 0x2A000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,ea-pc = <0x140>;
  status = "disabled";
 };

 clock_rpm: qcom,rpmcc@1874000 {
  compatible = "qcom,rpmcc-8936";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  #clock-cells = <1>;

 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8936";
  reg = <0x1800000 0x80000>,
   <0xb116000 0x00040>,
   <0xb016000 0x00040>,
   <0xb1d0000 0x00040>;
  reg-names = "cc_base", "apcs_c0_base",
    "apcs_c1_base", "apcs_cci_base";
  vdd_dig-supply = <&pm8916_s2_corner>;
  vdd_sr2_dig-supply = <&pm8916_s2_corner_ao>;
  vdd_sr2_pll-supply = <&pm8916_l7_ao>;
  vdd_hf_dig-supply = <&pm8916_s2_corner_ao>;
  vdd_hf_pll-supply = <&pm8916_l7_ao>;
  clocks = <&clock_rpm 0x6ac2a778>,
                         <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1a98300 {
  compatible = "qcom,gcc-mdss-8936";
  clocks = <&mdss_dsi0_pll 0x8b6f83d8>,
    <&mdss_dsi0_pll 0x3a911c53>,
    <&mdss_dsi0_pll 0x8b6f83d8>,
    <&mdss_dsi0_pll 0x3a911c53>;
  clock-names = "pclk0_src", "byte0_src", "pclk1_src",
     "byte1_src";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8936";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom_seecom: qseecom@86000000 {
  compatible = "qcom,qseecom";
  reg = <0x86000000 0x300000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x15000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <2>;
  qcom,usb-bam-fifo-baseaddr = <0x08603800>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0x884000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0x78c4000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
   qcom,reset-bam-on-connect;
  };
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";

  reg = <0x78d9000 0x400>;
  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8916_s2_corner>;
  HSUSB_1p8-supply = <&pm8916_l7>;
  HSUSB_3p3-supply = <&pm8916_l13>;
  qcom,vdd-voltage-level = <1 5 7>;

  qcom,hsusb-otg-phy-init-seq =
   <0x44 0x80 0x6B 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,hsusb-otg-disable-reset;
  qcom,dp-manual-pullup;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0xea410834>,
    <&clock_rpm 0x34b7821b>,
    <&clock_rpm 0x11d6a74e>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "xo";
  qcom,bus-clk-rate = <331200000 200000000 100000000>;
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
  qcom,streaming-func = "mtp";
  qcom,android-usb-uicc-nluns = /bits/ 8 <1>;
 };

 uicc: qcom,ehci-host@79c0000 {
  compatible = "qcom,ehci-uicc-host";
  reg = <0x79c0000 0x400>;
  interrupts = <0 132 0>;

  clocks = <&clock_gcc 0x00e31116>,
    <&clock_gcc 0xea3b114c>,
    <&clock_gcc 0xbd533d37>;
  clock-names = "iface_clk", "core_clk", "alt_core_clk";

                pinctrl-names = "uicc_active", "uicc_sleep";
                pinctrl-0 = <&uicc_active>;
                pinctrl-1 = <&uicc_sleep>;

  qcom,msm-bus,name = "uicc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <93 512 0 0>,
    <93 512 12000 192000>;
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 i2c_6: i2c@78ba000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells=<1>;
  #size-cells=<0>;
  cell-index = <6>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78ba000 0x1000>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <14>;
  qcom,bam-pipe-idx-prod = <15>;
  qcom,master-id = <86>;
 };

 i2c_0: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b6000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_0_active>;
  pinctrl-1 = <&i2c_0_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <6>;
  qcom,bam-pipe-idx-prod = <7>;
  qcom,master-id = <86>;
 };

 spi_0: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x23000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&spi0_default &spi0_cs0_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b8000 0x1000>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 98 0>, <0 238 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <10>;
  qcom,bam-pipe-idx-prod = <11>;
  qcom,master-id = <86>;
 };

 i2c_5: i2c@78b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0x78b9000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 99 0>, <0 238 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <12>;
  qcom,bam-pipe-idx-prod = <13>;
  qcom,master-id = <86>;
 };


 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 rmtfs_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x86700000 0x160000>;
  reg-names = "rmtfs";
 };

 dsp_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_dsp";
 };

 mdm_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0x867e0000 0x20000>;
  reg-names = "rfsa_mdm";
 };

 sdhc_1: sdhci@7824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x11c>, <0x7824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,cpu-dma-latency-us = <701>;
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1600 3200>,
    <78 512 80000 160000>,
    <78 512 100000 200000>,
    <78 512 200000 400000>,
    <78 512 400000 800000>,
    <78 512 400000 800000>,
    <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 177770000>;
  qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";

  status = "disabled";
 };

 sdhc_2: sdhci@7864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x11c>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <401>;
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 400000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

  status = "disabled";
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  restart_reason@65c {
                        compatible = "qcom,msm-imem-restart_reason";
                        reg = <0x65c 4>;
                };

                boot_stats@6b0 {
                        compatible = "qcom,msm-imem-boot_stats";
                        reg = <0x6b0 32>;
                };

 };

 blsp1_uart1: serial@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78af000 0x200>,
   <0x7884000 0x23000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &msm_gpio 1 0>;
  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  clocks = <&clock_gcc 0xc7c62f90>,
   <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&hsuart_active>;
  pinctrl-1 = <&hsuart_sleep>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <5000>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&venus_mem>;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v56-mss";
  reg = <0x04080000 0x100>,
        <0x0194F000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01810000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8916_s1_corner>;
  vdd_mx-supply = <&pm8916_l3>;
  vdd_mx-uV = <1050000>;
  vdd_pll-supply = <&pm8916_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_rpm 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  proxy-clock-names = "xo";
  active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_adsp_mem>;
 };

 qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };
 };

 qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0xa0813de6>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "core1_clk", "iface_clk", "bus_clk";
  qcom,clock-names = "core_clk", "core0_clk", "core1_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,load-freq-tbl =
   <489600 266670000 0x0c000000>,
   <489600 266670000 0x030fcfff>,
   <489600 266670000 0x01000414>,
   <244800 133330000 0x0c000000>,
   <244800 133330000 0x030ccfff>,
   <244800 200000000 0x00030000>,
   <244800 200000000 0x01000414>,
   <220800 133330000 0x0c000000>,
   <220800 133330000 0x030fcfff>,
   <108000 133330000 0x0c000000>,
   <108000 133330000 0x030fcfff>,
   <108000 200000000 0x01000414>,
   <72000 133330000 0x0c000000>,
   <72000 133330000 0x030fcfff>,
   <36000 133330000 0x0c000000>,
   <36000 133330000 0x030fcfff>,
   <36000 133330000 0x01000414>;

  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0020 0x0aaaaaaa>,
   <0xE0024 0x0aaaaaaa>,
   <0x80124 0x00000003>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,max-hw-load = <489600>;
  qcom,enable-idle-indicator;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
     <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <6>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 136806 1236684>,
     <63 512 410521 1859686>,
     <63 512 410521 1859686>,
     <63 512 930406 1859686>,
     <63 512 930406 1859686>;
    qcom,bus-configs = <0x01000414>;
   };
   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-core0-ddr";
    qcom,msm-bus,num-cases = <7>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 101991 644403>,
     <63 512 204083 1288704>,
     <63 512 306074 644403>,
     <63 512 612250 1288704>,
     <63 512 693863 644403>,
     <63 512 1387725 2577408>;
    qcom,bus-configs = <0x030fcfff>;
   };
   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "vdec-core1-ddr";
    qcom,msm-bus,num-cases = <7>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 96051 572826>,
     <63 512 192103 1145754>,
     <63 512 288256 572826>,
     <63 512 576410 1145754>,
     <63 512 653312 572826>,
     <63 512 1306624 2291405>;
    qcom,bus-configs = <0x0c000000>;
   };
  };
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8916_l7>;
  qcom,proxy-reg-names = "vdd_pronto_pll";
  qcom,vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_rpm 0x89dae6d0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,avtimer {
  compatible = "qcom,avtimer";
  reg = <0x0770600C 0x4>,
   <0x07706010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };
};

# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1535 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-pm8916.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm-pm8916.dtsi"
&spmi_bus {

 qcom,pm8916@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8916_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8916_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8916_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_rtc: qcom,pm8916_rtc {
                        spmi-dev-container;
                        compatible = "qcom,qpnp-rtc";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        qcom,qpnp-rtc-write = <0>;
                        qcom,qpnp-rtc-alarm-pwrup = <0>;

                        qcom,pm8916_rtc_rw@6000 {
                                reg = <0x6000 0x100>;
                        };
                        qcom,pm8916_rtc_alarm@6100 {
                                reg = <0x6100 0x100>;
                                interrupts = <0x0 0x61 0x1>;
                        };
                };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8916_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8916_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8916_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8916_vadc>;
  };

  pm8916_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8916_vadc>;
   qcom,pmic-revid = <&pm8916_revid>;
  };

  pm8916_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,resume-soc = <99>;
   qcom,chg-vadc = <&pm8916_vadc>;
   qcom,chg-adc_tm = <&pm8916_adc_tm>;

   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8916_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,s2-fifo-length = <5>;
   qcom,low-soc-fifo-length = <2>;
   qcom,bms-vadc = <&pm8916_vadc>;
   qcom,bms-adc_tm = <&pm8916_adc_tm>;
   qcom,pmic-revid = <&pm8916_revid>;

   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;
   qcom,report-charger-eoc;

   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };

  pm8916_leds: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pm8916@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@4f00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l16";
   reg = <0x4f00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8916_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
  };

  pm8916_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8916_tombak_dig: msm8x16_wcd_codec@f000{
   compatible = "qcom,wcd-spmi";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8916_s4>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <770000>;

   cdc-vdda-h-supply = <&pm8916_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <20000>;

   cdc-vdd-px-supply = <&pm8916_s4>;
   qcom,cdc-vdd-px-voltage = <1800000 2200000>;
   qcom,cdc-vdd-px-current = <770000>;

   cdc-vdd-pa-supply = <&pm8916_l5>;
   qcom,cdc-vdd-pa-voltage = <1800000 1800000>;
   qcom,cdc-vdd-pa-current = <5000>;

   cdc-vdd-mic-bias-supply = <&pm8916_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <25000>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  };

  pm8916_tombak_analog: msm8x16_wcd_codec@f100{
   compatible = "qcom,wcd-spmi";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8916_bcm: qpnp-buck-current-monitor@1800 {
   compatible = "qcom,qpnp-buck-current-monitor";
   reg = <0x1800 0x100>;
   interrupts = <1 0x18 0>, <1 0x18 1>;
   interrupt-names = "iwarning", "icritical";
   qcom,enable-current-monitor;
   qcom,icrit-init-threshold-pc = <90>;
   qcom,iwarn-init-threshold-pc = <70>;
   qcom,icrit-polling-delay-msec = <1000>;
   qcom,iwarn-polling-delay-msec = <2000>;

   status = "disabled";
  };
 };
};
# 1536 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-regulator.dtsi" 1
# 15 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-regulator.dtsi"
&i2c_4 {
 ncp6335d: ncp6335d-regulator@1c {
  compatible = "onnn,ncp6335d-regulator";
  reg = <0x1c>;
  onnn,vsel = <0>;
  onnn,slew-ns = <3333>;
  onnn,step-size = <6250>;
  onnn,min-slew-ns = <416>;
  onnn,max-slew-ns = <3333>;
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1350000>;
  onnn,min-setpoint = <600000>;
  pintrl-names = "default";
  pinctrl-0 = <&ext_buck_vsel_default>;
  onnn,vsel-gpio = <&msm_gpio 111 1>;
  onnn,discharge-enable;
  onnn,restore-reg;
 };

 fan53555: fan53555-regulator@60 {
  compatible = "fairchild,fan53555-regulator";
  reg = <0x60>;
  fairchild,backup-vsel = <1>;
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1350000>;
  regulator-ramp-delay = <1250>;
  pintrl-names = "default";
  pinctrl-0 = <&ext_buck_vsel_default>;
  fairchild,vsel-gpio = <&msm_gpio 111 1>;
  fairchild,restore-reg;
  fairchild,disable-suspend;
 };
};



&soc {
 mem_acc_vreg_corner: regulator@1942130 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x1942130 0x4>, <0x58000 0x1000>, <0x1942124 0x4>;
  reg-names = "acc-sel-l1", "efuse_addr", "acc-l2-custom";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,corner-acc-map = <0 0 1>;
  qcom,l2-acc-custom-data = <0x0 0x0 0x3000>;

  qcom,override-acc-fuse-sel = <0 30 1 1 0>;
  qcom,override-corner-acc-map = <0 1 1>;
  qcom,override-l2-acc-custom-data = <0x0 0x3000 0x3000>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0x58000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <28>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <1050000 1150000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1137500>;
  vdd-apc-supply = <&ncp6335d>;

  qcom,vdd-mx-corner-map = <4 5 7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8916_l3_corner_ao>;
  qcom,vdd-mx-vmax = <7>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <13>;
  qcom,cpr-up-threshold = <0>;
  qcom,cpr-down-threshold = <3>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <6250>;

  qcom,cpr-fuse-row = <27 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <54 54 54>;
  qcom,cpr-quot-min-diff = <0>;
  qcom,cpr-init-voltage-ref = <1050000 1150000 1350000>;
  qcom,cpr-fuse-init-voltage =
     <27 36 6 0>,
     <27 18 6 0>,
     <27 0 6 0>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-corner-map = <1 1 1 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3
     3 3 3 3 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
     <1 200000000>,
     <2 345600000>,
     <3 400000000>,
     <4 422400000>,
     <5 499200000>,
     <6 533330000>,
     <7 652800000>,
     <8 729600000>,
     <9 800000000>,
     <10 806400000>,
     <11 883200000>,
     <12 960000000>,
     <13 1036800000>,
     <14 1113600000>,
     <15 1190400000>,
     <16 1267200000>,
     <17 1344000000>,
     <18 1363200000>,
     <19 1420800000>,
     <20 1459200000>,
     <21 1497600000>,
     <22 1536000000>,
     <23 1574400000>,
     <24 1612800000>,
     <25 1632000000>,
     <26 1651200000>,
     <27 1689600000>,
     <28 1708800000>;
  qcom,speed-bin-fuse-sel = <1 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 3 14 17>,
     <2 0 3 14 21>,
     <2 2 3 14 20>,
     <4 0 3 14 28>,
     <5 0 3 14 26>,
     <5 6 3 14 26>;
  qcom,cpr-quot-adjust-scaling-factor-max = <900>;
  qcom,fuse-remap-base-row = <1000>;
  qcom,fuse-remap-source =
     <0 29 1 0>,
     <0 50 2 0>,
     <0 45 1 0>,
     <0 56 1 0>;
  qcom,pvs-version-fuse-sel = <1000 0 3 0>;
  qcom,cpr-fuse-revision = <1000 3 2 0>;
  qcom,cpr-fuse-version-map =

   <2 0 0 0xffffffff 0xffffffff 0xffffffff>,
   <2 0 1 0xffffffff 0xffffffff 0xffffffff>,
   <2 0 2 0xffffffff 0xffffffff 0xffffffff>,
   <2 0 3 0xffffffff 0xffffffff 0xffffffff>,
   <2 2 0 0xffffffff 0xffffffff 0xffffffff>,
   <2 2 1 0xffffffff 0xffffffff 0xffffffff>,
   <2 2 2 0xffffffff 0xffffffff 0xffffffff>,
   <2 2 3 0xffffffff 0xffffffff 0xffffffff>,
   <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff 0xffffffff>,
   <0xffffffff 0xffffffff 1 0xffffffff 0xffffffff 0xffffffff>,
   <0xffffffff 0xffffffff 2 0xffffffff 0xffffffff 0xffffffff>,
   <0xffffffff 0xffffffff 3 0xffffffff 0xffffffff 0xffffffff>;
  qcom,cpr-init-voltage-adjustment =
     <0 50000 0>,
     <0 20000 0>,
     <0 50000 0>,
     <0 20000 0>,
     <0 20000 0>,
     <0 (-10000) 0>,
     <0 50000 0>,
     <0 20000 0>,
     <0 50000 0>,
     <0 20000 0>,
     <0 50000 0>,
     <0 20000 0>;
  qcom,cpr-quotient-adjustment =
     <0 104 (-41)>,
     <0 41 (-41)>,
     <0 104 (-41)>,
     <0 41 (-41)>,
     <0 41 (-124)>,
     <0 (-20) (-124)>,
     <0 104 (-124)>,
     <0 41 (-124)>,
     <0 104 (-41)>,
     <0 41 (-41)>,
     <0 104 (-41)>,
     <0 41 (-41)>;
  qcom,cpr-fuse-min-quot-diff = <0 0 40>;
  qcom,cpr-min-quot-diff-adjustment =
     <0 0 40>,
     <0 0 40>,
     <0 0 40>,
     <0 0 40>,
     <0 0 62>,
     <0 0 62>,
     <0 0 62>,
     <0 0 62>,
     <0 0 40>,
     <0 0 40>,
     <0 0 40>,
     <0 0 40>;
  qcom,cpr-virtual-corner-quotient-adjustment =
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 113 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 113 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 113 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 113 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 196 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 196 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 196 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 196 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-104) (-41) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 (-104) (-104) (-104) (-104) (-104) (-104) (-104)
    (-104) (-41) (-41) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
  qcom,cpr-virtual-corner-init-voltage-adjustment =
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>,
   <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
  qcom,cpr-voltage-floor-override =
   <0xffffffff 0xffffffff 1050000 1050000 1050000 1050000
   1050000 1050000 1050000 1050000 1050000 1050000 1050000
   1050000 1050000 1100000 1137500 1137500 1137500 1137500
   1137500 1137500 1137500 1137500 1137500 1137500 1137500
   1137500 1137500 1137500>;
  qcom,cpr-enable;
 };
};



&rpm_bus {

 rpm-regulator-smpa1 {
  status = "okay";
  pm8916_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8916_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s2_corner_ao: regulator-s2-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s2_floor_corner: regulator-s2-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8916_s3: regulator-s3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8916_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2100000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8916_l1: regulator-l1 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8916_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8916_l3: regulator-l3 {
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1287500>;
   status = "okay";
  };

  pm8916_l3_corner_ao: regulator-l3-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8916_l3_corner_so: regulator-l3-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,init-voltage = <1>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8916_l4: regulator-l4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8916_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8916_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8916_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8916_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8916_l8: regulator-l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8916_l9: regulator-l9 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8916_l10: regulator-l10 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8916_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8916_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8916_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8916_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8916_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8916_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8916_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8916_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };
};
# 1537 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2

&pm8916_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8916_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <2>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <2>;
  qcom,btm-channel-number = <0x68>;
 };
};

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "cpp_clk", "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk", "core_clk", "gmem_clk";
 clocks = <&clock_gcc 0x917f76ef>,
   <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0x5620913a>;
 qcom,enable-root-clk;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
 clock-names ="core1_clk";
 clocks = <&clock_gcc 0xa0813de6>;
 status = "okay";
};

# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-gpu.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-gpu.dtsi"
&soc {


 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_hwmon";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 146 >,
   < 1977 >,
   < 2636 >,
   < 3076 >,
   < 3955 >,
   < 5346 >,
   < 5706 >,
   < 6072 >;
 };

 qcom,gpu-bwmon@410000 {
  compatible = "qcom,bimc-bwmon";
  reg = <0x00410000 0x300>, <0x00401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <2>;
  qcom,target-dev = <&gpubw>;
 };

 msm_gpu: qcom,kgsl-3d0@1C00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x1C00000 0x10000
         0x1C20000 0x10000>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x04000500>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;



  qcom,clk-map = <0x0000035E>;

  clocks = <&clock_gcc 0x49a51fd9>,
           <&clock_gcc 0xd15c8a00>,
           <&clock_gcc 0x5620913a>,
           <&clock_gcc 0x3edd69ad>,
           <&clock_gcc 0x19922503>,
           <&clock_gcc 0xb432168e>,
    <&clock_gcc 0x59505e55>,
    <&clock_gcc 0x18bb9a90>;

  clock-names = "core_clk", "iface_clk", "mem_clk",
                "mem_iface_clk", "alt_mem_iface_clk",
                "gtcu_iface_clk", "gtcu_clk", "gtbu_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
          <26 512 0 0>,
          <26 512 0 2764000>,
          <26 512 0 5600000>,
          <26 512 0 5984000>,
          <26 512 0 6368000>;


  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;


  qcom,pm-qos-latency = <401>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <550000000>;
    qcom,bus-freq = <4>;
    qcom,io-fraction = <33>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <465000000>;
    qcom,bus-freq = <3>;
    qcom,io-fraction = <66>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <2>;
    qcom,io-fraction = <66>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <220000000>;
    qcom,bus-freq = <1>;
    qcom,io-fraction = <100>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,io-fraction = <0>;
   };
  };

 };
};
# 1721 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-common.dtsi" 2
# 17 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-coresight.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,sg-enable;
  qcom,tmc-flush-powerdown;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <1>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x820000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <2>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;

  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  qcom,tmc-flush-powerdown;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@869000 {
  compatible = "arm,coresight-funnel";
  reg = <0x869000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in3: funnel@868000 {
  compatible = "arm,coresight-funnel";
  reg = <0x868000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in3";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@8e1000 {
  compatible = "arm,coresight-funnel";
  reg = <0x8e1000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  qcom,funnel-save-restore;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <8>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <9>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;
  qcom,blk-size = <1>;
 };

 etm0: etm@8fc000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8fc000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@8fd000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8fd000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@8fe000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8fe000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <6>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@8ff000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8ff000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <7>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@8dc000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8dc000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm5: etm@8dd000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8dd000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm6: etm@8de000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8de000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm6";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm7: etm@8df000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x8df000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm7";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@8f8000 {
  compatible = "arm,coresight-cti";
  reg = <0x8f8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu1: cti@8f9000 {
  compatible = "arm,coresight-cti";
  reg = <0x8f9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu2: cti@8fa000 {
  compatible = "arm,coresight-cti";
  reg = <0x8fa000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu3: cti@8fb000 {
  compatible = "arm,coresight-cti";
  reg = <0x8fb000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu4: cti@8d8000 {
  compatible = "arm,coresight-cti";
  reg = <0x8d8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu5: cti@8d9000 {
  compatible = "arm,coresight-cti";
  reg = <0x8d9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu6: cti@8da000 {
  compatible = "arm,coresight-cti";
  reg = <0x8da000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-cpu6";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_cpu7: cti@8db000 {
  compatible = "arm,coresight-cti";
  reg = <0x8db000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti-cpu7";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
  qcom,cti-save;
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <39>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <40>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in3>;
  coresight-child-ports = <0>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <41>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>,
        <0x58040 0x4>,
        <0x5e00c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <42>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 hwevent: hwevent@86c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x86c000 0x108>,
        <0x86cfb0 0x4>,
        <0x200c000 0x28>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "spmi-mux",
              "usbbam-mux", "blsp-mux";
  coresight-id = <43>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <44>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8916_l11>;
  qcom,vdd-voltage-level = <2800000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8916_l12>;
  qcom,vdd-io-voltage-level = <1800000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 18 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-cpu.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-cpu.dtsi"
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc1>;
   next-level-cache = <&L2_1>;
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc2>;
   next-level-cache = <&L2_1>;
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc3>;
   next-level-cache = <&L2_1>;
  };

  CPU4: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc4>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
   };
  };

  CPU5: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc5>;
   next-level-cache = <&L2_0>;
  };

  CPU6: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc6>;
   next-level-cache = <&L2_0>;
  };

  CPU7: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "qcom,arm-cortex-acc";
   qcom,acc = <&acc7>;
   next-level-cache = <&L2_0>;
  };
 };
};

&soc {
 l2ccc_0: clock-controller@b111000 {
  compatible = "qcom,8916-l2ccc";
  reg = <0x0b111000 0x1000>;
 };

 l2ccc_1: clock-controller@b011000 {
  compatible = "qcom,8916-l2ccc";
  reg = <0x0b011000 0x1000>;
 };

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 acc4:clock-controller@b188000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b188000 0x1000>;
 };

 acc5:clock-controller@b198000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b198000 0x1000>;
 };

 acc6:clock-controller@b1a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1a8000 0x1000>;
 };

 acc7:clock-controller@b1b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b1b8000 0x1000>;
 };
};
# 19 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-pm.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-pm.dtsi"
&soc {
 qcom,spm@b089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb089000 0x1000>;
  qcom,name = "cpu0";
  qcom,cpu = <&CPU0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb099000 0x1000>;
  qcom,name = "cpu1";
  qcom,cpu = <&CPU1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b0a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0a9000 0x1000>;
  qcom,name = "cpu2";
  qcom,cpu = <&CPU2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b0b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0b9000 0x1000>;
  qcom,name = "cpu3";
  qcom,cpu = <&CPU3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b189000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb189000 0x1000>;
  qcom,name = "cpu4";
  qcom,cpu = <&CPU4>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b199000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb199000 0x1000>;
  qcom,name = "cpu5";
  qcom,cpu = <&CPU5>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b1a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1a9000 0x1000>;
  qcom,name = "cpu6";
  qcom,cpu = <&CPU6>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b1b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1b9000 0x1000>;
  qcom,name = "cpu7";
  qcom,cpu = <&CPU7>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-avs-ctl = <0>;
  qcom,saw2-avs-hysteresis = <0>;
  qcom,saw2-avs-limit = <0>;
  qcom,saw2-avs-dly= <0>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
  qcom,saw2-spm-cmd-pc = [20 50 1b 10 80 30 90 5b 60 50 03 60
    76 76 0b 50 1b 94 5B 80 10 26 30 50 0f];
 };

 qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "performance-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x1>;
  qcom,saw2-spm-dly= <0x3C11840A>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 b0 7b 20 32 6b c0 e0 d0 50 42 f0 b0
   03 1f 1b b0 7b 4e 02 02 d0 e0 c0 22 6b 02 32 52
   f0 b0 0f];
  qcom,saw2-spm-cmd-pc = [00 b0 7b 32 10 e0 d0 6b c0 50 42 b0 03
   1f 1b b0 7b 4e 02 02 c0 d0 12 e0 6b 02 32 50 b0 0f];
 };

 qcom,spm@b112000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb112000 0x1000>;
  qcom,name = "power-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x1>;
  qcom,saw2-spm-dly= <0x3C11840A>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 b0 7b 20 32 6b c0 e0 d0 50 42 f0 b0
   03 1f 1b b0 7b 4e 02 02 d0 e0 c0 22 6b 02 32 52
   f0 b0 0f];
  qcom,saw2-spm-cmd-pc = [00 b0 7b 32 10 e0 d0 6b c0 50 42 b0 03
   1f 1b b0 7b 4e 02 02 c0 d0 12 e0 6b 02 32 50 b0 0f];
 };

 qcom,spm@b1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1d2000 0x1000>;
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-pmic-data0 = <0x07030011>;
  qcom,saw2-pmic-data1 = <0x00030010>;
                qcom,saw2-spm-cmd-ret = [00 03 00 0f];
                qcom,saw2-spm-cmd-pc = [00 60 50 11 07 70 7B 01 50
                                02 62 72 0f];
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level=<0>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-cci-active";
    qcom,spm-cci-mode = "active";
    qcom,latency-us = <750>;
    qcom,ss-power = <575>;
    qcom,energy-overhead = <955000>;
    qcom,time-overhead = <1540>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-cci-retention";
    qcom,spm-cci-mode = "retention";
    qcom,latency-us = <820>;
    qcom,ss-power = <560>;
    qcom,energy-overhead = <1135000>;
    qcom,time-overhead = <1800>;
    qcom,min-child-idx = <1>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "system-cci-pc";
    qcom,spm-cci-mode = "pc";
    qcom,latency-us = <11500>;
    qcom,ss-power = <530>;
    qcom,energy-overhead = <2470000>;
    qcom,time-overhead = <3700>;
    qcom,min-child-idx = <1>;
    qcom,notify-rpm;
    qcom,disable-dynamic-int-routing;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "power";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "power-l2-active";
     qcom,spm-l2-mode = "active";
     qcom,latency-us = <400>;
     qcom,ss-power = <590>;
     qcom,energy-overhead = <481028>;
     qcom,time-overhead = <750>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "power-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <750>;
     qcom,ss-power = <575>;
     qcom,energy-overhead = <955000>;
     qcom,time-overhead = <1540>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <1>;
      qcom,ss-power = <640>;
      qcom,energy-overhead = <100000>;
      qcom,time-overhead = <60>;
      qcom,default-idle;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <365>;
      qcom,ss-power = <610>;
      qcom,energy-overhead = <461276>;
      qcom,time-overhead = <680>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <400>;
      qcom,ss-power = <590>;
      qcom,energy-overhead = <481028>;
      qcom,time-overhead = <750>;
      qcom,use-broadcast-timer;
      qcom,default-suspend;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "performance";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "performance-l2-active";
     qcom,spm-l2-mode = "active";
     qcom,latency-us = <350>;
     qcom,ss-power = <635>;
     qcom,energy-overhead = <497400>;
     qcom,time-overhead = <600>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "performance-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <600>;
     qcom,ss-power = <574>;
     qcom,energy-overhead = <970000>;
     qcom,time-overhead = <1260>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <1>;
      qcom,ss-power = <710>;
      qcom,energy-overhead = <180000>;
      qcom,time-overhead = <20>;
      qcom,default-idle;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <320>;
      qcom,ss-power = <655>;
      qcom,energy-overhead = <458673>;
      qcom,time-overhead = <550>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <350>;
      qcom,ss-power = <635>;
      qcom,energy-overhead = <497400>;
      qcom,time-overhead = <600>;
      qcom,use-broadcast-timer;
      qcom,default-suspend;
     };
    };
   };
  };
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x2be48257>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <50 172>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 74>,
   <0xff 75>,
   <0xff 78>,
   <0xff 79>,
   <0xff 85>,
   <0xff 86>,
   <0xff 90>,
   <0xff 92>,
   <0xff 93>,
   <0xff 97>,
   <0xff 102>,
   <0xff 108>,
   <0xff 109>,
   <0xff 112>,
   <0xff 131>,
   <0xff 140>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 155>,
   <0xff 157>,
   <0xff 166>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,

   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 269>,
   <0xff 270>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 108 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <7 107>,
   <8 98>,
   <9 97>,
   <10 11>,
   <11 69>,
   <12 12>,
   <13 13>,
   <14 20>,
   <15 62>,
   <16 54>,
   <17 21>,
   <18 52>,
   <19 25>,
   <20 51>,
   <21 50>,
   <22 28>,
   <23 31>,
   <24 34>,
   <25 35>,
   <26 36>,
   <27 37>,
   <28 38>,
   <29 49>,
   <30 109>,
   <31 110>,
   <32 111>,
   <33 112>,
   <34 113>,
   <35 114>,
   <36 115>,
   <37 117>,
   <38 118>,
   <39 120>,
   <40 121>,
   <50 66>,
   <51 68>;
 };

 qcom,pm@8600664 {
  compatible = "qcom,pm";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x8600664 0x80>;
  clock-names =
   "cpu0_clk", "cpu1_clk", "cpu2_clk",
   "cpu3_clk", "cpu4_clk", "cpu5_clk",
   "cpu6_clk", "cpu7_clk", "l2_clk";
  clocks = <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x15560bd5>;

  qcom,tz-flushes-cache;
 };

 qcom,cpu-sleep-status@b088008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xb088008 0x100>,
   <0xb098008 0x100>,
   <0xb0a8008 0x100>,
   <0xb0b8008 0x100>,
   <0xb188008 0x100>,
   <0xb198008 0x100>,
   <0xb1a8008 0x100>,
   <0xb1b8008 0x100>;
  qcom,sleep-status-mask= <0x40000>;
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x2030>;
  qcom,masters = "APSS", "MPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 qcom,rpm-rbcpr-stats@0x29daa0 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x29daa0 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };
};
# 20 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-smem.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-smem.dtsi"
&soc {
 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b111008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };
};
# 21 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-smp2p.dtsi" 1
# 12 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b111008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b111008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 22 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8939";
 compatible = "qcom,msm8939";
 qcom,msm-id = <239 0>, <241 0>, <263 0>;

 chosen {
  bootargs = "boot_cpus=0,4,5,6,7";
 };
};

&soc {
 clock_cpu: qcom,cpu-clock-8939@b111050 {
  compatible = "qcom,cpu-clock-8939";
  reg = <0x0b111050 0x8>,
   <0xb011050 0x8>,
   <0xb1d1050 0x8>,
   <0x5800c 0x8>,
   <0x58000 0x8>,
   <0x58004 0x8>;
  reg-names = "apcs-c0-rcg-base", "apcs-c1-rcg-base",
    "apcs-cci-rcg-base", "efuse", "efuse1",
    "efuse2";
  vdd-c0-supply = <&apc_vreg_corner>;
  vdd-c1-supply = <&apc_vreg_corner>;
  vdd-cci-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>,
    <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xfbc57bbd>,
    <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0x17d32f1e>;
  clock-names = "clk-c0-4", "clk-c0-5",
    "clk-c1-4", "clk-c1-5",
    "clk-cci-4", "clk-cci-5";
  qcom,speed0-bin-v0-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed0-bin-v0-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>;

  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 14>,
   < 600000000 17>;

  qcom,speed2-bin-v0-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed2-bin-v0-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>,
   < 1459200000 20>,
   < 1497600000 21>;

  qcom,speed2-bin-v0-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 15>,
   < 600000000 17>;

  qcom,speed2-bin-v2-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed2-bin-v2-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>,
   < 1459200000 20>;

  qcom,speed2-bin-v2-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 15>,
   < 600000000 17>;

  qcom,speed4-bin-v0-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed4-bin-v0-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>,
   < 1459200000 20>,
   < 1497600000 21>,
   < 1651200000 26>;

  qcom,speed4-bin-v0-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 15>,
   < 600000000 17>;

  qcom,speed5-bin-v0-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed5-bin-v0-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>,
   < 1459200000 20>,
   < 1497600000 21>,
   < 1651200000 26>;

  qcom,speed5-bin-v0-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 15>,
   < 600000000 17>;

  qcom,speed5-bin-v6-c0 =
   < 0 0>,
   < 250000000 3>,
   < 500000000 9>,
   < 800000000 12>,
   < 998400000 17>,
   < 1113600000 24>;

  qcom,speed5-bin-v6-c1 =
   < 0 0>,
   < 400000000 3>,
   < 800000000 9>,
   < 960000000 12>,
   < 1113600000 14>,
   < 1344000000 17>,
   < 1459200000 20>,
   < 1497600000 21>,
   < 1651200000 26>;

  qcom,speed5-bin-v6-cci =
   < 0 0>,
   < 200000000 3>,
   < 300000000 11>,
   < 400000000 15>,
   < 600000000 17>;
  #clock-cells = <1>;
 };

 cci_cache: qcom,cci {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x15560bd5>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 200000 >,
   < 297600 >,
   < 400000 >,
   < 595200 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2636 >,
   < 3955 >,
   < 5346 >,
   < 5712 >,
   < 6079 >;
  qcom,ab-tbl =
   < 381 >,
   < 631 >,
   < 989 >,
   < 1263 >,
   < 1519 >;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map-0 =
   < 200000 1525 >,
   < 345600 2636 >,
   < 400000 2636 >,
   < 800000 2636 >,
   < 960000 2636 >,
   < 1113600 5346 >,
   < 1344000 6079 >,
   < 1459200 6079 >,
   < 1497600 6079 >,
   < 1651200 6079 >;
  cpu-to-dev-map-4 =
   < 200000 1525 >,
   < 249600 2636 >,
   < 499200 2636 >,
   < 800000 2636 >,
   < 998400 6079 >,
   < 1113600 6079 >;
  };

  cci-cpufreq {
  target-dev = <&cci_cache>;
  cpu-to-dev-map-0 =
   < 200000 200000 >,
   < 345600 200000 >,
   < 400000 200000 >,
   < 533330 297600 >,
   < 800000 297600 >,
   < 960000 297600 >,
   < 1113600 297000 >,
   < 1344000 595200 >,
   < 1459200 595200 >,
   < 1497600 595200 >,
   < 1651200 595200 >;
  cpu-to-dev-map-4 =
   < 200000 200000 >,
   < 249600 200000 >,
   < 499200 297600 >,
   < 800000 297600 >,
   < 998400 595200 >,
   < 1113600 595200 >;
  };
 };

 qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x15560bd5>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0xb5983c42>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>,
    <&clock_cpu 0x71a9377b>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
    < 200000 >,
    < 345600 >,
    < 400000 >,
    < 533330 >,
    < 800000 >,
                         < 960000 >,
    < 1113600 >,
    < 1344000 >,
    < 1459200 >,
    < 1497600 >,
    < 1651200 >;
  qcom,cpufreq-table-4 =
    < 200000 >,
    < 249600 >,
    < 499200 >,
    < 800000 >,
    < 998400 >,
    < 1113600 >;
 };

 qcom,msm-thermal {
  qcom,core-control-mask = <0xFF>;
  qcom,freq-mitigation-control-mask = <0xFF>;
 };

 jtag_fuse: jtagfuse@5e01c {
  compatible = "qcom,jtag-fuse";
  reg = <0x5e01c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@8fc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8fc000 0x1000>,
        <0x8f0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@8fd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8fd000 0x1000>,
        <0x8f2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@8fe000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8fe000 0x1000>,
        <0x8f4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@8ff000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8ff000 0x1000>,
        <0x8f6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@8dc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8dc000 0x1000>,
        <0x8d0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@8dd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8dd000 0x1000>,
        <0x8d2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@8de000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8de000 0x1000>,
        <0x8d4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@8df000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x8df000 0x1000>,
        <0x8d6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  clocks = <&clock_rpm 0x1492202a>,
           <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xff00>;
 };
};

&bam_dmux {
 qcom,no-cpu-affinity;
};
# 16 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-rumi.dts" 2
# 1 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-pinctrl.dtsi" 1
# 13 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@1000000 {
  compatible = "qcom,msm-tlmm-v4";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,pin-type-gp;
   qcom,num-pins = <122>;
   #qcom,pin-cells = <1>;
   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmmv4-gp-intc";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    num_irqs = <122>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";
   uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_i2c_6 {

   qcom,pins = <&gp 22>, <&gp 23>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active{
    drive-strength = <2>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int{
   qcom,pins = <&gp 21>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset{
   qcom,pins = <&gp 20>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  blsp1_uart1_active {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
   label = "blsp1_uart1_active";

   hsuart_active: default {
           drive-strength = <16>;
           bias-disable;
   };
  };

  blsp1_uart1_sleep {
   qcom,pins = <&gp 0>, <&gp 1>, <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "blsp1_uart1_sleep";

   hsuart_sleep: sleep {
           drive-strength = <2>;
           bias-disable;
   };
  };

  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cd-gpio";
   sdc2_cd_on: cd_on {
    drive-strength = <2>;
    bias-pull-up;
   };
   sdc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {
   qcom,pin-type-sdc;

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };
  pmx_i2c_0 {

   qcom,pins = <&gp 7>, <&gp 6>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_0";

   i2c_0_active: i2c_0_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_0_sleep: i2c_0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_4 {
   qcom,pins = <&gp 14>, <&gp 15>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_4";

   i2c_4_active: i2c_4_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_4_sleep: i2c_4_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_i2c_5 {
   qcom,pins = <&gp 18>, <&gp 19>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx_i2c_5";

   i2c_5_active: i2c_5_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  smb_int_pin {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "smb1360_int_gpio";
   smb_int_default: smb_int_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  usb-id-pin {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "usb-id-pin";
   usbid_default: default {
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  spi0_active {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <1>;
                        label = "spi0-active";

                        spi0_default: default {
                                drive-strength = <12>;
                                bias-disable = <0>;
                        };
                };

                spi0_suspend {

                        qcom,pins = <&gp 8>, <&gp 9>, <&gp 11>;
                        qcom,num-grp-pins = <3>;
                        qcom,pin-func = <0>;
                        label = "spi0-suspend";

                        spi0_sleep: sleep {
                                drive-strength = <2>;
           bias-pull-down;
                        };
                };

                spi0_cs0_active {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi0-cs0-active";
                        spi0_cs0_active: cs0_active {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

                spi0_cs0_suspend {

                        qcom,pins = <&gp 10>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi0-cs0-suspend";
                        spi0_cs0_sleep: cs0_sleep {
                                drive-strength = <2>;
                                bias-disable = <0>;
                        };
                };

  apds99xx_int_pin {

   qcom,pins = <&gp 113>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "apds99xx-irq";
   apds99xx_default: apds99xx_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   apds99xx_sleep: apds99xx_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mpu6050_int_pin {

   qcom,pins = <&gp 115>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "mpu6050-irq";
   mpu6050_default: mpu6050_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   mpu6050_sleep: mpu6050_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  ak8963_int_pin {
   qcom,pins = <&gp 69>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "ak8963-irq";
   ak8963_default: ak8963_default {
    drive-strength = <6>;
    bias-pull-up;
   };
   ak8963_sleep: ak8963_sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  tlmm_gpio_key {
   qcom,pins = <&gp 107>, <&gp 108>, <&gp 109>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <3>;
   label = "tlmm_gpio_key";
   gpio_key_active: gpio_key_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   gpio_key_suspend: gpio_key_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };


  pmx_ts_int_active {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_active";

   ts_int_active: ts_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_int_suspend {
   qcom,pins = <&gp 13>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_int_suspend";

   ts_int_suspend: ts_int_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_reset_active {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_active";

   ts_reset_active: ts_reset_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_ts_reset_suspend {
   qcom,pins = <&gp 12>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_ts_reset_suspend";

   ts_reset_suspend: ts_reset_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_ts_release {
   qcom,pins = <&gp 13>, <&gp 12>;
   qcom,num-grp-pins = <2>;
   label = "pmx_ts_release";

   ts_release: ts_release {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cdc_slim_lines {
   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "cdc_slim_lines";
   cdc_slim_lines_act: slim_lines_on {
    drive-strength = <8>;
    bias-pull-none;
    output-high;
   };
   cdc_slim_lines_sus: slim_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cdc-pdm-lines {
   qcom,pins = <&gp 63>, <&gp 64>, <&gp 65>,
     <&gp 66>, <&gp 67>, <&gp 68>;
   qcom,num-grp-pins = <6>;
   qcom,pin-func = <1>;
   label = "cdc-pdm-lines";
   cdc_pdm_lines_act: pdm_lines_on {
    drive-strength = <8>;
    bias-pull-none;
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cross-conn-det {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cross-conn-det-sw";
   cross_conn_det_act: lines_on {
    drive-strength = <8>;
    output-low;
    bias-pull-down;
   };
   cross_conn_det_sus: lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  wcnss_pmux_5wire: wcnss_pmux_5wire {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <1>;
   label = "wcnss_5wire_pins";

   wcnss_default: wcnss_default {
           drive-strength = <6>;
           bias-pull-up;
   };
   wcnss_sleep: wcnss_sleep {
           drive-strength = <2>;
           bias-pull-down;
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {

   qcom,pins = <&gp 40>, <&gp 41>,
        <&gp 42>, <&gp 43>,
        <&gp 44>;
   qcom,num-grp-pins = <5>;
   qcom,pin-func = <0>;
   label = "wcnss_5gpio_pins";

   wcnss_gpio_default: wcnss_gpio_default {
           drive-strength = <6>;
           bias-pull-up;
   };
  };

  cdc-vdd-spkr {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cdc-vdd-spkr-gpio";
   cdc_vdd_spkr_act: spk_lines_on {
    drive-strength = <8>;
    bias-pull-none;
    output-low;
   };
   cdc_vdd_spkr_sus: spk_lines_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  ext_buck_vsel {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "ext-buck-vsel";

   ext_buck_vsel_default: vsel0 {
    drive-strength = <2>;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;

   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-high;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pin";
   qcom,pin-func = <1>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };


  qdsd: qdsd {
   qcom,pin-type-qdsd;

   qcom,num-pins = <6>;

   #qcom,pin-cells = <1>;
  };

  pmx_qdsd_clk {
   qcom,pins = <&qdsd 0>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-clk";
   qdsd_clk_sdcard: clk_sdcard {
    bias-disable;
    drive-strength = <7>;
   };
   qdsd_clk_trace: clk_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_clk_spmi: clk_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_cmd {
   qcom,pins = <&qdsd 1>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-cmd";
   qdsd_cmd_sdcard: cmd_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_cmd_trace: cmd_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_cmd_swduart: cmd_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_cmd_jtag: cmd_jtag {
    bias-disable;
    drive-strength = <3>;
   };
   qdsd_cmd_spmi: cmd_spmi {
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  pmx_qdsd_data0 {
   qcom,pins = <&qdsd 2>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data0";
   qdsd_data0_sdcard: data0_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data0_trace: data0_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swduart: data0_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data0_jtag: data0_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data0_spmi: data0_spmi {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data1 {
   qcom,pins = <&qdsd 3>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data1";
   qdsd_data1_sdcard: data1_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data1_trace: data1_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swduart: data1_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data1_jtag: data1_jtag {
    bias-pull-down;
    drive-strength = <0>;
   };
  };

  pmx_qdsd_data2 {
   qcom,pins = <&qdsd 4>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data2";
   qdsd_data2_sdcard: data2_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data2_trace: data2_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swduart: data2_uart {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data2_jtag: data2_jtag {
    bias-pull-up;
    drive-strength = <3>;
   };
  };

  pmx_qdsd_data3 {
   qcom,pins = <&qdsd 5>;
   qcom,num-grp-pins = <1>;
   label = "qdsd-data3";
   qdsd_data3_sdcard: data3_sdcard {
    bias-pull-down;
    drive-strength = <3>;
   };
   qdsd_data3_trace: data3_trace {
    bias-pull-down;
    drive-strength = <0>;
   };
   qdsd_data3_swduart: data3_uart {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_jtag: data3_jtag {
    bias-pull-up;
    drive-strength = <0>;
   };
   qdsd_data3_spmi: data3_spmi {
    bias-pull-down;
    drive-strength = <3>;
   };
  };

  cci0_pinmux {

   qcom,pins = <&gp 29>, <&gp 30>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0";

   cci0_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cci0_sleep: sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_mclk0 {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk0";

   cam_sensor_mclk0_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
                };

  cam_sensor_mclk0_sleep {

   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk0-sleep";

   cam_sensor_mclk0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_mclk1 {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam-sensor-mclk1";

   cam_sensor_mclk1_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
                };

  cam_sensor_mclk1_sleep {

   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   label = "cam-sensor-mclk1-sleep";

   cam_sensor_mclk1_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_rear {

   qcom,pins = <&gp 35>, <&gp 34>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear";

   cam_sensor_rear_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_rear_sleep {

   qcom,pins = <&gp 35>, <&gp 34>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam-sensor-rear-sleep";

   cam_sensor_rear_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front {

   qcom,pins = <&gp 28>, <&gp 33>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front";

   cam_sensor_front_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  cam_sensor_front_sleep {

   qcom,pins = <&gp 28>, <&gp 33>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cam_sensor_front_sleep";

   cam_sensor_front_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };

  cam_sensor_flash {

   qcom,pins = <&gp 36>, <&gp 31>,<&gp 32> ;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "cam_sensor_flash";

   cam_sensor_flash_default: default {
    drive-strength = <2>;
    bias-disable = <0>;
   };

   cam_sensor_flash_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down = <0>;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {
   qcom,pins = <&gp 10>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {
   qcom,pins = <&gp 39>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 40>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 42>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 43>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 45>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 46>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 47>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 48>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {
   qcom,pins = <&gp 62>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 113>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 114>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 115>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 4>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 5>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 29>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 30>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 31>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 32>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_10 {
   qcom,pins = <&gp 33>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-10";
   setb_10: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 34>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {
   qcom,pins = <&gp 111>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 120>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 121>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  uicc-active {
   qcom,pins = <&gp 53>, <&gp 54>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uicc-active-pins";

   uicc_active: active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  uicc-sleep {
   qcom,pins = <&gp 53>, <&gp 54>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "uicc-sleep-pins";

   uicc_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
 };
};
# 17 "/home/baishulai/hdd/g720t/cm121/kernel/qcom/msm8916/arch/arm/boot/dts/qcom/msm8939-rumi.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8939 RUMI";
 compatible = "qcom,msm8939-rumi", "qcom,msm8939", "qcom,rumi";
 qcom,board-id= <15 0>;
};

&soc {
 timer {
  clock-frequency = <5000000>;
 };

 timer@b120000 {
  clock-frequency = <5000000>;
 };
};

&slim_msm {
 status = "disabled";
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&pm8916_revid {
 status = "disabled";
};

&pm8916_pon {
 status = "disabled";
};

&pm8916_mpps {
 status = "disabled";
};

&pm8916_gpios {
 status = "disabled";
};

&pm8916_rtc {
 status = "disabled";
};

&pm8916_vadc {
 status = "disabled";
};

&pm8916_tz {
 status = "disabled";
};

&pm8916_adc_tm {
 status = "disabled";
};

&pm8916_chg {
 status = "disabled";
};

&pm8916_bms {
 status = "disabled";
};

&pm8916_leds {
 status = "disabled";
};

&pm8916_pwm {
 status = "disabled";
};

&pm8916_vib {
 status = "disabled";
};

&pm8916_tombak_dig {
 status = "disabled";
};

&pm8916_tombak_analog {
 status = "disabled";
};

&sdhc_1 {
 vdd-supply = <&pm8916_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 400000>;

 vdd-io-supply = <&pm8916_l5>;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 60000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

 qcom,clk-rates = <400000 19200000>;
 qcom,nonremovable;
 /delete-property/ qcom,bus-speed-mode;
 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8916_l11>;
 qcom,vdd-voltage-level = <2800000 2950000>;
 qcom,vdd-current-level = <15000 400000>;

 vdd-io-supply = <&pm8916_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 50000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 qcom,clk-rates = <400000 19200000>;

 status = "disabled";
};

&qcom_tzlog {
 status = "okay";
};

&qcom_rng {
 status = "okay";
};

&qcom_crypto {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&qcom_seecom {
 status = "okay";
};

&ncp6335d {
 status = "disabled";
};

&fan53555 {
 status = "disabled";
};

&apc_vreg_corner {
 status = "disabled";
};

&etm0 {
 status = "disabled";
};

&etm1 {
 status = "disabled";
};

&etm2 {
 status = "disabled";
};

&etm3 {
 status = "disabled";
};

&etm4 {
 status = "disabled";
};

&etm5 {
 status = "disabled";
};

&etm6 {
 status = "disabled";
};

&etm7 {
 status = "disabled";
};
