Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[42,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[42,1,1,""],get_verilog_index:[42,1,1,""],size:[42,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[43,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[43,1,1,""],check_concat:[43,1,1,""],connect_instance_port:[43,1,1,""],connect_port:[43,1,1,""],is_port_cable:[43,2,1,""],size:[43,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[44,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[44,1,1,""],OptWires:[44,1,1,""],combine_cables:[44,1,1,""],combine_ports:[44,1,1,""],create_feedthrough:[44,1,1,""],create_feedthrough_multiple:[44,1,1,""],create_feedthroughs_ports:[44,1,1,""],create_ft_multiple:[44,1,1,""],create_ft_ports:[44,1,1,""],duplicate_port:[44,1,1,""],flatten_instance:[44,1,1,""],get_connectivity_network:[44,1,1,""],merge_instance:[44,1,1,""],merge_multiple_instance:[44,1,1,""],remove_port:[44,1,1,""]},"spydrnet_physical.ir.element":{Element:[45,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[45,2,1,""],get_verilog_index:[45,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[47,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[47,1,1,""]},"spydrnet_physical.ir.library":{Library:[48,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[48,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[49,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[49,2,1,""],port:[49,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[50,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[50,2,1,""]},"spydrnet_physical.util":{ConnectPoint:[65,0,1,""],ConnectPointList:[66,0,1,""],ConnectionPattern:[67,0,1,""],OpenFPGA:[61,0,1,""],RoutingRender:[63,0,1,""],Tile01:[64,0,1,""],cb_renderer:[63,0,1,""],get_attr:[68,4,1,""],get_names:[69,4,1,""],sb_renderer:[63,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[65,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[66,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[67,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[61,1,1,""],create_cb_bus:[61,1,1,""],create_grid_clb_bus:[61,1,1,""],create_grid_clb_feedthroughs:[61,1,1,""],create_grid_io_bus:[61,1,1,""],create_placement:[61,1,1,""],create_sb_bus:[61,1,1,""],create_tiles:[61,1,1,""],design_top_stat:[61,1,1,""],library:[61,2,1,""],merge_all_grid_ios:[61,1,1,""],place_pins:[61,1,1,""],register_config_generator:[61,1,1,""],register_placement_creator:[61,1,1,""],register_tile_generator:[61,1,1,""],remove_config_chain:[61,1,1,""],remove_undriven_nets:[61,1,1,""],render_floorplan:[61,1,1,""],save_netlist:[61,1,1,""],top_module:[61,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[63,1,1,""],add_partitions:[63,1,1,""],extract_info:[63,1,1,""],get_stats:[63,1,1,""],render_connection_box:[63,1,1,""],render_switch_pattern:[63,1,1,""],report_incoming_channels:[63,1,1,""],report_outgoing_channels:[63,1,1,""],save:[63,1,1,""],update_dimensions:[63,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[63,3,1,""],root:[63,3,1,""],scale:[63,3,1,""],spacing:[63,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[64,1,1,""],_bottom_right_tile:[64,1,1,""],_bottom_tile:[64,1,1,""],_left_tile:[64,1,1,""],_main_tile:[64,1,1,""],_right_tile:[64,1,1,""],_top_left_tile:[64,1,1,""],_top_right_tile:[64,1,1,""],_top_tile:[64,1,1,""],create_tiles:[64,1,1,""],merge_and_update:[64,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[63,1,1,""],report_ipins:[63,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[63,1,1,""],report_connectivity:[63,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28,29,30,31,32,33,34,37,44],"00":[7,14,20,28,32],"001":[4,5,7,13,14,19,20],"002":[9,14],"003":[12,14,23,28],"008":[16,20],"01":[21,28,62],"010":[2,7],"014":[7,8,29,32],"016":[0,7],"01_connection_pattern":[15,20],"01_floorplan_rend":[29,32],"01_fpga_arch_pars":[9,14],"01_netlist_to_graph":[22,28],"02":[14,21,28],"023":[1,7],"02_create_htre":[16,20],"02_fpga_basic_el":[10,14],"02_render_routing_box":[30,32],"02_switch_partition_01":[23,28],"03":28,"030":[15,20],"031":[17,20],"034":[31,32],"03_create_htre":[17,20],"03_initial_plac":[11,14],"03_render_edge_routing_box":[31,32],"03_switch_partition_02":[24,28],"04":28,"043":[18,20],"04_create_clock_tre":[18,20],"04_fpga_grid_gener":[12,14],"04_switch_partition_03":[25,28],"05":[14,28],"05_clock_tree_insert":[19,20],"05_module_partit":[26,28],"061":[22,28],"065":[6,7],"06_tile_cr":[27,28],"085":[24,28],"086":[26,28],"09":28,"1":[1,6,9,10,11,15,16,17,18,22,23,24,25,26,27,30,31,33,34,37,48,63],"10":[6,18,22,24,25,26,29,30],"100":[6,18,24,25,26],"10000":26,"103":[30,32],"107":[27,28],"1096":11,"11":[6,17,24,25,26,30],"112":20,"12":[11,26,27,30],"124":27,"125":18,"1296":11,"13":[17,26,30],"130":7,"14":[6,26,30],"1496":11,"15":[22,24,25,26,30],"150":[18,23,29,30,31],"151":32,"159":14,"16":[11,26,27,30],"162":25,"1696":11,"17":[26,30],"18":[6,26,30],"19":[17,26,30],"2":[1,6,10,11,15,16,17,22,23,24,25,26,30,31,34,37,63],"20":[6,18,24,26,27,29,30],"200":[11,18,23,30,31],"21":30,"22":[26,28,30],"23":[27,30],"24":30,"25":[24,30],"250":[18,29],"26":30,"27":30,"28":30,"29":30,"296":11,"297":28,"2d":12,"3":[1,6,11,15,17,22,24,25,26,27,30,31,34,37],"30":[18,24,29,30],"300":18,"31":30,"32":30,"33":30,"34":30,"35":[18,24,30],"36":30,"37":30,"38":30,"39":[26,30],"4":[1,6,10,11,15,16,17,18,22,23,24,26,27,29,30,31],"40":[18,29,63],"400":18,"41":26,"417":[10,14],"496":11,"4x4":[9,10],"5":[6,15,18,22,23,24,26,30,31],"50":[6,23,29,30,31],"500":18,"6":[6,9,22,24,25,26,30,31],"63":26,"696":11,"7":[16,22,26,30,31],"700":18,"71":26,"72":26,"736":[11,14],"74":26,"8":[17,22,24,26,30,31],"81":11,"896":11,"9":[6,11,22,24,25,26,27,30,31],"90":15,"955":[25,28],"96":11,"97":27,"99":26,"999":[25,26],"boolean":23,"case":[22,23],"class":[2,8,9,10,11,12,18,23,25,26,30,39,41,42,43,44,45,47,48,49,50,61,62,63,64,65,66,67],"default":[11,15,16,22,42,43,44,45,47,48,49,50],"do":[44,49],"export":40,"final":29,"float":[44,61],"function":[3,7,21,25,26,39,40,44,48,51,61,62,63],"import":[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,39,40,46],"int":[16,17,23,24,26,42,43,67],"new":[44,48,63],"return":[18,23,24,25,26,30,42,43,44,45,47,48,49,61,68,69],"short":44,"switch":[21,23,26,32,57,63,64],"true":[0,1,2,6,8,10,11,15,16,17,18,22,23,24,25,26,27,29,31,43,44,61],"try":1,"while":[40,43,44],A:21,And:26,As:49,By:[15,16,22],For:[1,40],IN:[1,44],If:[44,46],In:[22,23,39],It:[24,39,44,57],On:29,The:[24,29,39,44,46,64],To:[24,40,41,57],_0:[25,26],_0__:11,_1:[25,26,27,48],_1__1:26,_:[10,24,25,26,27,30,31,37,44,61],__:[30,31],_____:30,________________________________________:30,_____________________________________l__:30,_____________________________________t__:30,____________________________________b___:30,____________________________________r___:30,___________________________________l____:30,___________________________________t____:30,__________________________________b_____:30,__________________________________r_____:30,_________________________________l______:30,_________________________________t______:30,________________________________b_______:30,________________________________r_______:30,_____________________________l__________:30,_____________________________t__________:30,____________________________b___________:30,____________________________r___________:30,___________________________l____________:30,___________________________t____________:30,__________________________b_____________:30,__________________________r_____________:30,_________________________l______________:30,_________________________t______________:30,________________________b_______________:30,________________________r_______________:30,_____________________l__________________:30,_____________________t__________________:30,____________________b___________________:30,____________________r___________________:30,___________________l____________________:30,___________________t____________________:30,__________________b_____________________:30,__________________r_____________________:30,_________________l______________________:30,_________________t______________________:30,________________b_______________________:30,________________r_______________________:30,_____________l__________________________:30,_____________t__________________________:30,____________b___________________________:30,____________r___________________________:30,___________l____________________________:30,___________l_____________l___________l__:30,___________t____________________________:30,___________t_____________t___________t__:30,__________b_____________________________:30,__________b_____________b___________b___:30,__________r_____________________________:30,__________r_____________r___________r___:30,_________l______________________________:30,_________l___________l_____________l____:30,_________t______________________________:30,_________t___________t_____________t____:30,_________tb__________t__b______t___tb_b_:30,________b_______________________________:30,________b___________b_____________b_____:30,________b__t________b____t____b___b__t_t:30,________r_______________________________:30,________r___________r_____________r_____:30,________rl__________rl________rl__rl____:30,_____l__________________________________:30,_____l_____________l_____________l______:30,_____l____r________l___lr________l__r_r_:30,_____t__________________________________:30,_____t_____________t_____________t______:30,____b___________________________________:30,____b_____________b_____________b_______:30,____bt____________bt__bt________bt______:30,____r___________________________________:30,____r_____________r_____________r_______:30,____r______l______r___r__l______r____l_l:30,____rl____________rl__rl________rl______:30,____x:30,___l____________________________________:30,___l_____________l___________l__________:30,___l____r______l_l__r________lr___r_____:30,___t____________________________________:30,___t_____________t___________t__________:30,___t____b______t_t__b________tb___b_____:30,___x_:30,__b_____________________________________:30,__b_____________b___________b___________:30,__b______t____b_b____t______b__t___t____:30,__bt__________btbt__________bt__________:30,__init__:[63,65,66,67],__main__:[10,11,12,23,24,25,26,27,30,31],__module_experiments_cbx_1__1_:26,__module_experiments_cby_1__1_:26,__module_experiments_sb_1__1_:26,__name__:[10,11,12,23,24,25,26,27,30,31],__partition_experiments_01:6,__partition_experiments_02:24,__partition_experiments_cbx_1__1_:25,__partition_experiments_cby_1__1_:25,__pin_i_0_:61,__pin_i_:61,__pin_inpad_0_:61,__pin_o_0_:61,__pin_o_:61,__pin_outpad_0_:61,__pin_outpad_:61,__r_____________________________________:30,__r_____________r___________r___________:30,__r______l____r_r____l______r__l___l____:30,__w:26,__x__:30,_annotate_netlist:29,_basic_hierarchy_floorplan:29,_bottom_left_til:64,_bottom_right_til:64,_bottom_til:64,_cbx_1__1_0:23,_cbx_1__1_1:23,_cbx_1__1_2:24,_cbx_1__1_3:24,_cbx_1__1_:30,_cbx_1__1_arrang:30,_cbx_1__1_extend:24,_cbx_1__2_0:23,_cbx_1__2_1:23,_cbx_1__2_2:24,_cbx_1__2_:30,_ccdff_:24,_clock_tree_floorplan:18,_dup:44,_external_metis_run:6,_feedthrough_design:18,_fishbone_pattern:15,_fishbone_pattern_0:18,_fishbone_pattern_90:15,_fishbone_pattern_margin:15,_fishbone_pattern_merg:15,_fishbone_pattern_sampl:15,_fishbone_pattern_scaling1:15,_fishbone_pattern_scaling2:15,_fpga_initial_plac:11,_ft_:44,_graph:[24,26],_graph_pr:26,_grid:[25,26],_htree_pattern:16,_hybrid_connectivity_pattern:17,_i_1:1,_in:[25,26,44,63],_in_:26,_includ:10,_initial_design:[0,2,8],_input_port:26,_inst:1,_ipin_:[24,25,26,27],_l______________________________________:30,_l___________l_____________l____________:30,_l_____l__r__l__________r__l________r_r_:30,_left_til:64,_lr____l_____lr_r__________lr___________:30,_main_til:64,_module_experiments_:26,_module_experiments_cbx_1__1_:26,_module_experiments_cby_1__1_:26,_module_experiments_sb_1__1_:26,_nx_graph:[22,25,26],_nx_graph_pr:25,_nx_graph_split:22,_offset:29,_out:[25,26,44],_out_:26,_output:26,_output_bu:8,_output_tile02:27,_output_wir:8,_part_:[26,27],_partition_experiments_01:6,_partition_experiments_02:24,_partition_experiments_:25,_partition_experiments_cbx_1__1_:25,_partition_experiments_cby_1__1_:25,_pin_i:[24,25,26],_pin_o:26,_pymetis_run:6,_releas:12,_right_til:64,_side:29,_square_grid_design:18,_static:25,_t______________________________________:30,_t___________t_____________t____________:30,_t_____t__b__t__________b__t________b_b_:30,_t__b__t_____t____b___b____t____b_______:30,_task:[10,24,25,26],_temp:25,_tmp:10,_top_left_til:64,_top_right_til:64,_top_til:64,_track_:[26,27],_ungrouped_design:2,_verilog:[10,11,23,24,25,26,27,30],_wrapper:48,_x___:30,about:44,absorb:44,across:[21,28,57],ad:[26,44],add:[6,23,25,26,39,40,46,61],add_configuration_schem:61,add_connect:17,add_edg:6,add_nod:[6,24,25,26],add_partit:63,add_subgraph:[6,24,25,26],adjac:24,adjnci:6,affili:1,after:[27,41,61,64],aim:6,alia:44,all:[1,3,21,24,25,26,44,63,64],allow:[39,41,64],also:[1,10],altern:[40,48],alwai:63,an:[1,39,46],analyz:[39,46],anchor:15,ani:[17,39,43,44,50],annot:[25,26,29],annotate_graph:[25,26],anyth:44,api:39,append:[10,23,24,25,26,27,39],aquamarin:26,ar:[6,24,26,39,44,46,61,63],arbitrari:[17,30],arch:9,arch_fil:12,architectur:[14,21],arg:[44,61],arrai:[23,24],arrang:30,assig:24,assign:[22,24,25,26,43,44,61],assign_c:43,associ:49,attr:68,attribut:[65,66,67,68],auto_bas:[7,25],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:14,auto_openfpga_clock_tre:20,auto_openfpga_jupyt:21,auto_openfpga_partit:28,auto_openfpga_python:21,auto_openfpga_rend:32,azur:26,b:[23,24,26,63],b_1__1:27,b_______________________________________:30,b___________b_____________b_____________:30,b_____b____tb____________tb__________t_t:30,b____tb_____b______t___t__b______t______:30,base:[11,22,23,24,39,41,42,43,44,45,47,48,49,50,63,64,67],base_dir:27,basenam:[23,30,31],basic:[14,15,16,32,38,62],basic_hierarchi:[0,8,22,29,35],becaus:[1,23],beetween:[23,24,43,44,63],befor:[11,24,27,61],beig:26,belong:43,below:64,between:1,bgcolor:24,bias:64,bisqu:26,bleed:40,block:[44,61,62],bool:[30,43,44,63],both:23,bottom:[18,23,24,25,26,29,30,31,61,63,64],bottom_11:31,bottom_13:31,bottom_15:31,bottom_17:31,bottom_19:31,bottom_1:31,bottom_21:31,bottom_23:31,bottom_25:31,bottom_27:31,bottom_29:31,bottom_31:31,bottom_33:31,bottom_35:31,bottom_37:31,bottom_39:31,bottom_3:31,bottom_5:31,bottom_7:31,bottom_9:31,bottom_chan:23,bottom_grid:[24,25],bottom_grid_:24,bottom_grid_top_width_0_height_0_subtile_:61,bottom_ipin_0:24,bottom_ipin_1:24,bottom_ipin_2:24,bottom_ipin_3:24,bottom_ipin_4:24,bottom_ipin_5:24,bottom_ipin_6:24,bottom_ipin_7:24,bottom_ipin_8:24,bottom_ipin_9:24,bottom_left_grid_right_width_0_height_0_subtile_:61,bottom_pin_i:24,bottom_right_grid_left_width_0_height_0_subtile_:61,bottom_width_0_height_0_subtile_:61,box:[21,26,28,32,57,61,63,64],brief:41,browser:40,bu:[10,11,22,27,44,61],bufg:1,bundl:46,bus_in:[8,22,29,33],bus_in_0:22,bus_in_1:22,bus_out:[22,29,33],bus_out_0:22,bus_out_1:22,buse:[62,64],byu:1,byuccl:41,c6ecba:24,c:[1,40],cabl:[8,10,27,44,46,47,68,69],cable0:8,cable_list:[10,27],cable_nam:44,calcul:23,call:[6,46],callabl:[44,48],can:[1,11,15,16,23,24,30,31,40,44,46,63],cannot:49,cb:[21,27,28,30,31,61],cb_list:61,cb_modul:[24,25],cb_render:31,cb_vweight:25,cbx11:10,cbx:[23,61,64],cbx_1__0_:[11,27,31],cbx_1__1_:[10,11,24,25,27,31],cbx_1__1__0:26,cbx_1__1__1:26,cbx_1__4_:[11,27,31],cbx_:31,cbx_membership:[25,26],cby:[23,64],cby_0__1_:[11,27,31],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,25,27,31],cby_4__1_:[11,27,31],cby_:31,ccdff:[24,25,26],ccff_:61,ccff_head:24,ccff_tail:[24,26],ccl:1,ce:1,cell:[3,7,44],celldefin:36,central:57,cfg_done:[24,25,26],chain:[10,24,27,61],chan:[25,26],chan_in_port:[25,26],chan_map:30,chan_out:63,chang:44,chani:[26,30,63],channel:[23,25,26,30],channel_crossov:63,channel_map:[26,30,63],chanx:[24,26,30,63],chanx_:63,chanx_l:[30,63],chanx_l_driv:63,chanx_l_ft:63,chanx_l_len:63,chanx_l_out_map:63,chanx_left:[24,25,31],chanx_left_in:24,chanx_left_out:24,chanx_port:24,chanx_r:[30,63],chanx_r_len:63,chanx_right:[24,25,31],chanx_right_in:24,chanx_right_out:24,chany_:63,chany_b:30,chany_bottom:[25,31],chany_t:30,chany_top:[25,31],characterist:39,check:[40,43,50],check_all_scalar_connect:[10,27],check_concat:43,checked_previous_inst:1,child:1,children:1,circl:24,circuit:[6,46],cl:61,clb:[9,12,61,64],clean_and_annotate_cb_graph:26,clean_and_annotate_sb_graph:26,clean_cb_graph:25,click:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31],clk:[1,18,37],clk_bottom_in:18,clk_cabl:18,clk_clk_ft_assign:18,clk_ft:18,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:18,clk_left_out:18,clk_right_in:18,clk_right_out:18,clk_top_out:18,clock:[20,38],clockwis:[29,61],clr:1,cluster:[6,24,25,26],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],collect:21,color:[6,24,25,26],com:40,combin:[44,57],combine_c:[10,27,44],combine_port:[24,44],command:[40,41],complet:[39,41],compon:29,compos:[0,2,8,11,18,24,25,26,29],concaten:43,concern:41,conenct:63,config_chain_simpl:24,configur:[10,25,26,61],conn:[21,28],conn_box:31,connect:[0,1,2,8,20,21,22,23,24,32,40,43,44,50,57,61,63,64,65,66,67],connect_instance_port:43,connect_port:43,connection_box:61,connectionpattern:[15,16,17,18],connectpointlist:67,connet:17,consid:[29,43,44,61],constraint:[44,64],contain:[40,69],contracted_nod:[25,26],convert:[6,10,11,22,24,27,44,61,62,64],convert_node_labels_to_integ:[25,26],copi:49,corner:[57,61,64],correctli:40,corrospond:49,count:[1,11,23,27],cpat:17,crear:44,creat:[1,6,10,15,20,21,23,26,27,30,40,43,44,46,48,61,63,64,67,71],create_c:18,create_cb_bu:[10,11,27,61],create_feedthrough:[8,39,44],create_feedthrough_multipl:[39,44],create_feedthroughs_port:44,create_ft_connect:18,create_ft_multipl:44,create_ft_port:[18,44],create_grid_clb_bu:[10,11,27,61],create_grid_clb_feedthrough:[10,27,61],create_grid_io_bu:[10,11,27,61],create_librari:46,create_plac:[11,61],create_sb_bu:[10,11,27,61],create_til:[27,61,64],create_top_wrapp:48,create_unconn_wir:[2,8,18],creation:[27,61],crop_edg:15,cross:23,csr:[6,24,25,26],cur:23,current:[26,40,44,48],current_inst:1,current_netlist:1,cursor:[16,17],cust_proj:10,custom:[44,71],custommodul:[10,24,25,26],cut:[6,23,24,25,26],d:1,data:[22,25,26,41],dead:23,debug:[23,24,25,26,29,30,31],def:[1,10,11,12,18,23,24,25,26,27,30,31],defin:67,definit:[1,2,8,11,18,27,29,43,46,48,61,68,69],definition_list:[24,25,26],definition_nam:44,demonst:[10,11,27],demonstr:[4,5,6,9,10,13,15,16,19,21,22,23,24,32],demostr:[0,2,8,17,30,31],depth:1,design:[1,3,5,7,8,11,26,27,39,61,64],design_nam:12,design_top_stat:[11,27,61],desir:[15,16],detail:[40,41,57],dff:24,dict:44,dict_kei:40,dictionari:61,diff:23,differ:[15,16,23,29,41,44,61],difffer:23,digon:61,dimens:[29,63],diment:24,dir:[25,26],direct:[1,29,44,63,71],directli:[40,49],directori:40,disconnect:24,disconnect_pin:24,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[41,46],doe:44,dot:[24,25,26],down:24,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],draw:[6,22,24,25,26],driver:[44,63],driver_channels_1:63,driver_channels_2:63,dry_run:44,dryrun:44,dsp:12,dummi:18,dump:[25,26],duplic:44,duplicate_port:44,dure:39,dwg:[11,18,29],e:[23,24],each:[1,6,22,23,24,44,61,63],each_fil:27,eachinst:27,eachv:[10,11,24,25,26,27],echo:40,edf:46,edg:[6,22,24,25,26,40,44],edge_nam:[22,26],edif:[39,46],element:[14,21,42,46,49,63],elif:[25,26],els:[6,17,24,26,30,44],embed:[20,38],empti:[12,46],enabl:[1,40],enable_file_log:[2,10,11,12,23,24,25,26,27,29,30,31],enable_ibuf_inst:1,encod:[10,11,24,25,26,27],end:49,endcelldefin:36,endmodul:[33,34,36,37],engin:26,enumer:[6,24,25,26,27,30,31],enumerate_grid:12,equal:[22,23],error:44,essenti:39,evalu:6,even:1,eweight:[6,24,25,26],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,39,46,61,63],example_design:12,exceed:1,execut:[6,7,14,20,28,32,40],exist:[39,44,63],exist_ok:[26,27],expect:[12,26,40,44,62],experiment:[3,7],extend:[15,16,42,43,44,45,47,49,50],extens:39,extern:[6,11,24,25,26,44],extract:[23,63],extract_info:63,f3cfcf:24,f:[6,10,11,18,22,23,24,25,26,27,30,31],f_str:[24,25,26],fabric:[21,28,57],fals:[22,23,24,43,44,50,61,63],fanout:44,fdce:1,featur:[21,39],feedthough:[8,44],feedthrough:[0,2,3,7,44,61,63],feedtrhough:63,few:44,figur:46,file:[6,7,9,10,11,14,20,23,24,25,26,27,28,32,40,46,61,63],file_out:0,filenam:[6,23,24,25,26,29,30,31,61,63],fill:[25,26],filter:[1,10,25,26,27,44],filter_direct:[31,63],find:23,first:[24,29,44,61],fishbon:[15,16],fishbone_pattern:[15,18],fix:[10,11,24,25,26,27],flag:23,flat:64,flatten:[24,26,27],flatten_inst:[2,24,25,26,27,44],flattern:[24,25,26,27,44],flexibl:39,fllenam:[25,26],floorplan:[11,21,32,63],floorplanviz:[11,18,24,29],fn:[25,26],fnmatch:[24,25,26],follow:[6,18,24,40,44,46,61],form:64,format:[23,24,25,26,30,31,39,44,63],found:50,four_bit_count:46,fourbitcount:1,fp:[10,11,18,24,25,26,27,29],fpga44_gsb:[23,24,30,31],fpga44_task:[9,10],fpga44_verilog:10,fpga:[11,14,20,21,24,26,28,61,63,67],fpga_arch:9,fpga_top:[10,11,24,25,26,27,61],fpgagridgen:12,fpv:[10,11,24,25,26,27],framework:39,fro:44,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,17,18,19,21,22,23,24,25,26,28,29,30,31,40,44,49,61,63],from_i:65,from_n:26,from_x:65,ft:[44,63],fucntion:[43,61],full:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31],g:24,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],ganeshgor:40,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,31,61,62,63,64],generate_edgelist:[22,25,26],genrat:[3,7,15,16],get:[24,25,26,41,61],get_active_plugin:40,get_bia:23,get_cabl:[8,18,24],get_cable_nam:44,get_connectivity_network:[22,24,25,26,44],get_definit:[1,10,18,24,25,26,27,29],get_edge_list:6,get_fishbon:[15,18],get_floorplan:[11,18,24,29],get_htre:[16,17],get_index:[42,45,49],get_inst:[1,2,8,10,18,24,25,26,27,29],get_label:24,get_layout:9,get_librari:1,get_nam:[24,26,27],get_nod:[6,24,25,26],get_node_attribut:[6,24,25,26],get_pin:1,get_pin_nam:44,get_port:[18,24,25,26,29],get_port_nam:44,get_refer:18,get_stat:[30,63],get_svg:[11,18,29],get_top_inst:18,get_verilog_index:[42,45],get_weight:[6,44],getlogg:[2,10,11,12,23,24,25,26,27,29,30,31],git:40,github:[1,40],given:[0,2,8,26,43,44,63,64],glob:[10,11,23,24,25,26,27,30,31],global:[15,16,24,26,40],go:61,gpio:62,gpmeti:[6,24,25,26],graph:[6,21,24,25,26,28,39,44],graph_dot2:6,graph_dot:[6,22,25,26],green:[6,24,25,26],grid:[10,11,14,20,21,25,26,27,61,63,64,67],grid_bottom_in:61,grid_bottom_out:61,grid_clb:[10,11,27,57,61],grid_exampl:35,grid_io:[10,27,61],grid_io_bottom:27,grid_io_left:27,grid_io_list:61,grid_io_right:27,grid_io_top:27,grid_left_in:61,grid_left_out:61,grid_right_in:61,grid_right_out:61,grid_top_in:61,grid_top_out:61,group:[3,7,26,44,61],group_ungroup_cel:[2,7],gsb:[23,31,63],gsb_xml:63,h:[20,21],h_chan:26,have:[40,44,49],hdi_primit:1,height:[11,16,17,18,29,64],help:44,here:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,46],hi:1,hierarch:[3,7],hierarchi:1,higher:[25,26,44],hmeti:6,home:40,homogen:[10,14,21],homogeneous_fabr:[9,10,11,23,24,25,26,27,30,31],horizont:[23,24,26,30,31,61,63],how:[0,2,4,5,6,8,10,11,13,15,16,17,19,21,22,23,24,26,27,30,31,32],html:[0,39],htmlcompos:0,htree:[15,16],htree_pattern:16,http:40,hyb_pat:17,hybrid:[20,21],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,23,24,25,26,27],ibuf:1,illustr:63,imag:1,in0:[18,22,29,33,34,36,37],in0_0:22,in1:[22,29,33,34,36],in1_0:22,in_0:18,in_1:18,in_2:18,in_3:18,in_coming_pin:1,in_edg:[25,26],in_indx:26,in_pin:[26,31,63],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,24,39],incom:[30,63],indent:[1,11,15,16,17,18,25,26,29],independ:44,index:[6,23,24,25,26,30,39,42,45,47,49,63],individu:[22,65],indx:[24,25,26,30,31,44],info:[2,10,11,12,24,25,26,27],inform:[3,7,9,14,21,23,25,30,31,40,41,61,63],initi:[8,63],initial_plac:11,initial_port:44,initialis:[63,67],inlineconstraint:29,inner:49,inner_pin:[1,49],innerconnect:43,innerpin:[43,46,49],inpad:61,inport:44,input:[1,25,26,33,34,36,37,44,61,62],inputs1:[25,26],inputs2:[25,26],insert:[20,21],insform:63,inspect:44,inst1:[8,44],inst2:8,inst:2,inst_1:44,inst_1_0:[2,8,22,29,33,36],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[18,34,37],inst_1_12:[18,34,37],inst_1_13:[18,37],inst_1_14:[18,37],inst_1_1:[2,8,22,29,33,36],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[18,34,37],inst_1_22:[18,34,37],inst_1_23:[18,37],inst_1_24:[18,37],inst_1_31:[18,37],inst_1_32:[18,37],inst_1_33:[18,37],inst_1_34:[18,37],inst_1_41:[18,37],inst_1_42:[18,37],inst_1_43:[18,37],inst_1_44:[18,37],inst_1_:18,inst_2:44,inst_2_0:[8,22,29,33],inst_2_11:34,inst_2_12:34,inst_2_1:[8,22,29,33],inst_2_21:34,inst_2_22:34,inst_n:44,inst_nam:48,instal:[39,41,44],instanc:[1,2,3,7,10,11,18,24,25,26,27,29,43,44,48,49,61,64,68,69],instance_count:1,instance_list:[26,27,64],instance_nam:44,instances_list:44,instances_list_tupl:44,instn:44,inter0:34,inter1:34,intermedi:46,intern:[36,43,44,64],introduc:21,inv:1,inv_buf_passg:10,io:[9,61],io_bottom:12,io_bottom_in:61,io_bottom_out:61,io_left:12,io_left_in:61,io_left_out:61,io_right:12,io_right_in:61,io_right_out:61,io_top:12,io_top_in:61,io_top_out:61,ipin:[24,63],ipin_b:30,ipin_l:[30,63],ipin_l_len:63,ipin_r:30,ipin_t:30,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31],ir:[2,8,10,18,42,43,44,45,46,47,48,49,50,61],is_connect:50,is_downto:43,is_leaf:1,is_port_c:43,is_scalar:43,isol:[25,26],item:26,itertool:[10,24,27],its:[1,29],jensrestemei:1,join:[9,10,11,22,24,25,26,27],json:[25,26,27],json_graph:[6,25,26],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],just:[18,44],k6_n10_openfpga:9,k6_n10_tileabl:9,keep:39,kei:[23,40],keyword:61,kwarg:[44,61],l0:30,l1:30,l2:30,l3:30,l4:30,l5:30,l6:30,l7:30,l8:30,l9:30,l:[23,24,26,63],label:[6,22,24,25,26],lambda:[1,10,23,27,30,44],larg:1,latest:40,launch_shel:[11,24,26],layout:[9,14,21],lb:[10,11,24,25,26,27],lbl:[26,30],left:[18,23,24,25,26,29,30,31,61,63,64],left_11:31,left_13:31,left_15:31,left_17:31,left_19:31,left_1:[31,63],left_21:31,left_23:31,left_25:31,left_27:31,left_29:31,left_31:31,left_33:31,left_35:31,left_37:31,left_39:31,left_3:31,left_5:31,left_7:31,left_9:31,left_bottom_grid_top_width_0_height_0_subtile_:61,left_chan:23,left_grid_right_width_0_height_0_subtile_:61,left_pinmap:[23,24],left_top_grid_bottom_width_0_height_0_subtile_:61,left_tre:15,left_width_0_height_0_subtile_:61,len:[24,25,26],length:[22,63],less:26,level:[1,10,27,61],librari:[1,6,10,15,16,21,24,40,41,46,61,64],libraries_definit:1,like:[15,16,39,40,41,46,62,64],linewidth:[23,30,31],list:[1,6,10,24,25,26,27,40,44,61,63,64,66,68,69],load:[27,40,41,44],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,18,22,29],loc_i:[11,18,29],loc_x:[11,18,29],local:40,locat:[29,44,61,63],locatt:23,log:[2,6,10,11,12,23,24,25,26,27,29,30,31,71],log_level:[2,10,11,12,23,24,25,26,27,29,30,31],logger:[2,10,11,12,23,24,25,26,27,29,30,31],logic:9,lower:[26,43],lower_index:43,lr:[24,25,26],lut1:1,lut3:1,lut4:1,lut5:1,m:40,made:[44,46],mai:1,main:[10,11,12,23,24,25,26,27,30,31,64],mani:22,manipul:64,map:[23,24,25,26,44,63],margin:[15,16,63],matplotlib:[6,22,25,26],matrix:12,max:26,maximum:1,mb:[7,14,20,28,32],meanwhil:40,mem:[10,25,26],mem_bottom_ipin_0_ccdff_0_:27,mem_bottom_ipin_0_ccdff_1_:27,mem_bottom_ipin_0_ccdff_2_:27,mem_bottom_ipin_0_ccdff_3_:27,mem_bottom_ipin_1_ccdff_0_:27,mem_bottom_ipin_1_ccdff_1_:27,mem_bottom_ipin_1_ccdff_2_:27,mem_bottom_ipin_1_ccdff_3_:27,mem_bottom_ipin_2_ccdff_0_:27,mem_bottom_ipin_2_ccdff_1_:27,mem_bottom_ipin_2_ccdff_2_:27,mem_bottom_ipin_2_ccdff_3_:27,mem_bottom_ipin_3_ccdff_0_:27,mem_bottom_ipin_3_ccdff_1_:27,mem_bottom_ipin_3_ccdff_2_:27,mem_bottom_ipin_3_ccdff_3_:27,mem_bottom_ipin_4_ccdff_0_:27,mem_bottom_ipin_4_ccdff_1_:27,mem_bottom_ipin_4_ccdff_2_:27,mem_bottom_ipin_4_ccdff_3_:27,mem_bottom_ipin_5_ccdff_0_:27,mem_bottom_ipin_5_ccdff_1_:27,mem_bottom_ipin_5_ccdff_2_:27,mem_bottom_ipin_5_ccdff_3_:27,mem_bottom_ipin_6_ccdff_0_:27,mem_bottom_ipin_6_ccdff_1_:27,mem_bottom_ipin_6_ccdff_2_:27,mem_bottom_ipin_6_ccdff_3_:27,mem_bottom_ipin_7_ccdff_0_:27,mem_bottom_ipin_7_ccdff_1_:27,mem_bottom_ipin_7_ccdff_2_:27,mem_bottom_ipin_7_ccdff_3_:27,mem_bottom_ipin_8_ccdff_0_:27,mem_bottom_ipin_8_ccdff_1_:27,mem_bottom_ipin_8_ccdff_2_:27,mem_bottom_ipin_8_ccdff_3_:27,mem_bottom_ipin_9_ccdff_0_:27,mem_bottom_ipin_9_ccdff_1_:27,mem_bottom_ipin_9_ccdff_2_:27,mem_bottom_ipin_9_ccdff_3_:27,mem_top_ipin_0_ccdff_0_:27,mem_top_ipin_0_ccdff_1_:27,mem_top_ipin_0_ccdff_2_:27,mem_top_ipin_0_ccdff_3_:27,mem_top_ipin_1_ccdff_0_:27,mem_top_ipin_1_ccdff_1_:27,mem_top_ipin_1_ccdff_2_:27,mem_top_ipin_1_ccdff_3_:27,mem_top_ipin_2_ccdff_0_:27,mem_top_ipin_2_ccdff_1_:27,mem_top_ipin_2_ccdff_2_:27,mem_top_ipin_2_ccdff_3_:27,mem_top_ipin_3_ccdff_0_:27,mem_top_ipin_3_ccdff_1_:27,mem_top_ipin_3_ccdff_2_:27,mem_top_ipin_3_ccdff_3_:27,mem_top_ipin_4_ccdff_0_:27,mem_top_ipin_4_ccdff_1_:27,mem_top_ipin_4_ccdff_2_:27,mem_top_ipin_4_ccdff_3_:27,mem_top_ipin_5_ccdff_0_:27,mem_top_ipin_5_ccdff_1_:27,mem_top_ipin_5_ccdff_2_:27,mem_top_ipin_5_ccdff_3_:27,mem_top_ipin_6_ccdff_0_:27,mem_top_ipin_6_ccdff_1_:27,mem_top_ipin_6_ccdff_2_:27,mem_top_ipin_6_ccdff_3_:27,mem_top_ipin_7_ccdff_0_:27,mem_top_ipin_7_ccdff_1_:27,mem_top_ipin_7_ccdff_2_:27,mem_top_ipin_7_ccdff_3_:27,membership:[6,24],memori:[10,46],merg:[3,7,15,16,17,18,25,26,44,61,62,64],merge_all_grid_io:[11,61],merge_and_upd:64,merge_inst:[4,7,26,27,39,44],merge_list:61,merge_multiple_inst:[5,7,44],method:[6,44,61,65,66,67],meti:[6,24,25,26],mid11:34,mid12:34,mid21:34,mid22:34,minconn:[6,24,25,26],mind:39,minim:[1,64],minut:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31],mkdir:[26,27],modif:[39,64],modifi:[49,63],modul:[2,11,14,23,24,25,26,27,29,30,31,33,34,36,37,38,39,40,44,61,62,63,64],module1:[8,18,29,33,34,36,37],module2:[2,8,29,33,34,36],module2_0:36,module2_1:36,module_partit:26,more:[18,40],move_i:[16,17],multipl:[10,11,23,24,25,26,27,44],must:44,mux:[10,23,24,25,26,30,63],mux_bottom_ipin_0_buf_x1_0_:27,mux_bottom_ipin_0_const1_0_:27,mux_bottom_ipin_0_mux_l1_in_0_:27,mux_bottom_ipin_0_mux_l2_in_0_:27,mux_bottom_ipin_0_mux_l2_in_1_:27,mux_bottom_ipin_0_mux_l2_in_2_:27,mux_bottom_ipin_0_mux_l2_in_3_:27,mux_bottom_ipin_0_mux_l3_in_0_:27,mux_bottom_ipin_0_mux_l3_in_1_:27,mux_bottom_ipin_0_mux_l4_in_0_:27,mux_bottom_ipin_1_buf_x1_0_:27,mux_bottom_ipin_1_const1_0_:27,mux_bottom_ipin_1_mux_l1_in_0_:27,mux_bottom_ipin_1_mux_l2_in_0_:27,mux_bottom_ipin_1_mux_l2_in_1_:27,mux_bottom_ipin_1_mux_l2_in_2_:27,mux_bottom_ipin_1_mux_l2_in_3_:27,mux_bottom_ipin_1_mux_l3_in_0_:27,mux_bottom_ipin_1_mux_l3_in_1_:27,mux_bottom_ipin_1_mux_l4_in_0_:27,mux_bottom_ipin_2_buf_x1_0_:27,mux_bottom_ipin_2_const1_0_:27,mux_bottom_ipin_2_mux_l1_in_0_:27,mux_bottom_ipin_2_mux_l2_in_0_:27,mux_bottom_ipin_2_mux_l2_in_1_:27,mux_bottom_ipin_2_mux_l2_in_2_:27,mux_bottom_ipin_2_mux_l2_in_3_:27,mux_bottom_ipin_2_mux_l3_in_0_:27,mux_bottom_ipin_2_mux_l3_in_1_:27,mux_bottom_ipin_2_mux_l4_in_0_:27,mux_bottom_ipin_3_buf_x1_0_:27,mux_bottom_ipin_3_const1_0_:27,mux_bottom_ipin_3_mux_l1_in_0_:27,mux_bottom_ipin_3_mux_l2_in_0_:27,mux_bottom_ipin_3_mux_l2_in_1_:27,mux_bottom_ipin_3_mux_l2_in_2_:27,mux_bottom_ipin_3_mux_l2_in_3_:27,mux_bottom_ipin_3_mux_l3_in_0_:27,mux_bottom_ipin_3_mux_l3_in_1_:27,mux_bottom_ipin_3_mux_l4_in_0_:27,mux_bottom_ipin_4_buf_x1_0_:27,mux_bottom_ipin_4_const1_0_:27,mux_bottom_ipin_4_mux_l1_in_0_:27,mux_bottom_ipin_4_mux_l2_in_0_:27,mux_bottom_ipin_4_mux_l2_in_1_:27,mux_bottom_ipin_4_mux_l2_in_2_:27,mux_bottom_ipin_4_mux_l2_in_3_:27,mux_bottom_ipin_4_mux_l3_in_0_:27,mux_bottom_ipin_4_mux_l3_in_1_:27,mux_bottom_ipin_4_mux_l4_in_0_:27,mux_bottom_ipin_5_buf_x1_0_:27,mux_bottom_ipin_5_const1_0_:27,mux_bottom_ipin_5_mux_l1_in_0_:27,mux_bottom_ipin_5_mux_l2_in_0_:27,mux_bottom_ipin_5_mux_l2_in_1_:27,mux_bottom_ipin_5_mux_l2_in_2_:27,mux_bottom_ipin_5_mux_l2_in_3_:27,mux_bottom_ipin_5_mux_l3_in_0_:27,mux_bottom_ipin_5_mux_l3_in_1_:27,mux_bottom_ipin_5_mux_l4_in_0_:27,mux_bottom_ipin_6_buf_x1_0_:27,mux_bottom_ipin_6_const1_0_:27,mux_bottom_ipin_6_mux_l1_in_0_:27,mux_bottom_ipin_6_mux_l2_in_0_:27,mux_bottom_ipin_6_mux_l2_in_1_:27,mux_bottom_ipin_6_mux_l2_in_2_:27,mux_bottom_ipin_6_mux_l2_in_3_:27,mux_bottom_ipin_6_mux_l3_in_0_:27,mux_bottom_ipin_6_mux_l3_in_1_:27,mux_bottom_ipin_6_mux_l4_in_0_:27,mux_bottom_ipin_7_buf_x1_0_:27,mux_bottom_ipin_7_const1_0_:27,mux_bottom_ipin_7_mux_l1_in_0_:27,mux_bottom_ipin_7_mux_l2_in_0_:27,mux_bottom_ipin_7_mux_l2_in_1_:27,mux_bottom_ipin_7_mux_l2_in_2_:27,mux_bottom_ipin_7_mux_l2_in_3_:27,mux_bottom_ipin_7_mux_l3_in_0_:27,mux_bottom_ipin_7_mux_l3_in_1_:27,mux_bottom_ipin_7_mux_l4_in_0_:27,mux_bottom_ipin_8_buf_x1_0_:27,mux_bottom_ipin_8_const1_0_:27,mux_bottom_ipin_8_mux_l1_in_0_:27,mux_bottom_ipin_8_mux_l2_in_0_:27,mux_bottom_ipin_8_mux_l2_in_1_:27,mux_bottom_ipin_8_mux_l2_in_2_:27,mux_bottom_ipin_8_mux_l2_in_3_:27,mux_bottom_ipin_8_mux_l3_in_0_:27,mux_bottom_ipin_8_mux_l3_in_1_:27,mux_bottom_ipin_8_mux_l4_in_0_:27,mux_bottom_ipin_9_buf_x1_0_:27,mux_bottom_ipin_9_const1_0_:27,mux_bottom_ipin_9_mux_l1_in_0_:27,mux_bottom_ipin_9_mux_l2_in_0_:27,mux_bottom_ipin_9_mux_l2_in_1_:27,mux_bottom_ipin_9_mux_l2_in_2_:27,mux_bottom_ipin_9_mux_l2_in_3_:27,mux_bottom_ipin_9_mux_l3_in_0_:27,mux_bottom_ipin_9_mux_l3_in_1_:27,mux_bottom_ipin_9_mux_l4_in_0_:27,mux_top_ipin_0_buf_x1_0_:27,mux_top_ipin_0_const1_0_:27,mux_top_ipin_0_mux_l1_in_0_:27,mux_top_ipin_0_mux_l2_in_0_:27,mux_top_ipin_0_mux_l2_in_1_:27,mux_top_ipin_0_mux_l2_in_2_:27,mux_top_ipin_0_mux_l2_in_3_:27,mux_top_ipin_0_mux_l3_in_0_:27,mux_top_ipin_0_mux_l3_in_1_:27,mux_top_ipin_0_mux_l4_in_0_:27,mux_top_ipin_1_buf_x1_0_:27,mux_top_ipin_1_const1_0_:27,mux_top_ipin_1_mux_l1_in_0_:27,mux_top_ipin_1_mux_l2_in_0_:27,mux_top_ipin_1_mux_l2_in_1_:27,mux_top_ipin_1_mux_l2_in_2_:27,mux_top_ipin_1_mux_l2_in_3_:27,mux_top_ipin_1_mux_l3_in_0_:27,mux_top_ipin_1_mux_l3_in_1_:27,mux_top_ipin_1_mux_l4_in_0_:27,mux_top_ipin_2_buf_x1_0_:27,mux_top_ipin_2_const1_0_:27,mux_top_ipin_2_mux_l1_in_0_:27,mux_top_ipin_2_mux_l2_in_0_:27,mux_top_ipin_2_mux_l2_in_1_:27,mux_top_ipin_2_mux_l2_in_2_:27,mux_top_ipin_2_mux_l2_in_3_:27,mux_top_ipin_2_mux_l3_in_0_:27,mux_top_ipin_2_mux_l3_in_1_:27,mux_top_ipin_2_mux_l4_in_0_:27,mux_top_ipin_3_buf_x1_0_:27,mux_top_ipin_3_const1_0_:27,mux_top_ipin_3_mux_l1_in_0_:27,mux_top_ipin_3_mux_l2_in_0_:27,mux_top_ipin_3_mux_l2_in_1_:27,mux_top_ipin_3_mux_l2_in_2_:27,mux_top_ipin_3_mux_l2_in_3_:27,mux_top_ipin_3_mux_l3_in_0_:27,mux_top_ipin_3_mux_l3_in_1_:27,mux_top_ipin_3_mux_l4_in_0_:27,mux_top_ipin_4_buf_x1_0_:27,mux_top_ipin_4_const1_0_:27,mux_top_ipin_4_mux_l1_in_0_:27,mux_top_ipin_4_mux_l2_in_0_:27,mux_top_ipin_4_mux_l2_in_1_:27,mux_top_ipin_4_mux_l2_in_2_:27,mux_top_ipin_4_mux_l2_in_3_:27,mux_top_ipin_4_mux_l3_in_0_:27,mux_top_ipin_4_mux_l3_in_1_:27,mux_top_ipin_4_mux_l4_in_0_:27,mux_top_ipin_5_buf_x1_0_:27,mux_top_ipin_5_const1_0_:27,mux_top_ipin_5_mux_l1_in_0_:27,mux_top_ipin_5_mux_l2_in_0_:27,mux_top_ipin_5_mux_l2_in_1_:27,mux_top_ipin_5_mux_l2_in_2_:27,mux_top_ipin_5_mux_l2_in_3_:27,mux_top_ipin_5_mux_l3_in_0_:27,mux_top_ipin_5_mux_l3_in_1_:27,mux_top_ipin_5_mux_l4_in_0_:27,mux_top_ipin_6_buf_x1_0_:27,mux_top_ipin_6_const1_0_:27,mux_top_ipin_6_mux_l1_in_0_:27,mux_top_ipin_6_mux_l2_in_0_:27,mux_top_ipin_6_mux_l2_in_1_:27,mux_top_ipin_6_mux_l2_in_2_:27,mux_top_ipin_6_mux_l2_in_3_:27,mux_top_ipin_6_mux_l3_in_0_:27,mux_top_ipin_6_mux_l3_in_1_:27,mux_top_ipin_6_mux_l4_in_0_:27,mux_top_ipin_7_buf_x1_0_:27,mux_top_ipin_7_const1_0_:27,mux_top_ipin_7_mux_l1_in_0_:27,mux_top_ipin_7_mux_l2_in_0_:27,mux_top_ipin_7_mux_l2_in_1_:27,mux_top_ipin_7_mux_l2_in_2_:27,mux_top_ipin_7_mux_l2_in_3_:27,mux_top_ipin_7_mux_l3_in_0_:27,mux_top_ipin_7_mux_l3_in_1_:27,mux_top_ipin_7_mux_l4_in_0_:27,my_netlist:1,n:[10,22,24,25,26,30],n_cut:[6,24],name:[1,2,8,10,11,18,24,25,26,27,43,44,48,61,63,69],namedtemporaryfil:[10,11,24,25,26,27],nbottom:30,ncut:[6,24,25],need:[18,44,63],neighbor:[62,64],neighbour:61,nested_hierarchi:[2,35],net:[10,26,27,44,61],netlist:[2,3,6,7,8,10,14,18,21,23,24,25,26,27,28,29,39,40,46,61,62,64],netlistsvg:10,netowrkx:[22,44],networkx:[6,21,24,25,26,28,44],new_cabl:44,new_cable_nam:44,new_definition_nam:[26,27,44],new_instance_nam:[26,27,44],new_port:44,newli:44,newport:44,next:[1,2,8,10,18,24,25,26,27,29],next_inst:1,nforamt:61,niter:[6,24,25,26],nleft:30,no_driv:44,no_load:44,node:[6,22,24,25,26,44],node_indx:[25,26],node_link_data:26,node_nam:[6,22,24,25,26],non:17,none:[1,23,24,25,26,30,43,44,48,49,61,63,66],noprint:63,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],notimpl:[4,5,13,19],np:[23,24,30,31],nright:30,ntop:30,number:[1,23,43,47,63],numpi:[23,24,30,31],nx:[6,22,24,25,26],nx_agraph:24,nx_pydot:[6,22,24,25,26],o:1,object:[10,29,44,49,63,68,69],objtyp:[6,24,25,26],obtain:27,obuf:1,offset:[18,29,63],onc:40,one:[40,44],onl:61,onli:[39,44],open:[0,10,11,24,25,26,27],openfpga:[10,11,14,24,25,26,28,38,51,64],openfpga_arch:9,openfpga_bas:62,opin_b:[30,63],opin_bottom:31,opin_l:[30,63],opin_l_b:63,opin_l_b_len:63,opin_l_len:63,opin_l_t:63,opin_l_t_len:63,opin_left:31,opin_r:[30,63],opin_right:31,opin_t:[30,63],opin_top:31,opins_1:63,opposit:23,optim:44,optimis:44,option:[6,15,18,24,25,26,44],optpin:44,optwir:44,order:44,origin:[15,29],os:[0,2,4,5,8,9,10,11,13,18,19,23,24,25,26,27,29,30,31],osid:26,other:[39,43,44],out0:[18,22,29,33,34,36,37],out0_0:22,out1:34,out:[1,2,4,5,6,8,9,11,12,13,18,19,22,24,25,26,27,29,30,31,33,34,36,37,44],out_0:18,out_1:18,out_2:18,out_3:18,out_going_pin:1,out_obuf:1,out_pin:63,out_reg:1,outer:49,outerpin:46,outgo:[30,63],outlin:57,outpad:61,outport:44,output1:[2,8],output2:8,output:[1,12,15,16,17,25,26,33,34,36,37,40,44,61,63],outputs1:[25,26],outputs2:[25,26],outsid:1,overrid:44,overview:46,p1:[24,25,26],p2:[24,25,26],p3:26,p4:26,p:[10,24,25,26,27],p_manag:[15,16,18],packag:[39,40],page:[39,41],pair:[44,61],paramet:[43,44,48,63,64,67,68,69],parent:[2,8,18,26,27,47],parrent:29,pars:[10,11,14,21,24,25,26,27,46,63],parser:[39,46],part1:[6,24,25,26],part2:[6,24,25,26],part:[24,26,27,49],part_graph:[6,24],partit:[3,7,26,28,38],partitioning_experi:[6,7],parts_fil:27,pass:[24,25,26,44,68,69],path:[0,2,4,5,8,9,10,13,18,19,23,25,26,27,29,30,31,63,64],pathlib:[26,27],patten:61,pattern:[18,20,21,23,61,67],pb_type:9,per:26,perform:[24,39,44,64],peripheri:61,pformat:25,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],pin2:1,pin:[10,24,25,26,27,30,44,46,49,61,63],pin_i:[24,25,26],pin_label:63,pin_map:[44,63],pin_nam:44,pin_name_to_numb:24,pinmap:[23,24,30,63],pip:40,place:[11,26,29],place_pin:61,placement:[14,21,61],placment:61,pleas:[40,41],plt:[6,22,25,26],plugin:40,pmap:63,png:24,point:[23,29,65,66],port:[1,10,22,24,25,26,27,29,43,44,48,49,68,69],port_:24,port_map:48,port_nam:44,posit:63,post:[6,44],pp:18,pprint:[18,24,25,26,29],pre:[23,67],pre_releas:40,prepare_graph_from_nx:6,prepare_netlist:[25,26],pretti:[11,15,16,17,18,29],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,13,18,19,22,23,24,25,26,27,30,31,40,63],print_connect:1,print_grid:12,print_head:[30,63],print_partition_info:[25,26],process:39,prog_clk:[24,25,26],prog_reset:[24,25,26],program:10,proj:[10,11,23,24,25,26,27,30],properti:[18,29,42,43,44,45,48,49,50,61,69],propperti:69,provid:[9,11,26,41,43,44,62,63],proxi:61,pure:39,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28,29,30,31,32],pydot:[6,24,25,26],pymeti:[6,24],pyplot:[6,22,25,26],python3:40,python:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31,39,41,42,45,46,49],q:[1,24],quiet:44,r0:30,r1:30,r2:30,r3:30,r4:30,r5:30,r6:30,r7:30,r8:30,r9:30,r:[10,11,23,24,25,26,27,63],r_______________________________________:30,r___________r_____________r_____________:30,r_____r____lr____________lr__________l_l:30,r__l__r_____r__l_l________r__l__________:30,rais:44,ram9k:12,rang:[17,18,23,24,26],rank:[25,26],read:[10,11,24,25,26,27,63],readlin:[10,11,24,25,26,27],readwrit:[6,25,26],rect:[22,24],rectangular:29,recurs:1,red:[6,24,25,26],refer:[0,1,2,8,10,11,18,22,27,29,39,41,44],regener:22,regist:[24,61],register_config_gener:61,register_placement_cr:61,register_tile_gener:[27,61],relabel:[25,26],relat:[38,39,40,62],releas:40,release_root:12,remain:44,remov:[10,24,26,27,44,61],remove_c:24,remove_child:10,remove_children_from:24,remove_config_chain:[10,27,61],remove_edges_from:[25,26],remove_nod:[25,26],remove_nodes_from:[25,26],remove_port:[24,44],remove_undriven_net:[10,27,61],renam:[14,21],rename_modul:[13,14],render:[6,14,23,24,32,38,40,61,62],render_connection_box:[23,24,30,63],render_floorplan:61,render_ipin:[23,24],render_pattern:[15,16,17,18],render_switch_pattern:[23,24,30,63],repeat:[17,57],repo:40,report:[30,63],report_connect:[31,63],report_incoming_channel:[30,63],report_ipin:[23,24,31,63],report_outgoing_channel:[30,63],repositori:1,repres:[22,39,44,46],represent:[22,44,46],reset:15,resourc:26,respect:29,restructur:[38,39],result:71,reus:44,revers:43,right:[18,23,25,26,29,30,31,57,63,64],right_0:31,right_10:31,right_12:31,right_14:31,right_16:31,right_18:31,right_20:31,right_22:31,right_24:31,right_26:31,right_28:31,right_2:31,right_30:31,right_32:31,right_34:31,right_36:31,right_38:31,right_4:31,right_6:31,right_8:31,right_bottom_grid_top_width_0_height_0_subtile_:61,right_chan:23,right_grid_left_width_0_height_0_subtile_:61,right_top_grid_bottom_width_0_height_0_subtile_:61,right_tre:15,right_width_0_height_0_subtile_:61,root:[17,63],rotat:[15,16],rout:[10,11,15,16,23,24,25,26,27,30,62],routingrend:[23,24,30],row1:[18,37],row2:[18,37],row3:[18,37],row4:[18,37],rst:1,rst_ibuf_inst:1,rule:67,run:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,40,61],run_meti:[6,24,25,26],s:1,same:[44,46],sampl:[15,16,39],sample_connect:15,save:[25,26,27,30,61,63],save_graph:[25,26],save_netlist:[10,27,61],save_paritioned_graph:26,save_partitioned_graph:26,savea:[11,15,16,17,18,29],sb11_gsb:24,sb:[21,23,27,28,30,31,61,64],sb_0__0_:[11,27,31],sb_0__1_:[11,27,31],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,27,31],sb_1__0_:[11,27,31],sb_1__1_:[11,23,24,27,30,31],sb_1__1__0:27,sb_1__1__1:27,sb_1__1__2:27,sb_1__1__3:27,sb_1__2_:27,sb_1__3_:27,sb_1__4_:[11,27,31],sb_2__1_:27,sb_2__2_:27,sb_2__3_:27,sb_3__1_:27,sb_3__2_:27,sb_3__3_:27,sb_4__0_:[11,27,31],sb_4__1_:[11,27,31],sb_4__4_:[11,27,31],sb_:[10,27,31],sb_bottom_l_in:61,sb_bottom_r_in:61,sb_left_b_in:61,sb_left_t_in:61,sb_render:[23,24,30,31],sb_right_b_in:61,sb_right_t_in:61,sb_top_l_in:61,sb_top_r_in:61,scalabl:39,scalar:[0,2,8,44],scale:[15,16,23,30,31,63],scan_chain:24,schemat:[0,10],scheme:64,script:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,39],sdn:[0,1,2,4,5,8,10,11,12,13,18,19,22,23,24,25,26,27,29,30,31,40,44,46],sdn_verilog_assignment_1:18,sdn_verilog_assignment_1_0:27,sdn_verilog_assignment_1_10:27,sdn_verilog_assignment_1_11:27,sdn_verilog_assignment_1_12:27,sdn_verilog_assignment_1_13:27,sdn_verilog_assignment_1_14:27,sdn_verilog_assignment_1_15:27,sdn_verilog_assignment_1_16:27,sdn_verilog_assignment_1_17:27,sdn_verilog_assignment_1_18:27,sdn_verilog_assignment_1_19:27,sdn_verilog_assignment_1_1:27,sdn_verilog_assignment_1_20:27,sdn_verilog_assignment_1_21:27,sdn_verilog_assignment_1_22:27,sdn_verilog_assignment_1_23:27,sdn_verilog_assignment_1_24:27,sdn_verilog_assignment_1_25:27,sdn_verilog_assignment_1_26:27,sdn_verilog_assignment_1_27:27,sdn_verilog_assignment_1_28:27,sdn_verilog_assignment_1_29:27,sdn_verilog_assignment_1_2:27,sdn_verilog_assignment_1_30:27,sdn_verilog_assignment_1_31:27,sdn_verilog_assignment_1_32:27,sdn_verilog_assignment_1_33:27,sdn_verilog_assignment_1_34:27,sdn_verilog_assignment_1_35:27,sdn_verilog_assignment_1_36:27,sdn_verilog_assignment_1_37:27,sdn_verilog_assignment_1_38:27,sdn_verilog_assignment_1_39:27,sdn_verilog_assignment_1_3:27,sdn_verilog_assignment_1_4:27,sdn_verilog_assignment_1_5:27,sdn_verilog_assignment_1_6:27,sdn_verilog_assignment_1_7:27,sdn_verilog_assignment_1_8:27,sdn_verilog_assignment_1_9:27,sdnphy:[0,2,4,5,8,13,18,19,22,29,41],search:39,second:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31],section:[18,63],see:1,seek:[10,11,24,25,26,27],select:1,self:[43,63],selfloop_edg:[25,26],separ:0,seq:23,set:[26,64],set_color:[6,24],set_label:6,set_printopt:[23,30,31],set_rankdir:[24,25,26],set_shap:24,sexampl:10,shape:[11,22,23,61],shell:[11,24,26],shift:24,should:44,show:[23,24,46],show_graph_stat:[25,26],show_placement_data:11,shown:[61,64],side:[17,18,24,26,29,30,61,63,64],signal:[15,16,24,25,26],simpl:[6,46],simpler:1,simplifi:[18,21,24,28,39],singl:[3,7,22,44],sink:[25,26],site:63,size:[10,27,42,43,67],sizei:[66,67],sizex:[66,67],skip:63,skip_connect:11,skip_constraint:[0,2,8,18,24,25,26,61],skip_pin:11,sklearn:26,some:[1,39],sort:[23,24],sort_cabl:61,sort_input_channel:23,sort_inst:61,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31,42,43,44,45,47,48,49,50,61,63,64,65,66,67,68,69],source_fil:[10,11,24,25,26,27],space:[23,30,31,63],specif:[44,63,68],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,21,22,23,24,25,26,27,29,30,31],split:[18,21,22,23,24,25,28],split_port:[18,22,25,26,44],splitext:[23,30,31],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],spydrnet_log:[2,10,11,12,23,24,25,26,27,29,30,31],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,40,42,43,44,45,47,48,49,50,61,63,64],squar:17,square_grid:[18,35],standard_cell_primit:[10,24,26],standard_cell_wrapp:[10,25],start:[10,61],startswith:[24,26],stat:[11,24,25,26,27,30],statist:[61,63],step:[16,17],store:[25,65,66],str:[1,6,10,11,24,25,26,27,30,44,48,63,68,69],strcutur:27,strip:24,structur:[10,11,26,27,39,41,44,61,64],style:[25,26],sub_modul:[10,11,24,25,26,27],subgraph:[6,24],submodul:26,sufffix:44,suffix:[10,11,24,25,26,27,44],sum:[23,24],summari:51,support:[15,16,39],support_fil:12,svg:[6,11,15,16,17,18,22,23,24,25,26,29,30,31,40,63],svgwrite:40,sw:[23,24],sw_bottom:[23,24],sw_left:23,sw_right:23,sw_top:[23,24],switch_mat:23,switch_partition_03:25,system:6,t:[1,23,24,26,63],tag:24,target:24,task:[24,25,26],task_dir:9,tech:[23,24],techmap:[6,24],tempfil:[10,11,24,25,26,27],temporari:[10,11,24,25,26,27],thei:44,them:23,thi:[0,2,4,5,6,8,9,10,11,12,15,16,17,19,22,23,24,25,26,27,30,31,40,41,42,43,44,45,46,47,49,50,61,62,63,64,65,66,67],thoguh:26,through:44,tighter:64,tilabl:[20,21],tile01:[10,64],tile02:27,tile:[11,17,21,28,61],tile_1__1_:34,tile_1__2_:34,tile_1__:37,tile_2__1_:34,tile_2__2_:34,tile_2__:37,tile_3__:37,tile_4__:37,tile_cr:61,tile_nam:64,tileabl:19,tiles_data:27,time:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,22,23,24,25,26,27,29,30,31,64],titl:[15,16,17,18],to_i:65,to_n:26,to_numpy_arrai:[6,24,25,26],to_pydot:[6,22,24,25,26],to_undirect:[25,26],to_x:65,todo:[4,5,13,19],togther:44,tool:[1,46],top:[0,2,8,10,18,22,23,24,25,26,27,29,30,31,33,34,36,37,48,57,61,63,64],top_0:31,top_10:31,top_12:31,top_14:31,top_16:31,top_18:31,top_1:63,top_20:31,top_22:31,top_24:31,top_26:31,top_28:31,top_2:31,top_30:31,top_32:31,top_34:31,top_36:31,top_38:31,top_4:31,top_6:31,top_8:31,top_chan:23,top_definit:18,top_grid:[24,25],top_grid_:24,top_grid_bottom_width_0_height_0_subtile_:61,top_inst:[0,1,2,8,18,22,24,29,48],top_ipin_0:24,top_ipin_1:24,top_ipin_2:24,top_ipin_3:24,top_ipin_4:24,top_ipin_5:24,top_ipin_6:24,top_ipin_7:24,top_ipin_8:24,top_ipin_9:24,top_left_grid_right_width_0_height_0_subtile_:61,top_modul:[10,11,27,61,64],top_pin_i:24,top_pinmap:23,top_right_grid_left_width_0_height_0_subtile_:61,top_width_0_height_0_subtile_:61,topsid:57,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28,29,30,31,32],toward:[63,64],track:26,track_0:26,transal:[15,16],transform:[15,16,39,46,51],translat:[15,16,17],tree:[6,20,38],tupl:[26,44],tutori:39,two:[3,7,24,26,44],type:[43,44,48,68,69],ultim:12,unchang:44,under:40,undriven:[10,27,61],ungroup:[3,7],uniqu:[44,61,63],unwant:24,updat:[23,63,64],update_dimens:63,upper:[26,30,43],us:[1,6,10,11,21,24,25,26,39,40,41,44,46],user:[11,39,40,49],usign:10,usng:[15,16],util:[1,6,9,10,11,12,15,16,17,18,23,24,25,26,27,29,30,31,51,61,63,64],v:[0,2,8,10,11,18,23,24,25,26,27,29,30],v_chan:26,valu:[24,25,26],variabl:[26,61],vector:[0,2,8,44],veri_proj:10,verilog:[10,14,18,21,24,25,26,28,29,39,42,45,61],vertic:[23,26,30,31,61,63],viewbox:63,visit:40,visual:[11,39],visualis:[3,7],vpr:9,vpr_arch:9,vpr_arch_render_demo:12,vstack:[23,24],vweight:[6,24,25,26],w:[10,24,25,26],wai:46,we:40,websock:40,websocket:40,weight:[6,22,24,25,26],weigt:24,what:1,where:23,which:[9,15,16,24,39,44,61],whichcna:61,whihc:29,width:[11,16,17,18,29,64,67],window:0,wire0:[8,33,36],wire0_0:22,wire:[0,1,2,8,10,11,18,22,24,27,33,34,36,37,43,44,47,50,62,64],wire_bu:33,wire_bus_1:22,wire_feedthrough:[7,8],without:44,work:[1,61],would:46,wrapper:48,write:[10,11,24,25,26,27],write_blackbox:18,write_dot:[24,25,26],write_metis_graph:[6,24,25,26],write_png:24,write_svg:[6,22,24,25,26],written:57,x:[1,10,17,18,23,24,27,30,31],x____:30,x_margin:15,xadj:6,xml:[9,12,23,24,30,31,63],xx:31,y:[17,18,40],yaml:18,yet:40,yosi:10,you:[40,41,46],your:40,zip:[3,21,26]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","FPGA Layout grid generation","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","H-Tree insertion in FPGA Tilable grid","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[23,64],"02":[24,25],"function":[1,70],"switch":[30,31],across:26,api:[46,51,62],architectur:9,base:[61,62],basic:[3,10,21,29,46],basic_hierarchi:33,bottom:[52,53,54],box:[23,24,25,30,31],bundl:42,cabl:43,cb:26,cb_render:63,cell:2,channel:63,clock:[18,21],comput:[7,14,20,28,32],configur:62,conn:[23,24,25],connect:[15,16,17,30,31],connectionpattern:67,connectpoint:65,connectpointlist:66,content:39,creat:[16,17,18],definit:44,demonstr:29,depend:40,descript:57,design:4,detail:64,develop:40,displai:1,document:39,each:64,element:[10,45],embed:[18,21],exampl:[3,21,38],experiment:6,fabric:26,feedthrough:8,floorplan:29,fpga:[10,12,13,19,27],from:[8,11,27],gener:[12,15],genrat:8,get_attr:68,get_nam:69,graph:22,grid:[12,19],grid_exampl:34,group:[2,5],h:[16,19],hierarch:0,homogen:13,how:29,hybrid:17,indic:39,inform:[1,11],innerpin:47,insert:19,instal:40,instanc:[4,5,8],interfac:41,io:57,layout:12,left:[52,55,58],librari:48,merg:[4,5],method:64,modul:[13,21],nested_hierarchi:36,netlist:[0,1,11,22,35],networkx:22,object:46,openfpga:[9,21,27,61,62],outerpin:49,overview:[42,43,44,45,47,48,49,50,61,70],pars:9,partit:[6,21,23,24,25],pattern:[15,16,17],physic:[39,46],pin:50,placement:11,refer:51,relat:21,renam:13,render:[10,11,21,29,30,31,63],restructur:[3,21],right:[53,56,59],rout:63,routingrend:63,sampl:35,sb:26,sb_render:63,sdc:62,shell:41,simplifi:25,singl:8,split:26,spydrnet:[39,46],spydrnet_phys:[65,66,67,68,69],square_grid:37,summari:46,tabl:39,test:71,tilabl:19,tile:[27,52,53,54,55,56,57,58,59,60,62,64],time:[7,14,20,28,32],top:[58,59,60],transform:62,tree:[16,18,19,21],tutori:41,two:4,type:46,ungroup:2,unit:71,util:[65,66,67,68,69,70],valid:40,variabl:63,verif:62,verilog:[11,27,35],version:40,visual:41,visualis:0}})