-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rd_Mem is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (127 downto 0);
    out_r : IN STD_LOGIC_VECTOR (127 downto 0);
    col_ov_pix_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    col_ov_pix_out_V_full_n : IN STD_LOGIC;
    col_ov_pix_out_V_write : OUT STD_LOGIC;
    ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Rd_Mem is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Rd_Mem_Rd_Mem,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7cg-fbvb900-1-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.939000,HLS_SYN_LAT=6678,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=1693,HLS_SYN_LUT=4257,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_38_fu_121_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_38_reg_199 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast_fu_125_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast_reg_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal bound_fu_139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_fu_158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_reg_225 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_186_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bound4_reg_230 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1057_3_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_3_reg_235 : STD_LOGIC_VECTOR (0 downto 0);
    signal burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer1_ce0 : STD_LOGIC;
    signal burst_buffer1_we0 : STD_LOGIC;
    signal burst_buffer1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer2_ce0 : STD_LOGIC;
    signal burst_buffer2_we0 : STD_LOGIC;
    signal burst_buffer2_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_start : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_done : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_ready : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_idle : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_continue : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_idle : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln1057_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready : STD_LOGIC;
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done : STD_LOGIC := '0';
    signal grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ic_fu_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_2_fu_175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_fu_139_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cast_fu_135_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_fu_139_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_186_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal grp_fu_186_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_186_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Rd_Mem_dataflow_parent_loop_proc IS
    port (
        ctrl2_reg_load_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer1_we0 : OUT STD_LOGIC;
        burst_buffer1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce1 : OUT STD_LOGIC;
        burst_buffer1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer1_we1 : OUT STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_we0 : OUT STD_LOGIC;
        burst_buffer2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce1 : OUT STD_LOGIC;
        burst_buffer2_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ctrl1_reg_ap_vld : IN STD_LOGIC;
        ctrl2_reg_ap_vld : IN STD_LOGIC;
        layer2_reg_ap_vld : IN STD_LOGIC;
        in_r_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_ov_pix_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        col_ov_pix_out_V_full_n : IN STD_LOGIC;
        col_ov_pix_out_V_write : OUT STD_LOGIC;
        bound4 : IN STD_LOGIC_VECTOR (23 downto 0);
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        icmp_ln1057_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rd_Mem_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Rd_Mem_mul_mul_8ns_16ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Rd_Mem_burst_buffer1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    burst_buffer1_U : component Rd_Mem_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer1_address0,
        ce0 => burst_buffer1_ce0,
        we0 => burst_buffer1_we0,
        d0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0,
        q0 => burst_buffer1_q0);

    burst_buffer2_U : component Rd_Mem_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer2_address0,
        ce0 => burst_buffer2_ce0,
        we0 => burst_buffer2_we0,
        d0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0,
        q0 => burst_buffer2_q0);

    grp_dataflow_parent_loop_proc_fu_94 : component Rd_Mem_dataflow_parent_loop_proc
    port map (
        ctrl2_reg_load_cast => empty_38_reg_199,
        ctrl1_reg => ctrl1_reg,
        ctrl2_reg => ctrl2_reg,
        layer2_reg => layer2_reg,
        burst_buffer1_address0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0,
        burst_buffer1_d0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d0,
        burst_buffer1_q0 => ap_const_lv128_lc_1,
        burst_buffer1_we0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0,
        burst_buffer1_address1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address1,
        burst_buffer1_ce1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce1,
        burst_buffer1_d1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_d1,
        burst_buffer1_q1 => ap_const_lv128_lc_1,
        burst_buffer1_we1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we1,
        in_r => in_r,
        burst_buffer2_address0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0,
        burst_buffer2_d0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d0,
        burst_buffer2_q0 => ap_const_lv128_lc_1,
        burst_buffer2_we0 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0,
        burst_buffer2_address1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address1,
        burst_buffer2_ce1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce1,
        burst_buffer2_d1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_d1,
        burst_buffer2_q1 => ap_const_lv128_lc_1,
        burst_buffer2_we1 => grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ctrl1_reg_ap_vld => ap_const_logic_1,
        ctrl2_reg_ap_vld => ap_const_logic_1,
        layer2_reg_ap_vld => ap_const_logic_1,
        in_r_ap_vld => ap_const_logic_1,
        ap_start => grp_dataflow_parent_loop_proc_fu_94_ap_start,
        ap_done => grp_dataflow_parent_loop_proc_fu_94_ap_done,
        ap_ready => grp_dataflow_parent_loop_proc_fu_94_ap_ready,
        ap_idle => grp_dataflow_parent_loop_proc_fu_94_ap_idle,
        ap_continue => grp_dataflow_parent_loop_proc_fu_94_ap_continue);

    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109 : component Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start,
        ap_done => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done,
        ap_idle => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_idle,
        ap_ready => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready,
        col_ov_pix_out_V_din => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din,
        col_ov_pix_out_V_full_n => col_ov_pix_out_V_full_n,
        col_ov_pix_out_V_write => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write,
        bound4 => bound4_reg_230,
        bound => bound_reg_210,
        p_cast => p_cast_reg_204,
        icmp_ln1057_3 => icmp_ln1057_3_reg_235,
        burst_buffer1_address0 => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0,
        burst_buffer1_q0 => burst_buffer1_q0,
        burst_buffer2_address0 => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0,
        burst_buffer2_q0 => burst_buffer2_q0);

    mul_8ns_8ns_16_1_1_U41 : component Rd_Mem_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => bound_fu_139_p0,
        din1 => bound_fu_139_p1,
        dout => bound_fu_139_p2);

    mul_mul_8ns_16ns_24_4_1_U42 : component Rd_Mem_mul_mul_8ns_16ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_186_p0,
        din1 => grp_fu_186_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_186_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_94_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_94_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_ready = ap_const_logic_1)) then 
                    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dataflow_parent_loop_proc_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1057_fu_170_p2 = ap_const_lv1_0)))) then 
                    grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dataflow_parent_loop_proc_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_dataflow_parent_loop_proc_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ic_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ic_fu_64 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1057_fu_170_p2 = ap_const_lv1_0))) then 
                ic_fu_64 <= ic_2_fu_175_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound4_reg_230 <= grp_fu_186_p2;
                empty_reg_225 <= empty_fu_158_p1;
                icmp_ln1057_3_reg_235 <= icmp_ln1057_3_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bound_reg_210 <= bound_fu_139_p2;
                empty_38_reg_199 <= empty_38_fu_121_p1;
                p_cast_reg_204 <= ctrl1_reg(31 downto 24);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done, ap_CS_fsm_state5, icmp_ln1057_fu_170_p2, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1057_fu_170_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done)
    begin
        if ((grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready, ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready and ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, icmp_ln1057_fu_170_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1057_fu_170_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1057_fu_170_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1057_fu_170_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_done <= (grp_dataflow_parent_loop_proc_fu_94_ap_done or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_done);
    ap_sync_grp_dataflow_parent_loop_proc_fu_94_ap_ready <= (grp_dataflow_parent_loop_proc_fu_94_ap_ready or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_94_ap_ready);
    bound_fu_139_p0 <= cast_fu_135_p1(8 - 1 downto 0);
    bound_fu_139_p1 <= cast_fu_135_p1(8 - 1 downto 0);

    burst_buffer1_address0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0, grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            burst_buffer1_address0 <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer1_address0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_address0;
        else 
            burst_buffer1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer1_ce0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0, grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            burst_buffer1_ce0 <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer1_ce0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_ce0;
        else 
            burst_buffer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer1_we0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer1_we0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer1_we0;
        else 
            burst_buffer1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_address0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0, grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            burst_buffer2_address0 <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer2_address0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_address0;
        else 
            burst_buffer2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer2_ce0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0, grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            burst_buffer2_ce0 <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_burst_buffer2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer2_ce0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_ce0;
        else 
            burst_buffer2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_we0_assign_proc : process(grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            burst_buffer2_we0 <= grp_dataflow_parent_loop_proc_fu_94_burst_buffer2_we0;
        else 
            burst_buffer2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cast_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast_fu_125_p4),16));
    col_ov_pix_out_V_din <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_din;

    col_ov_pix_out_V_write_assign_proc : process(grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_ov_pix_out_V_write <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_col_ov_pix_out_V_write;
        else 
            col_ov_pix_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_38_fu_121_p1 <= ctrl2_reg(8 - 1 downto 0);
    empty_fu_158_p1 <= layer1_reg(16 - 1 downto 0);
    grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start <= grp_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9_fu_109_ap_start_reg;

    grp_dataflow_parent_loop_proc_fu_94_ap_continue_assign_proc : process(ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
            grp_dataflow_parent_loop_proc_fu_94_ap_continue <= ap_const_logic_1;
        else 
            grp_dataflow_parent_loop_proc_fu_94_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_dataflow_parent_loop_proc_fu_94_ap_start <= grp_dataflow_parent_loop_proc_fu_94_ap_start_reg;
    grp_fu_186_p0 <= grp_fu_186_p00(8 - 1 downto 0);
    grp_fu_186_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_38_fu_121_p1),24));
    grp_fu_186_p1 <= grp_fu_186_p10(16 - 1 downto 0);
    grp_fu_186_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_139_p2),24));
    ic_2_fu_175_p2 <= std_logic_vector(unsigned(ic_fu_64) + unsigned(ap_const_lv16_1));
    icmp_ln1057_3_fu_162_p2 <= "1" when (p_cast_reg_204 = ap_const_lv8_0) else "0";
    icmp_ln1057_fu_170_p2 <= "1" when (ic_fu_64 = empty_reg_225) else "0";
    p_cast_fu_125_p4 <= ctrl1_reg(31 downto 24);
end behav;
