                                                                                                                                                             CS42L56
  Ultralow Power, Stereo Codec with Class H Headphone Amp
DIGITAL to ANALOG FEATURES                                                                              ANALOG to DIGITAL FEATURES
 5 mW Stereo Playback Power Consumption                                                                 3.5 mW Stereo Record Power Consumption
 99 dB Dynamic Range (A-wtd)                                                                            95 dB Dynamic Range (A-wtd)
 -86 dB THD+N                                                                                               -87 dB THD+N
 Digital Signal Processing Engine                                                                       Configurable Analog Inputs
     –         Bass & Treble Tone Control, De-emphasis                                                       – Two Pseudo-differential Stereo Inputs or
     –         Master Volume Control (+12 to -102 dB in                                                      – One Pseudo-differential Stereo Inputs +
               0.5 dB steps)                                                                                           One Standard Stereo Input + One Standard
     –         Soft-ramp & Zero-cross Transitions                                                                      Mono Input or
     –         Programmable Peak-detect and Limiter                                                          – Three Standard Stereo Inputs
     –         Beep Generator with Full Tone Control                                                         – Pseudo-differential Inputs Reduce
                                                                                                                       Common Mode Signal Noise
Stereo Headphone and Line Amplifiers                                                                         – 3:1 Stereo Input MUX for ADC or
 Step-down/Inverting Charge Pump                                                                                      Passthrough
 Class H Amplifier - Automatic Supply Adj.                                                              Analog Programmable Gain Amplifier (PGA)
     –         High Efficiency                                                                               –         +12 to -6 dB in 0.5 dB steps
     –         Low EMI                                                                                       –         +10 dB or +20 dB Additional Gain for
                                                                                                                       Microphone Inputs
 Pseudo-differential Ground-centered Outputs
                                                                                                         Programmable, Low-noise MIC Bias Output
 High HP Power Output at -75 dB THD+N
                                                                                                         Programmable Automatic Level Control (ALC)
     –         2 x 20 mW Into 16  @ 1.8 V
                                                                                                             –         Noise Gate for Noise Suppression
 1 VRMS Line Output @ 1.8 V                                                                                 –         Programmable Threshold &
 Analog Vol. Ctl. (+12 to -60 dB in 1 dB steps)                                                                       Attack/Release Rates
 Analog In to Analog Out Passthrough                                                                    Independent ADC Channel Control
 Pop and Click Suppression                                                                              High-pass Filter Disable for DC Measurements
                                Analog Supply (VA)                    Digital Supply (VLDO)                              Charge Pump Supply (VCP)
                                 +1.62 V to +2.75 V                      +1.62 V to +2.75 V                                  +1.62 V to +2.75 V
                                                                                                                                  Step-Down      Inverting
                                                                             LDO Regulator                                                    +VHP      -VHP
     Left Input 1                                                   ALC                         Beep                                          -                Left Headphone Output
    Pseudo Diff. Input /                                                                                                                      +
          Left Input 3
    Right Input 1                                       Multi-bit                         Mono mix,          Multi-bit                                          Pseudo Diff. Input
                                                                      Attenuator,
                            0, +10, or
                            +20 dB
                                       -6 to +12 dB
                                       0.5 dB Steps    ADC          Boost, Mix
                                                                                        Limiter, Bass,       DAC
                                                                                        Treble Adjust                                         +
     Left Input 2                                                                                                                             -
                                                                                                                                                               Right Headphone Output
    Pseudo Diff. Input /
         Right Input 3
    Right Input 2                                                   ALC            HPF
                                                                                                                                              -
                                                                                                                                              +
                                                                                                                                                               Left Line Output
                                                                                                                                                               Pseudo Diff. Input
                                                                  Control Port        Serial Audio Port
Mic Bias Output          Programmable Mic Bias
                                                                                                                                              +
                                                                                                                                                               Right Line Output
                                                                                 Level Shifter                                                -
                                                                                                                                             Ground-Centered
                                                    +1.62 V to +3.63 V        I²C or SPI       I²S or Left Justified                         Amplifiers
                                                     Interface Supply           Control        Serial Audio Input/
                                                                                                       Output
                                                                              Copyright  Cirrus Logic, Inc. 2014                                                                  FEB '14
                                                                                       (All Rights Reserved)
  http://www.cirrus.com                                                                                                                                                           DS851F2


                                                                                             CS42L56
SYSTEM FEATURES                                  GENERAL DESCRIPTION
 Audio (11.2896 MHz or 12.288 MHz) or USB
  (12 MHz) Master Clock Input                    The CS42L56 is a highly integrated, 24-bit, ultra-low-
 Low-power Operation                            power stereo CODEC based on multi-bit delta-sigma
  – Stereo Anlg. Passthrough: 3.3 mW @1.8 V      modulation. Both the ADC and DAC offer many features
  – Stereo Rec. and Playback: 8.3 mW @1.8 V      suitable for low power portable system applications.
 Headphone Detect Input                         The analog input path allows independent channel
 High Performance 24-bit Converters             control of a variety of features. The Programmable Gain
  – Multi-bit Delta–Sigma Architecture           Amplifier (PGA) provides analog gain with zero cross
 Integrated High Efficient Power Management     transitions. The ADC path includes a digital volume at-
                                                 tenuator with soft ramp transitions and a programmable
  Reduces Power Consumption
                                                 ALC and noise gate monitor the input signals and adjust
  – Step-down Charge Pump Improves               the volume appropriately. An analog passthrough also
      Efficiency                                 exists, accommodating a lower noise, lower power ana-
  – Inverting Charge Pump Accommodates           log in to analog out path to the headphone and line
      Low System Voltage by Providing Negative   amplifiers, bypassing the ADC and DAC.
      Rail for HP/Line Amp
                                                 The DAC output path includes a fixed-function digital
  – LDO Reg. Provides Low Digital Supply
      Voltage                                    signal processing engine. Tone control provides bass
                                                 and treble adjustment at four selectable corner frequen-
 Digital Power Reduction                        cies. The digital mixer provides independent volume
  – Very Low ADC/DAC Oversampling Rate           control for both the ADC output and PCM input signal
  – Bursted Serial Clock Providing up to 24 Bits paths, as well as a master volume control. Digital vol-
      per Sample                                 ume controls may be configured to change on soft ramp
                                                 transitions while the analog controls can be configured
 Power Down Management
                                                 to occur on every zero crossing. The DAC path also in-
  – ADC, DAC, CODEC, PGA, DSP                    cludes de-emphasis, limiting functions and a beep
 Analog & Digital Routing/Mixes                 generator delivering tones selectable across a range of
                                                 two full octaves.
  – Line/Headphone Out = Analog In (ADC
      Bypassed)                                  The Class H stereo headphone amplifier combines the
  – Line/Headphone Out = ADC Out                 efficiency of an integrated step-down and inverting
  – Internal Digital Loopback                    charge pump with the linearity and low EMI of a Class
                                                 AB amplifier. A step-down/inverting charge pump oper-
  – Mono Mixes
                                                 ates in two modes: ±VCP mode or ±VCP/2) mode.
 I²C or SPI™ Control Port                       Based on the amplifier’s output signal, internal logic au-
 I²S or Left-justified Digital Interface Format tomatically adjusts the output of the charge pump,
                                                 +VHPFILT and –VHPFILT, to optimize efficiency. With
 Flexible Clocking Options
                                                 these features, the amplifier delivers a ground-centered
  – Master or Slave Operation                    output with a large signal swing even at low voltages
  – Wide Range of Sample Rates Supported         and eliminates the need for external DC-blocking
                                                 capacitors.
APPLICATIONS
                                                 These features make the CS42L56 the ideal solution for
 HDD and Flash-based Portable Audio Players     portable applications which require extremely low pow-
 PDAs                                           er consumption in a minimal amount of space.
 Personal Media Players                         The CS42L56 is available in a 40-pin QFN package for
 Portable Game Consoles                         the Commercial (-40 to +85° C) grade. The CDB42L56
 Digital Voice Recorders                        Customer Demonstration board is also available for de-
                                                 vice evaluation and implementation suggestions.
 MD Players/Recorders
                                                 Please see “Ordering Information” on page 93 for com-
 Digital Camcorders                             plete details.
 Digital Cameras
 Smart Phones
2                                                                                               DS851F2


                                                                                                                                                  CS42L56
TABLE OF CONTENTS
      1. PIN DESCRIPTIONS .............................................................................................................................. 8
         1.1 I/O Pin Characteristics .................................................................................................................... 10
      2. TYPICAL CONNECTION DIAGRAMS ................................................................................................. 11
      3. CHARACTERISTIC AND SPECIFICATION TABLES ......................................................................... 14
         RECOMMENDED OPERATING CONDITIONS ................................................................................... 14
         ABSOLUTE MAXIMUM RATINGS ....................................................................................................... 14
         ANALOG INPUT CHARACTERISTICS ................................................................................................ 14
         ADC DIGITAL FILTER CHARACTERISTICS ....................................................................................... 17
         HP OUTPUT CHARACTERISTICS ...................................................................................................... 18
         LINE OUTPUT CHARACTERISTICS ................................................................................................... 19
         ANALOG PASSTHROUGH CHARACTERISTICS ............................................................................... 21
         COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE ...............................21
         SWITCHING SPECIFICATIONS - SERIAL PORT ............................................................................... 22
         SWITCHING SPECIFICATIONS - I²C CONTROL PORT ..................................................................... 23
         SWITCHING CHARACTERISTICS - SPI CONTROL PORT ................................................................ 24
         ANALOG OUTPUT ATTENUATION CHARACTERISTICS .................................................................. 25
         DC CHARACTERISTICS ...................................................................................................................... 26
         DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS ..................................................... 27
         POWER CONSUMPTION - ALL SUPPLIES = 1.8 V ............................................................................ 28
         POWER CONSUMPTION - ALL SUPPLIES = 2.5 V ........................................................................... 29
      4. APPLICATIONS ................................................................................................................................... 30
         4.1 Overview ......................................................................................................................................... 30
             4.1.1 Basic Architecture ................................................................................................................. 30
             4.1.2 Line Inputs ............................................................................................................................. 30
             4.1.3 Line and Headphone Outputs (Class H, Ground-Centered Amplifiers) ................................. 30
             4.1.4 Fixed-function DSP Engine ................................................................................................... 30
             4.1.5 Beep Generator ..................................................................................................................... 30
             4.1.6 Power Management .............................................................................................................. 30
         4.2 Analog Inputs .................................................................................................................................. 31
             4.2.1 Pseudo-differential Inputs ...................................................................................................... 32
             4.2.2 Large-scale Inputs ................................................................................................................. 32
             4.2.3 Microphone Inputs ................................................................................................................. 34
                    4.2.3.1 External Passive Components ................................................................................... 34
             4.2.4 Optional VCM Buffer ............................................................................................................. 34
             4.2.5 Automatic Level Control (ALC) .............................................................................................. 34
                    4.2.5.1 Attack/Release Time Calculations: ............................................................................ 36
         4.3 Analog In to Analog Out Passthrough ............................................................................................ 36
         4.4 Analog Outputs .............................................................................................................................. 37
         4.5 Class H Amplifier ............................................................................................................................ 38
             4.5.1 Power Control Options .......................................................................................................... 39
                    4.5.1.1 Standard Class AB Mode (setting 01 and 10) ........................................................... 39
                    4.5.1.2 Adapt to Volume Mode (setting 00) ........................................................................... 39
                    4.5.1.3 Adapt to Output Mode (setting 11) ............................................................................. 42
             4.5.2 Power Supply Transitions ...................................................................................................... 42
             4.5.3 Efficiency ............................................................................................................................... 43
         4.6 Beep Generator .............................................................................................................................. 44
         4.7 Limiter ............................................................................................................................................. 45
         4.8 Serial Port Clocking ........................................................................................................................ 46
         4.9 Digital Interface Format .................................................................................................................. 49
         4.10 Initialization ................................................................................................................................... 49
         4.11 Recommended DAC to HP or Line Power Sequence .................................................................. 49
             4.11.1 Power-Up Sequence ........................................................................................................... 49
DS851F2                                                                                                                                                             3


                                                                                                                                      CS42L56
         4.11.2 Power-Down Sequence ....................................................................................................... 50
     4.12 Recommended PGA to HP or Line Power Sequence (Analog Passthrough) .............................. 51
         4.12.1 Power-Up Sequence ........................................................................................................... 51
         4.12.2 Power-Down Sequence ....................................................................................................... 52
     4.13 Control Port Operation .................................................................................................................. 53
         4.13.1 SPI Control .......................................................................................................................... 53
         4.13.2 I²C Control ........................................................................................................................... 53
         4.13.3 Memory Address Pointer (MAP) .......................................................................................... 54
               4.13.3.1 Map Increment (INCR) ............................................................................................. 54
  5. REGISTER QUICK REFERENCE ........................................................................................................ 55
  6. REGISTER DESCRIPTION .................................................................................................................. 57
     6.1 Device I.D. Register (Address 01h) (Read Only) ............................................................................ 57
         6.1.1 Device I.D. (Read Only) ........................................................................................................ 57
     6.2 Device Revision Register (Address 02h) (Read Only) ................................................................... 57
         6.2.1 Alpha Revision (Read Only) .................................................................................................. 57
         6.2.2 Numeric Revision (Read Only) .............................................................................................. 57
     6.3 Power Control 1 (Address 03h) ...................................................................................................... 57
         6.3.1 Power Down VCM Bias Buffer .............................................................................................. 57
         6.3.2 Power Down MIC Bias .......................................................................................................... 58
         6.3.3 Power Down ADC Charge Pump .......................................................................................... 58
         6.3.4 Power Down ADC x ............................................................................................................... 58
         6.3.5 Power Down .......................................................................................................................... 58
     6.4 Power Control 2 (Address 04h) ...................................................................................................... 58
         6.4.1 Headphone Power Control .................................................................................................... 58
         6.4.2 Line Power Control ................................................................................................................ 59
     6.5 Clocking Control 1 (Address 05h) ................................................................................................... 59
         6.5.1 Master/Slave Mode ............................................................................................................... 59
         6.5.2 SCLK Polarity ........................................................................................................................ 59
         6.5.3 SCLK Equals MCLK .............................................................................................................. 59
         6.5.4 MCLK Pre-Divide ................................................................................................................... 59
         6.5.5 MCLK Divide ......................................................................................................................... 60
         6.5.6 MCLK Disable ....................................................................................................................... 60
     6.6 Clocking Control 2 (Address 06h) ................................................................................................... 60
         6.6.1 Clock Ratio Auto-Detect ........................................................................................................ 60
         6.6.2 Clock Ratio ............................................................................................................................ 61
     6.7 Serial Format (Address 07h) .......................................................................................................... 61
         6.7.1 CODEC Digital Interface Format ........................................................................................... 61
     6.8 Class H Control (Address 08h) ....................................................................................................... 62
         6.8.1 Adaptive Power Adjustment .................................................................................................. 62
         6.8.2 Charge Pump Frequency ...................................................................................................... 62
     6.9 Misc. Control (Address 09h) ........................................................................................................... 62
         6.9.1 Digital MUX ........................................................................................................................... 62
         6.9.2 Analog Soft Ramp ................................................................................................................. 63
         6.9.3 Analog Zero Cross ................................................................................................................ 63
         6.9.4 Digital Soft Ramp .................................................................................................................. 63
         6.9.5 Freeze Registers ................................................................................................................... 63
     6.10 Status (Address 0Ah) (Read Only) ............................................................................................... 64
         6.10.1 HPDETECT Pin Status (Read Only) ................................................................................... 64
         6.10.2 Serial Port Clock Error (Read Only) .................................................................................... 64
         6.10.3 DSP Engine Overflow (Read Only) ..................................................................................... 64
         6.10.4 MIXx Overflow (Read Only) ................................................................................................. 64
         6.10.5 ADCx Overflow (Read Only) ............................................................................................... 64
     6.11 Playback Control (Address 0Bh) .................................................................................................. 65
         6.11.1 Power Down DSP ................................................................................................................ 65
4                                                                                                                                            DS851F2


                                                                                                                                          CS42L56
            6.11.2 HP/Line De-Emphasis ......................................................................................................... 65
            6.11.3 Playback Channels B=A ...................................................................................................... 65
            6.11.4 Invert PCM Signal Polarity .................................................................................................. 65
        6.12 DSP Mute Controls (Address 0Ch) ............................................................................................... 66
            6.12.1 ADC Mixer Channel x Mute ................................................................................................. 66
            6.12.2 PCM Mixer Channel x Mute ................................................................................................ 66
            6.12.3 Master Playback Mute ......................................................................................................... 66
        6.13 ADCx Mixer Volume: ADCA (Address 0Dh) & ADCB (Address 0Eh) ........................................... 66
            6.13.1 ADC Mixer Channel x Volume ............................................................................................. 66
        6.14 PCMx Mixer Volume: PCMA (Address 0Fh) & PCMB (Address 10h) .......................................... 67
            6.14.1 PCM Mixer Channel x Volume ............................................................................................ 67
        6.15 Analog Input Advisory Volume (Address 11h) .............................................................................. 68
            6.15.1 Analog Input Advisory Volume ............................................................................................ 68
        6.16 Digital Input Advisory Volume (Address 12h) ............................................................................... 68
            6.16.1 Digital Input Advisory Volume ............................................................................................. 68
        6.17 Master Volume Control:
        MSTA (Address 13h) & MSTB (Address 14h) ...................................................................................... 69
            6.17.1 Master Volume Control ........................................................................................................ 69
        6.18 Beep Frequency & On Time (Address 15h) ................................................................................. 69
            6.18.1 Beep Frequency .................................................................................................................. 69
            6.18.2 Beep On Time ..................................................................................................................... 70
        6.19 Beep Volume & Off Time (Address 16h) ...................................................................................... 70
            6.19.1 Beep Off Time ..................................................................................................................... 70
            6.19.2 Beep Volume ....................................................................................................................... 71
        6.20 Beep & Tone Configuration (Address 17h) ................................................................................... 71
            6.20.1 Beep Configuration .............................................................................................................. 71
            6.20.2 Treble Corner Frequency .................................................................................................... 71
            6.20.3 Bass Corner Frequency ...................................................................................................... 72
            6.20.4 Tone Control Enable ........................................................................................................... 72
        6.21 Tone Control (Address 18h) ......................................................................................................... 72
            6.21.1 Treble Gain .......................................................................................................................... 72
            6.21.2 Bass Gain ............................................................................................................................ 72
        6.22 ADC & PCM Channel Mixer (Address 19h) .................................................................................. 73
            6.22.1 PCM Mix Channel Swap ..................................................................................................... 73
            6.22.2 ADC Mix Channel Swap ...................................................................................................... 73
        6.23 AIN Reference Configuration, ADC MUX (Address 1Ah) ............................................................. 73
            6.23.1 Analog Input 2 x Reference Configuration .......................................................................... 73
            6.23.2 Analog Input 1 x Reference Configuration .......................................................................... 73
            6.23.3 ADC x Input Select .............................................................................................................. 74
        6.24 HPF Control (Address 1Bh) .......................................................................................................... 74
            6.24.1 ADCx High-Pass Filter ........................................................................................................ 74
            6.24.2 ADCx High-Pass Filter Freeze ............................................................................................ 74
            6.24.3 HPF x Corner Frequency .................................................................................................... 74
        6.25 Misc. ADC Control (Address 1Ch) ................................................................................................ 75
            6.25.1 ADC Channel B=A .............................................................................................................. 75
            6.25.2 PGA Channel B=A .............................................................................................................. 75
            6.25.3 Digital Sum .......................................................................................................................... 75
            6.25.4 Invert ADC Signal Polarity ................................................................................................... 75
            6.25.5 ADC Mute ............................................................................................................................ 75
        6.26 Gain & Bias Control (Address 1Dh) .............................................................................................. 76
            6.26.1 PGA x Preamplifier Gain ..................................................................................................... 76
            6.26.2 Boostx ................................................................................................................................. 76
            6.26.3 Microphone Bias Output Level ............................................................................................ 76
        6.27 PGA x MUX, Volume: PGA A (Address 1Eh) & PGA B (Address 1Fh) ........................................ 76
DS851F2                                                                                                                                                      5


                                                                                                                                          CS42L56
         6.27.1 PGA x Input Select .............................................................................................................. 76
         6.27.2 PGAx Volume ...................................................................................................................... 77
     6.28 ADCx Attenuator Control: ADCAATT (Address 20h) & ADCBATT (Address 21h) ....................... 77
         6.28.1 ADCx Volume ...................................................................................................................... 77
     6.29 ALC Enable & Attack Rate (Address 22h) .................................................................................... 78
         6.29.1 ALCx .................................................................................................................................... 78
         6.29.2 ALC Attack Rate .................................................................................................................. 78
     6.30 ALC Release Rate (Address 23h) ................................................................................................ 78
         6.30.1 ALC Limit All Channels ........................................................................................................ 78
         6.30.2 ALC Release Rate ............................................................................................................... 79
     6.31 ALC Threshold (Address 24h) ...................................................................................................... 79
         6.31.1 ALC Maximum Threshold .................................................................................................... 79
         6.31.2 ALC Minimum Threshold ..................................................................................................... 80
     6.32 Noise Gate Control (Address 25h) ............................................................................................... 80
         6.32.1 Noise Gate All Channels ..................................................................................................... 80
         6.32.2 Noise Gate Enable .............................................................................................................. 80
         6.32.3 Noise Gate Threshold and Boost ........................................................................................ 81
         6.32.4 Noise Gate Delay Timing .................................................................................................... 81
     6.33 ALC and Limiter Soft Ramp, Zero Cross Disables (Address 26h) ................................................ 81
         6.33.1 ALCx Soft Ramp Disable ..................................................................................................... 81
         6.33.2 ALCx Zero Cross Disable .................................................................................................... 81
         6.33.3 Limiter Soft Ramp Disable ................................................................................................... 81
     6.34 Automute, Line & HP MUX (Address 27h) ................................................................................... 82
         6.34.1 Auto Mute ............................................................................................................................ 82
         6.34.2 Line Input Select .................................................................................................................. 82
         6.34.3 Headphone Input Select ...................................................................................................... 82
     6.35 Headphone Volume Control: HPA (Address 28h) & HPB (Address 29h) ..................................... 82
         6.35.1 Headphone Channel x Mute ................................................................................................ 82
         6.35.2 Headphone Volume Control ................................................................................................ 83
     6.36 Line Volume Control: LINEA (Address 2Ah) & LINEB (Address 2Bh) .......................................... 83
         6.36.1 Line Channel x Mute ........................................................................................................... 83
         6.36.2 Line Volume Control ............................................................................................................ 83
     6.37 Limiter Min/Max Thresholds (Address 2Ch) ................................................................................. 84
         6.37.1 Limiter Maximum Threshold ................................................................................................ 84
         6.37.2 Limiter Cushion Threshold .................................................................................................. 84
     6.38 Limiter Control, Release Rate (Address 2Dh) .............................................................................. 85
         6.38.1 Peak Detect and Limiter ...................................................................................................... 85
         6.38.2 Peak Signal Limit All Channels ........................................................................................... 85
         6.38.3 Limiter Release Rate ........................................................................................................... 85
     6.39 Limiter Attack Rate (Address 2Eh) ............................................................................................... 86
         6.39.1 Limiter Attack Rate .............................................................................................................. 86
  7. PCB LAYOUT CONSIDERATIONS ..................................................................................................... 87
     7.1 Power Supply ................................................................................................................................. 87
     7.2 Grounding ....................................................................................................................................... 87
     7.3 QFN Thermal Pad .......................................................................................................................... 87
  8. ANALOG VOLUME NON-LINEARITY (DNL & INL) ............................................................................ 88
  9. ADC & DAC DIGITAL FILTERS .......................................................................................................... 89
  10. PARAMETER DEFINITIONS .............................................................................................................. 90
  11. PACKAGE DIMENSIONS .................................................................................................................. 91
     THERMAL CHARACTERISTICS .......................................................................................................... 91
  12. ORDERING INFORMATION .............................................................................................................. 92
  13. REFERENCES .................................................................................................................................... 92
  14. REVISION HISTORY .......................................................................................................................... 92
6                                                                                                                                               DS851F2


                                                                                                                                            CS42L56
LIST OF FIGURES
      Figure 1.Typical Connection Diagram - Four Pseudo-Differential Analog Inputs ...................................... 11
      Figure 2.Typical Connection Diagram - Two Pseudo-Differential / Three Single-Ended Analog Inputs ... 12
      Figure 3.Typical Connection Diagram - Six Single-Ended Analog Inputs ................................................. 13
      Figure 4.CMRR Test Configuration ........................................................................................................... 16
      Figure 5.AINxREF Input Voltage Test Configuration ................................................................................ 16
      Figure 6.HP Output Test Configuration ..................................................................................................... 20
      Figure 7.Line Output Test Configuration ................................................................................................... 20
      Figure 8.Serial Port Timing (Slave Mode) ................................................................................................. 22
      Figure 9.Serial Port Timing (Master Mode) ............................................................................................... 22
      Figure 10.I²C Control Port Timing ............................................................................................................. 23
      Figure 11.Control Port Timing - SPI Format .............................................................................................. 24
      Figure 12.Power Consumption Test Configuration ................................................................................... 27
      Figure 13.Analog Input Signal Flow .......................................................................................................... 31
      Figure 14.Stereo Pseudo-Differential Input ............................................................................................... 32
      Figure 15.Analog Input Attenuation ........................................................................................................... 33
      Figure 16.Example Analog Input Attenuation ............................................................................................ 33
      Figure 17.MIC Input Mix w/Common Mode Rejection ............................................................................... 34
      Figure 18.ALC Operation .......................................................................................................................... 35
      Figure 19.DSP Engine Signal Flow ........................................................................................................... 37
      Figure 20.Analog Output Stage ................................................................................................................. 38
      Figure 21.Class H Volume-Adapt Paths ................................................................................................... 39
      Figure 22.Volume Sum Effects ................................................................................................................. 40
      Figure 23.Channel/Amp Effect .................................................................................................................. 40
      Figure 24.HP/Line Channel Effects ........................................................................................................... 41
      Figure 25.VHPFILT Transitions ................................................................................................................. 42
      Figure 26.VHPFILT Hysteresis ................................................................................................................. 43
      Figure 27.Class H Power to Load vs. Power from VCP Supply - 32 W .................................................... 43
      Figure 28.Class H Power to Load vs. Power from VCP Supply - 16 W .................................................... 44
      Figure 29.Beep Configuration Options ...................................................................................................... 45
      Figure 30.Peak Detect & Limiter ............................................................................................................... 46
      Figure 31.Serial Port Timing in Master Mode ............................................................................................ 48
      Figure 32.I²S Format ................................................................................................................................. 49
      Figure 33.Left-Justified Format ................................................................................................................. 49
      Figure 34.Control Port Timing in SPI Mode .............................................................................................. 53
      Figure 35.Control Port Timing, I²C Write ................................................................................................... 54
      Figure 36.Control Port Timing, I²C Read ................................................................................................... 54
      Figure 37.PGA Step Size vs. Volume Setting ........................................................................................... 88
      Figure 38.PGA Output Volume vs. Volume Setting .................................................................................. 88
      Figure 39.HP/Line Step Size vs. Volume Setting ...................................................................................... 88
      Figure 40.HP/Line Output Volume vs. Volume Setting ............................................................................. 88
      Figure 41.ADC Frequency Response ....................................................................................................... 89
      Figure 42.ADC Stopband Rejection .......................................................................................................... 89
      Figure 43.ADC Transition Band ................................................................................................................ 89
      Figure 44.ADC Transition Band Detail ...................................................................................................... 89
      Figure 45.DAC Frequency Response ....................................................................................................... 89
      Figure 46.DAC Stopband .......................................................................................................................... 89
      Figure 47.DAC Transition Band ................................................................................................................ 89
      Figure 48.DAC Transition Band (Detail) .................................................................................................... 89
DS851F2                                                                                                                                                       7


                                                                                                                                                                  CS42L56
1. PIN DESCRIPTIONS
                                                                                                       HPDETECT              AIN2REF/AIN3B
                                                                           VDFILT
                                                 MCLK
                                      SCLK       SDOUT            VL                VLDO    RESET                 AIN2B
                                       40         39      38      37        36      35       34        33          32          31
                        SDIN     1                                                                                                           30   AIN2A
                       LRCK      2                                                                                                           29   AIN1B
                    SDA/CDIN     3                                                                                                           28   AIN1REF/AIN3A
                   SCL/CCLK      4                                                                                                           27   AIN1A
                     AD0/CS      5
                                                               GND/Thermal Pad
                                                                                                                                             26   MICBIAS
                         VCP     6                                                                                                           25   AFILTB
                       FLYP      7                                                                                                           24   AFILTA
                    +VHPFILT     8                                                                                                           23   VQ
                                                    Top-Down (Through-Package) View
                       FLYC      9
                                                          40-Pin QFN Package
                                                                                                                                             22   FILT+
                       FLYN      10                                                                                                          21   AGND
                                       11         12      13      14        15      16       17        18          19          20
                                                                           TSTN
                                                                                            LINEOUTA              LINEOUTB
                                      -VHPFILT                    HPOUTB
                                                                                    TSTN
                                                                                                       LINEREF
                                                                                                                             VA
                                                          HPREF
                                                 HPOUTA
    Pin Name   #                                                                           Pin Description
SDIN           1     Serial Audio Data Input (Input) - Input for two’s complement serial audio data.
                     Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
LRCK           2
                     serial audio data lines.
                     Serial Control Data (Input/Output) - SDA is the bidirectional data pin for the I²C control interface.
SDA/CDIN       3
                     CDIN is the input data pin for the SPI control interface.
SCL/CCLK       4     Serial Control Port Clock (Input) - Serial clock for the I²C and SPI control interfaces.
                     Chip Address (I²C) / Chip Select (SPI) (Input) - For I²C operation, this pin must remain static high
AD0/CS         5
                     or low. For SPI, CS is the chip-select pin.
VCP            6     Step-Down Charge Pump Power (Input) - Power supply for the step-down charge pump.
                     Charge Pump Cap Positive Node (Output) - Positive node for the step-down charge pump’s flying
FLYP           7
                     capacitor.
                     Step-Down Charge Pump Filter Connection (Output) - Power supply from the step-down charge
+VHPFILT       8
                     pump that provides the positive rail for the headphone and line amplifiers
                     Charge Pump Cap Common Node (Output) - Common positive node for the step-down and invert-
FLYC           9
                     ing charge pumps’ flying capacitors.
                     Charge Pump Cap Negative Node (Output) - Negative node for the inverting charge pump’s flying
FLYN           10
                     capacitor.
8                                                                                                                                                                   DS851F2


                                                                                                         CS42L56
                 Inverting Charge Pump Filter Connection (Output) - Power supply from the inverting charge
-VHPFILT      11
                 pump that provides the negative rail for the headphone and line amplifiers.
HPOUTA        12 Headphone Audio Output (Output) - The full-scale output level is specified in “HP Output Charac-
HPOUTB        14 teristics” on page 19.
                 Pseudo Diff. Headphone Output Reference (Input) - Ground reference for the headphone amplifi-
HPREF         13
                 ers
              15 Test Input (Input) - This pin is an input used for test purposes only and should be tied to ground for
TSTN
              16 normal operation.
LINEOUTA      17 Line Audio Output (Output) - The full-scale output level is specified in “Line Output Characteristics”
LINEOUTB      19 on page 20.
LINEREF       18 Pseudo Diff. Line Output Reference (Input) - Ground reference for the line amplifiers.
VA            20 Analog Power (Input) - Power supply for the internal analog section.
AGND          21 Analog Ground (Input) - Ground reference for the internal analog section.
FILT+         22 Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
VQ            23 Quiescent Voltage (Output) - Filter connection for the internal quiescent voltage.
AFILTA        24
                 Antialias Filter Connection (Output) - Antialias filter connection for the ADC inputs.
AFILTB        25
              26 Microphone Bias (Output) - Low noise bias supply for an external microphone. Electrical character-
MICBIAS
                 istics are specified in the DC Electrical Characteristics table.
AIN1A         27
AIN1B         29 Analog Inputs 1 & 2 (Input) - The full-scale level is specified in “Analog Input Characteristics” on
AIN2A         30 page 14.
AIN2B         32
                 Pseudo Differential Analog Input Reference/Analog Input 3 (Input) - Configurable as the ground
AIN1REF/AIN3A 28
                 reference for the programmable gain amplifiers (PGA) or as additional analog inputs. The full-scale
AIN2REF/AIN3B 31
                 level is specified in “Analog Input Characteristics” on page 14.
                 Headphone Detect (Input) - The HPDETECT circuit can be set to control the power down of the left
                 and/or right channel of the line and/or headphone outputs as described in “Headphone Power Con-
HPDETECT      33 trol” on page 59 and “Line Power Control” on page 60 and/or cause an interrupt. This pin is
                 debounced such that the signal must remain stable in the new state for approximately 10 ms before
                 a change is passed on to the internal HPDETECT circuit.
RESET         34 Reset (Input) - The device enters a low power mode when this pin is driven low.
VLDO          35 Low Dropout Regulator (LDO) Power (Input) - Power supply for the LDO regulator.
                 Low Dropout Regulator (LDO) Filter Connection (Output) - Power supply from the LDO regulator
VDFILT        36
                 that provides the low voltage power to the digital section.
                 Digital Interface Power (Input) - Determines the required signal level for the serial audio interface
VL            37
                 and I²C control port.
SDOUT         38 Serial Audio Data Output (Output) - Output for two’s complement serial audio data.
MCLK          39 Master Clock (Input) - Clock source for the delta-sigma modulators.
SCLK          40 Serial Clock (Input/Output) - Serial clock for the serial audio interface.
GND/
               - Ground reference for the internal charge pump and digital section; thermal relief pad.
Thermal Pad
DS851F2                                                                                                                9


                                                                                                  CS42L56
1.1 I/O Pin Characteristics
    Input and output levels and associated power supply voltage are shown in the table below. Logic levels
    should not exceed the corresponding power supply voltage.
     Power      Pin Name        I/O          Internal               Driver                 Receiver
     Supply                                Connections
                 RESET        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
                   SCL        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
                   SDA     Input/Output          -            CMOS/Open Drain    1.8 V - 3.3 V, with Hysteresis
                   AD0        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
                  CCLK        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
                  CDIN        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
                    CS        Input              -                      -        1.8 V - 3.3 V, with Hysteresis
        VL        MCLK        Input              -                      -                 1.8 V - 3.3 V
                                           Weak Pull-up
                  LRCK     Input/Output                      1.8 V - 3.3 V, CMOS          1.8 V - 3.3 V
                                             (~1 M
                                           Weak Pull-up
                  SCLK     Input/Output                      1.8 V - 3.3 V, CMOS          1.8 V - 3.3 V
                                             (~1 M
                                           Weak Pull-up
                 SDOUT        Output                         1.8 V - 3.3 V, CMOS                -
                                             (~1 M
                  SDIN        Input              -                      -                 1.8 V - 3.3 V
        VA     HPDETECT       Input              -                      -        1.8 V - 2.5 V, with Hysteresis
10                                                                                                    DS851F2


                                                                                                                                                                                                              CS42L56
2. TYPICAL CONNECTION DIAGRAMS
                                                                                                                                                                  +1.65 V to +2.75 V
                                                                         1 µF                                  0.1 µF         0.1 µF
                                                                                  **                     **              **
                                                                                     VDFILT         VLDO             VA
                                                                                                                                               47 k
                                                                                                                      HPREF
                                                             Note 1                                                                 0.1 µF
                                                                                +VHPFILT
                                                                                                                                    **      33 
                                                                     **                                            HPOUTB
                                                       2.2 µF
                                                                                                                                                                                            Headphone Out
                                                                                                                    HPOUTA                                                                  Left & Right
                                                                                                                                           33 
                                                                                                                                    **
                                                                                                                                    0.1 µF
                                                              Note 1
                            +1.65 V to +2.75 V                                  VCP                             HPDETECT
                                                            2.2 µF
                                                                     **
                                                                                            CS42L56
                                                             Note 2
                                                           2.2 µF **            FLYP
                                                                                                                                     562 
                                                                                                                 LINEOUTA
                                                           2. 2 µF **           FLYC                                                           3300 pF                                             Rext
                                                                                                                                               *         LPF is Optional                                 Line Level Out
                                                                                FLYN                               LINEREF
                                                                                                                                                                                                   Rex t
                                                                                                                                                                                                         Left & Right
                                                                                                                                               *
                                                                                                                                                3300 pF
                                                                                                                 LINEOUTB
                                                             Note 1                                                                 562 
                                                           2.2 µF
                                                                               -VHPFILT
                                                                    **
                                                                                                                                                Note 4         **
                                                                                                                       AIN1A
                                                                                                                                             1800 pF                    100 
                                                                                                                                                      *      1 µF                    100 k
                                                                                                                                   1 µF
                                                                                                                   AIN1REF                                                                          Analog
                                                                                                                                         **           *                              100 k         Input 1
                                                                                MCLK                                                         1800 pF           **       100 
                                                                                                                       AIN1B
                                                                                SCLK                                                                        1 µF
                                                                                LRCK
                                Digital Audio                                   SDIN
                                  Processor                                                                                                                  **
                                                                                SDOUT                                  AIN2A
                                                                                                                                             1800 pF                    100 
                                                                                RESET                                                 1 µF           *     1 µF                     100 k        Analog
                                                                                                                   AIN2REF                                                                        Input 2
                                                                                SCL\CCLK                                                             *
                                                                                                                                        **                                         100 k
                                                                                                                                             1800 pF          **       100 
                                                                                SDA\CDIN                               AIN2B
                                                                                AD0\CS                                                                      1 µF
                                                 Rp            Rp
               +1.65 V to +3.63 V                                                VL                                                                                 Note 3
                                                       **         0.1 µF                                               AGND
                                                                                                                                          *            *                  **              **
                                                                                                                                        1000 pF     1000 pF
                                                                                                                                                                          2.2 µF         2.2 µF
                                                                                                                     AFILTA
                                                                                TSTN
                                                                                                                     AFILTB
                                                                                TSTN
                                                                                                                           VQ
                                                                                                                       FILT+
                                                                                         GND/Thermal Pad                                               * NPO /C0G dielectric capacitors.
                                                                                                                                                      ** Low ESR, X7R/X5R dielectric capacitors.
 Notes:
                                     Notes:
 1. The headphone amplifier’s output     power
                                     1. The        and distortion
                                              headphone                   are rated
                                                           amplifier’s output     powerusing       the nominal
                                                                                           and distortion   are ratedcapacitance
                                                                                                                       using the nominalshown.      Largershown
                                                                                                                                             capacitance         capacitance          reduces the ripple on the internal
                                                                                                                                                                       . Larger capacitance
 amplifiers’ supplies and in turn reduces
                                     reducesthethe amplifier’s      distortion
                                                   ripple on the internal          at high
                                                                              amplifiers’       output
                                                                                            supplies  andpower
                                                                                                            in turn levels.   Smaller
                                                                                                                    reduces the            capacitance
                                                                                                                                  amplifier’s  distortion atmay          not sufficiently
                                                                                                                                                                 high output     power levels.reduce ripple to achieve the
 rated output power and distortion. Since the actual value of typical X7R/X5R ceramic capacitors deviates from the nominal value by
                                     Smaller   capacitance     may   not  sufficiently  reduce   ripple to  achieve   the rated  output  power   and  distortion  .  Since   the  actual      a percentage specified in the
                                                                                                                                                                                           value
 manufacturer’s data sheet, capacitors     should
                                     of typical X7R/Xbe5Rselected         based on
                                                             ceramic capacitors           the minimum
                                                                                      deviates                 output
                                                                                                 from the nominal        power
                                                                                                                      value  by a and     maximum
                                                                                                                                  percentage     specifieddistortion        required. data
                                                                                                                                                             in the manufacturer’s
 2. The headphone amplifier’s output sheet,  capacitors
                                         power            should be selected
                                                  and distortion         are rated based    on the
                                                                                        using       minimum
                                                                                                  the  nominal  output  power and maximum
                                                                                                                    capacitance        shown and distortion
                                                                                                                                                        using required
                                                                                                                                                                    the .default charge pump switching frequency.
                                     2. The headphone amplifier’s output power and distortion are rated using the nominal capacitance shown and using the default
 The required capacitance follows an     inverse relationship with the charge pump’s switching frequency. When increasing the switching frequency, the capacitance
                                     charge pump switching frequency. The required capacitance follows an inverse relationship with the charge pump’s switching
 may decrease; when lowering thefrequency.
                                      switching     frequency,
                                                 When    increasingthe  the capacitance         mustthe
                                                                             switching frequency,       increase.
                                                                                                           capacitance Since    the actual
                                                                                                                          may decrease;     whenvalue     of typical
                                                                                                                                                   lowering                 X7R/X5R
                                                                                                                                                                the switching               ceramic capacitors deviates
                                                                                                                                                                                   frequency,
 from the nominal value by a percentage       specified
                                     the capacitance    must in increase
                                                                 the manufacturer’s
                                                                          . Since the actualdata valuesheet,     capacitors
                                                                                                        of typical              shouldcapacitors
                                                                                                                    X7R/X5R ceramic         be selected
                                                                                                                                                      deviates based        on nominal
                                                                                                                                                                     from the   the minimum value    output power, maximum
 distortion and maximum charge pump        switchingspecified
                                     by a percentage       frequency in therequired.
                                                                             manufacturer’s data sheet, capacitors should be selected based on the minimum output
 3. Additional bulk capacitance maypower    , maximum
                                        be added          distortion and
                                                      to improve         PSRRmaximum
                                                                                   at low charge   pump switching frequency required.
                                                                                              frequencies.
                                     3. Additional bulk capacitance may be added to improve PSRR at low frequencies.
 4. These capacitors serve as a charge      reservoir for the internal switched capacitor ADC modulators and should be placed as close as possible to the inputs. They
                                     4. These capacitors serve as a charge reservoir for the internal switched capacitor ADC modulators and should be placed as
 are only needed when the PGA (Programmable
                                     close as possible to Gain      Amplifier)
                                                              the inputs.   They areis bypassed.
                                                                                       only needed when the PGA (Programmable Gain Amplifier ) is bypassed.
                     Figure 1. Typical Connection Diagram - Four Pseudo-Differential Analog Inputs
DS851F2                                                                                                                                                                                                                   11


                                                                                                                                                                                                                                                  CS42L56
                                                                                                                                                                                                       +1.65 V to +2.75 V
                                                                                          1 µF                                        0.1 µF            0.1 µF                               +1.65 V to +2.75 V
                                                                                                     **                         **0.1 µF          ** µF
                                                                                                                                                  0.1
                                                                                         1 µF
                                                                                                   **                       **               **
                                                                                                         VDFILT          VLDO                  VA
                                                                                                      VDFILT         VLDO                VA
                                                                                                                                                                                 47 k
                                                                                                                                                                      47 k
                                                                                                                                          HPREFHPREF
                                                                           Note 1
                                                                          Note    1                                                                     0.1 µF 0.1 µF
                                                                                                   +VHPFILT
                                                                                                 +VHPFILT
                                                                         2.2 µF                                                                           **     **
                                                                                                                                                                 33       33 
                                                                                    **
                                                                                    **                                                 HPOUTB
                                                                                                                                            HPOUTB
                                                                   2.2 µF                                                                                                                                            Headphone      Out
                                                                                                                                                                                                                               Headphone        Out
                                                                                                                                        HPOUTA                                                                       Left & Right
                                                                                                                                                                                                                               Left & Right
                                                                                                                                             HPOUTA       **
                                                                                                                                                                 33 
                                                                                                                                                                         33 
                                                                                                                                                                 **
                                                                                                                                                        0.1 µF
                                                                           Note 1                                                                                0.1 µF
                                                                           Note 1
                                  +1.65 V to +2.75 V                                             VCP                               HPDETECT
                              +1.65 V to +2.75 V                         2.2 µF                    VCP                                  HPDETECT
                                                                        2.2 µF **
                                                                                     **                      CS42L56
                                                                                                                                                          562 
                                                                                                                                    LINEOUTA
                                                                          Note 2                                                                                      3300 pF                                               Rext
                                                                        2.2  µF **
                                                                          Note    2             FLYP                                                                   *            LPF is Optional                              Line Level Out
                                                                                                                                      LINEREF
                                                                        2.2 µF **                 FLYP                                                                                                                      Rext
                                                                                                                                                                                                                                 Left & Right
                                                                                                FLYC                                                              562*3300
                                                                                                                                                                          pF
                                                                        2.2 µF **                                                        LINEOUTA
                                                                                                                                    LINEOUTB
                                                                       2. 2 µF **                 FLYC                                                    562                   3300 pF                                               Rext
                                                                                                FLYN
                                                                                                                                                                                  *           LPF is Optional                                Line Level Out
                                                                                                  FLYN                                      LINEREF
                                                                                                                                                                                                                                       Rex t
                                                                                                                                                                                                                                             Left & Right
                                                                                                                                                                                  *
                                                                          Note 1                                                                                                  3300 pF
                                                                                               -VHPFILT                                  LINEOUTB
                                                                                                                                        MICBIAS
                                                                        2.2 µF
                                                                          Note 1**                                                                               562
                                                                                                                                                              1 µF                                RL
                                                                        2.2 µF
                                                                                                  -VHPFILT                                                                                      Note 5
                                                                                   **                                                       AIN1A
                                                                                                                                                                               1 µFNote 4           **
                                                                                                                                                AIN1A                                                                 Microphone 1
                                                                                                                                                                              1800 pF                       100 
                                                                                                                                                                                           *       1 µF                  100 k
                                                                                                                                       AIN1REF                  1 µF
                                                                                                                                            AIN1REF                                                   Note 6
                                                                                                                                                                                                                                        Analog
                                                                                                                                                                              1 µF
                                                                                                                                                                       **                  *                            100 k          Input 1
                                                                                                  MCLK
                                                                                                MCLK                                                                          1800 pF        RL     **      100 
                                                                                                                                                AIN1B                                         Note 5
                                                                                                                                                                                                                      Microphone 2
                                                                                                  SCLK
                                                                                                SCLK                                                                                              1 µF
                                                                                                                                            AIN1B
                                                                                                  LRCK
                                                                                                LRCK
                                                                                                                                                                               1 µF
                                       DigitalAudio
                                    Digital     Audio                                           SDIN
                                                                                                  SDIN
                                        Processor
                                      Processor                                                 SDOUT                                                                                              **
                                                                                                  SDOUT                                         AIN2A
                                                                                                RESET                                                                   Note18004     pF**                  100 
                                                                                                  RESET                                   AIN2A                    1 µF                   *      1 µF                     Left
                                                                                                                                                                                                                        100 k Analog Analog
                                                                                                SCL\CCLK                                    AIN2REF                 1800 pF
                                                                                                                                                                                 *                100                    Input 2     Input 2
                                                                                                  SCL\CCLK                                                                               1 µF
                                                                                                                                                                                          *
                                                                                                                                                                                                               100 k
                                                                                                                                                                      **                                               100 k
                                                                                                SDA\CDIN                                                                      1800 pF              **      100 
                                                                                                  SDA\CDIN                                      AIN2B                            *
                                                                                                                                                                                         **      100         100 k
                                                                                                AD0\CS                                    AIN2B                     1800 pF                                              Right Analog
                                                                                                  AD0\CS                                                                                          1 µF
                                                                                                                                                                                        1 µF                             Input 2
                                                                                                                                                                       Note 4            **
                                                                                                                                          AIN3B                                                                           Analog
                                                             Rp             Rp                                                                                     1800 pF
                                                                                                                                                                                *                100                     Input 3
                                                                                                                                                                                        1 µF                   100 k
                                                            Rp              Rp
                  +1.65 V to +3.63 V                                                              VL
                                                                                                                                                                                               Note 3
               +1.65 V to +3.63 V                                  **           0.1 µF              VL                                                                                                  Note 3
                                                                                                                                          AGND
                                                                  **            0.1 µF                                                          AGND            *                 *                 **             **
                                                                                                                                                              1000 pF *       1000 pF       *       2.2 µF
                                                                                                                                                                                                              ** 2.2 µF      **
                                                                                                 TSTN                                    AFILTA                       1000 pF           1000 pF
                                                                                                                                                                                                              2.2 µF        2.2 µF
                                                                                                 TSTN                                         AFILTA
                                                                                                                                         AFILTB
                                                                                                   TSTN
                                                                                                                                               VQ
                                                                                                                                              AFILTB
                                                                                                   TSTN                                    FILT+ VQ
                                                                                                            GND/Thermal Pad                                                       * NPO /C0G dielectric capacitors.
                                                                                                                                                 FILT+                           ** Low ESR, X7R/X5R dielectric capacitors.
                                                                                                               GND/Thermal Pad                                                              * NPO /C0G dielectric capacitors.
                      Notes:                                                                                                                                                               ** Low ESR, X7R/X5R dielectric capacitors.
                      1. The headphone amplifier’s output power and distortion are rated using the nominal capacitance shown. Larger capacitance
                      reduces the ripple on the internal amplifiers’ supplies and in turn reduces the amplifier’s distortion at high output power levels.
 Notes:               Smaller capacitanceNotes:
                                             may not sufficiently reduce ripple to achieve the rated output power and distortion                            . Since the actual value
 1. The headphone amplifier’s        output
                      of typical X7 R/X5R  1.   power
                                              The
                                           ceramic           and distortion
                                                      headphone
                                                       capacitors       amplifier’s
                                                                       deviates      from  are
                                                                                          output   rated
                                                                                                     powerusing
                                                                                             the nominal             bythe
                                                                                                               and distortion
                                                                                                               value           nominal
                                                                                                                                   are rated
                                                                                                                          a percentage        capacitance
                                                                                                                                                 usinginthe
                                                                                                                                            specified      thenominal shown. capacitance
                                                                                                                                                                manufacturer’s          Larger
                                                                                                                                                                                         data shown   capacitance         reduces the ripple on the internal
                                                                                                                                                                                                           . Larger capacitance
                      sheet, capacitors should
                                           reduces be selected
                                                       the   ripplebased
                                                                       on      on internal
                                                                             the   the minimum          output supplies
                                                                                               amplifiers’       power andand  maximum
                                                                                                                                   in turn   distortion
                                                                                                                                             reduces     required
                                                                                                                                                        the        .
                                                                                                                                                               amplifier’s       distortion atmay     high output    power levels.reduce ripple to achieve the
 amplifiers’ supplies and    in turn reduces the
                      2. The headphone amplifier’s
                                                             amplifier’s
                                                        output powermay
                                                                                   distortion
                                                                             and distortion
                                                                                                        at high
                                                                                                  are rated
                                                                                                                    output
                                                                                                                using ripple
                                                                                                                                 power
                                                                                                                       the nominal
                                                                                                                                             levels.shown
                                                                                                                                        capacitance
                                                                                                                                                        Smaller          capacitance
                                                                                                                                                                 and power
                                                                                                                                                                        using the       default
                                                                                                                                                                                                             not sufficiently
                                           Smaller capacitance                      not sufficiently         reduce            to achieve      the rated output                      and   distortion  . Since the actual value
 rated output power and
                      chargedistortion.     Since
                               pump switching
                                           of typical
                                                       the
                                                 frequency.
                                                         X7R/X
                                                               actual
                                                                The5Rrequired
                                                                             value
                                                                         ceramic
                                                                                         of typicaldeviates
                                                                                    capacitance
                                                                                        capacitorsfollows
                                                                                                            X7R/X5R
                                                                                                                 an inverse
                                                                                                                      from the
                                                                                                                              ceramic
                                                                                                                                relationship capacitors
                                                                                                                                    nominal with
                                                                                                                                               valuethebycharge
                                                                                                                                                                deviates
                                                                                                                                                                     pump’s switching
                                                                                                                                                            a percentage
                                                                                                                                                                                     from the nominal value by a percentage specified in the
                                                                                                                                                                                    specified in the manufacturer’s data
 manufacturer’s datafrequency.
                       sheet, capacitors   sheet,should
                                  When increasing                beshould
                                                       the switching
                                                     capacitors         selected
                                                                            frequency,based              on the
                                                                                            the capacitance
                                                                                   be selected based                 minimum
                                                                                                                   may
                                                                                                                on the
                                                                                                                          decrease; output         power
                                                                                                                                       when lowering
                                                                                                                          minimum output power
                                                                                                                                                          the and
                                                                                                                                                               switching
                                                                                                                                                           and maximum  maximumfrequency, distortion required.
                                                                                                                                                                                     distortion required.
                      the capacitance
 2. The headphone amplifier’s output    must   increase
                                                power     . Since   the
                                                             and distortionactual    value    of  typical
                                                                                          are rated          X7R/X5  R  ceramic     capacitors    deviates    from   the    nominal      value
                                           2. The     headphone         amplifier’s output           powerusing        the nominal
                                                                                                               and distortion      are rated capacitance
                                                                                                                                                 using the nominal  shown            and
                                                                                                                                                                             capacitance     usingshown theand default    charge
                                                                                                                                                                                                                  using the   defaultpump switching frequency.
                      by a percentage specified in the manufacturer’s data sheet, capacitors should be selected based on the minimum output
 The required capacitance       followsdistortion
                      power, maximum      an    inverse
                                           charge     pump     relationship
                                                               switching
                                                      and maximum                        withswitching
                                                                                 frequency.
                                                                            charge pump            the required
                                                                                                  The     charge       pump’srequiredswitching
                                                                                                                     capacitance
                                                                                                               frequency              .               frequency.
                                                                                                                                        follows an inverse                   When
                                                                                                                                                                  relationship             increasing
                                                                                                                                                                                        with                   the switching
                                                                                                                                                                                               the charge pump’s         switchingfrequency, the capacitance
 may decrease; when3. Additional
                         loweringbulk the  frequency.
                                            switching
                                         capacitance        When     increasing
                                                          mayfrequency,
                                                                be added to improve     the   switching
                                                                                      the capacitance         frequency,     the   capacitance      may    decrease;        when       lowering      the
                                                                                                                     must increase. Since the actual value of typical X7R/X5R ceramic capacitors deviates
                                                                                                 PSRR at low frequencies.                                                                                 switching   frequency,
                                           the  capacitance        must
                      4. These
 from the nominal value     by acapacitors
                                   percentageserve   as  a charge
                                                      specified           in increase
                                                                       reservoir
                                                                               the for     . Since
                                                                                          the  internal
                                                                                      manufacturer’s   theswitched
                                                                                                             actual value
                                                                                                                    data       of typical
                                                                                                                        capacitor
                                                                                                                             sheet,  ADC     X7R/X5R ceramic
                                                                                                                                            modulators
                                                                                                                                         capacitors        and   should
                                                                                                                                                            should     capacitors
                                                                                                                                                                           bebe placed
                                                                                                                                                                                   selecteddeviates
                                                                                                                                                                                             as          from the nominal value
                                                                                                                                                                                                     based      on the minimum output power, maximum
                      close as possible tobythea inputs
                                                  percentage
                                                         . They are specified       in thewhen
                                                                          only needed         manufacturer’s         data sheet, capacitors
                                                                                                      the PGA (Programmable           Gain Amplifier should     be selected based on the minimum output
                                                                                                                                                        ) is bypassed.
 distortion and maximum       charge pump
                      5. The value of RL, apower
                                                    switching
                                                    , maximum
                                             current-limiting
                                                                       frequency
                                                                      distortion
                                                                  resistor      used and
                                                                                             required.
                                                                                       with maximum            charge microphones,
                                                                                              electret condenser         pump switching         frequency
                                                                                                                                          is dictated  by the  required    .
                                                                                                                                                                  microphone
 3. Additional bulk capacitance
                      cartridge.      may3. be      addedbulk
                                              Additional         to capacitance
                                                                      improve PSRR         may beat         low to
                                                                                                         added    frequencies.
                                                                                                                     improve PSRR at low frequencies.
 4. These capacitors 6.serve    as a charge
                         The negative  terminal   ofreservoir
                                           4. These   thecapacitors
                                                            microphoneforserve
                                                                             the
                                                                              inputs internal
                                                                                     asconnects
                                                                                          a charge   switched
                                                                                                       to reservoir
                                                                                                           the ground capacitor
                                                                                                                      forpinthe
                                                                                                                              of the    ADC
                                                                                                                                      microphone
                                                                                                                                 internal        modulators
                                                                                                                                             switchedcartridge  . Gain
                                                                                                                                                         capacitor     and       should
                                                                                                                                                                          is applied
                                                                                                                                                                         ADC              onlybe placed
                                                                                                                                                                                    modulators        and should  asbeclose
                                                                                                                                                                                                                         placedas aspossible to the inputs. They
                      to the positive terminal . as possible to the inputs. They are only needed when the PGA (Programmable Gain Amplifier ) is bypassed.
 are only needed when the PGA (Programmable Gain Amplifier) is bypassed.
                                           close
 5. The value of RL, a current-limiting resistor used with electret condenser microphones, is dictated by the microphone cartridge.
 6. The negative terminal of the microphone inputs connects to the ground pin of the microphone cartridge. Gain is applied only to the positive terminal.
    Figure 2. Typical Connection Diagram - Two Pseudo-Differential / Three Single-Ended Analog Inputs
12                                                                                                                                                                                                                                                      DS851F2


                                                                                                                                                                                                                           CS42L56
                                                                                                                                                                        +1.65 V to +2.75 V
                                                                                   1 µF                               0.1 µF        0.1 µF
                                                                                           **                     **           **
                                                                                              VDFILT        VLDO            VA
                                                                                                                                                      47 k
                                                                                                                             HPREF
                                                                                                                                          0.1 µF
                                                                  Note 1                 +VHPFILT
                                                                                                                                           **     33 
                                                                              **                                           HPOUTB
                                                                2.2 µF
                                                                                                                                                                                              Headphone Out
                                                                                                                           HPOUTA                                                             Left & Right
                                                                                                                                                  33 
                                                                                                                                           **
                                                                                                                                          0.1 µF
                                                                      Note 1
                                  +1.65 V to +2.75 V                                     VCP                           HPDETECT
                                                                    2.2 µF
                                                                               **                  CS42L56                                  562 
                                                                                                                        LINEOUTA
                                                                                                                                                      3300 pF                                         R ext
                                                                      Note 2                                                                          *         LPF is Optional                             Line Level Out
                                                                                                                          LINEREF
                                                                    2.2 µF **            FLYP                                                                                                               Left & Right
                                                                                                                                                      *                                               R ext
                                                                                                                                                       3300 pF
                                                                                         FLYC                           LINEOUTB
                                                                   2.2 µF **                                                               562 
                                                                                         FLYN
                                                                                                                                                       Note 4        **
                                                                                                                             AIN1A                                                                  Left Analog
                                                                      Note 1                                                                        1800 pF
                                                                                                                                                             *              100                    Input 1
                                                                                                                                                                    1 µF                100 k
                                                                    2.2 µF
                                                                                        -VHPFILT
                                                                             **
                                                                                                                                                             *                         100 k
                                                                                                                                                    1800 pF          **    100 
                                                                                                                             AIN1B                                                                 Right Analog
                                                                                                                                                                   1 µF                            Input 1
                                                                                                                                                       Note 4       **
                                                                                                                             AIN2A                                                                 Left Analog
                                                                                                                                                    1800 pF
                                                                                                                                                             *             100                    Input 2
                                                                                                                                                                   1 µF                100 k
                                                                                         MCLK                                                                *
                                                                                                                                                                    **     100       100 k
                                                                                         SCLK                                AIN2B                  1800 pF                                       Right Analog
                                                                                                                                                                   1 µF                           Input 2
                                                                                         LRCK
                                       Digital Audio                                     SDIN                                                                      Microphone 1
                                        Processor                                                                             AIN3A
                                                                                         SDOUT
                                                                                                                                                       1 µF
                                                                                         RESET
                                                                                         SCL\CCLK
                                                                                                                           MICBIAS
                                                                                         SDA\CDIN                                              1 µF                          RL    Note 5
                                                                                         AD0\CS
                                                                                                                                                                             RL
                                                                                                                              AIN3B
                                                                                                                                                      1 µF
                                                           Rp          Rp                                                                                     Microphone 2
                +1.65 V to +3.63 V                                                                                                                                      Note 6
                                                                                          VL
                                                                **         0.1 µF
                                                                                                                                                                         Note 3
                                                                                         TSTN                                AGND
                                                                                                                                                 *            *               **           **
                                                                                         TSTN                                                  1000 pF     1000 pF
                                                                                                                                                                              2.2 µF       2.2 µF
                                                                                                                            AFILTA
                                                                                                                            AFILTB
                                                                                                                                 VQ
                                                                                                                              FILT+
                                                                                                   GND/Thermal Pad
                                                                                                                                                               * NPO /C0G dielectric capacitors.
                                                                                                                                                             ** Low ESR, X7R/X5R dielectric capacitors.
                     Notes:
 Notes:              1. The  headphone     amplifier’s output  power    and   distortion   are  rated  using  the nominal  capacitance  shown.     Larger capacitance
                     reduces the ripple on the internal amplifiers’ supplies and in turn reduces the amplifier’s distortion at high output power levels.
 1. The headphoneSmaller
                      amplifier’s      output
                              capacitance    may power        and distortion
                                                   not sufficiently   reduce ripple to are     ratedtheusing
                                                                                           achieve                the nominal
                                                                                                          rated output              capacitance
                                                                                                                        power and distortion . Since theshown.
                                                                                                                                                           actual valueLarger capacitance reduces the ripple on the internal
 amplifiers’ suppliesof and
                        typicalinX7turn
                                    R/X5Rreduces       the amplifier’s
                                            ceramic capacitors     deviates from  distortion
                                                                                      the nominal atvalue
                                                                                                      highbyoutput      power
                                                                                                                a percentage      levels.
                                                                                                                              specified       Smaller
                                                                                                                                         in the             capacitance
                                                                                                                                                 manufacturer’s     data          may not sufficiently reduce ripple to achieve the
 rated output power and distortion. Since the actual value of typical X7R/X5R ceramic capacitors deviates from the nominal value by a percentage specified in the
                     sheet, capacitors    should  be  selected  based     on  the  minimum      output  power   and  maximum   distortion required  .
                     2. The headphone amplifier’s output power and distortion are rated using the nominal capacitance shown and using the default
 manufacturer’s data     sheet, capacitors should be selected based on the minimum output power and maximum distortion required.
                     charge pump switching frequency. The required capacitance follows an inverse relationship with the charge pump’s switching
 2. The headphonefrequency.
                      amplifier’s Whenoutput      power
                                         increasing           and distortion
                                                      the switching    frequency, the  are    rated using
                                                                                          capacitance            the nominal
                                                                                                          may decrease             capacitance
                                                                                                                         ; when lowering   the switchingshown       and using the default charge pump switching frequency.
                                                                                                                                                            frequency,
 The required capacitance
                     the          follows
                         capacitance    mustan     inverse
                                               increase . Sincerelationship
                                                                 the actual value with         theX7R/X5
                                                                                       of typical    charge      pump’s
                                                                                                            R ceramic       switching
                                                                                                                        capacitors  deviatesfrequency.
                                                                                                                                               from the nominal Whenvalueincreasing the switching frequency, the capacitance
                     by a percentage specified in the manufacturer’s data sheet, capacitors should be selected based on the minimum output
 may decrease; when       lowering the switching frequency, the capacitance must increase. Since the actual value of typical X7R/X5R ceramic capacitors deviates
                     power, maximum distortion and maximum charge pump switching frequency required.
 from the nominal value      by abulk
                     3. Additional   percentage
                                         capacitance specified
                                                        may be added     intothe    manufacturer’s
                                                                               improve                         data sheet, capacitors should be selected based on the minimum output power, maximum
                                                                                         PSRR at low frequencies.
 distortion and maximum
                     4. These charge
                                 capacitorspump
                                             serve asswitching         frequency
                                                        a charge reservoir                required.
                                                                                for the internal   switched capacitor ADC modulators and should be placed as
                     close as possible to the inputs. They are only needed when the PGA (Programmable Gain Amplifier ) is bypassed.
 3. Additional bulk capacitance         may      be   added      to   improve         PSRR        at  low    frequencies.
                     5. The value of RL, a current-limiting resistor used with electret condenser microphones, is dictated by the microphone
 4. These capacitors    serve as a charge reservoir for the internal switched capacitor ADC modulators and should be placed as close as possible to the inputs. They
                     cartridge.
 are only needed when6. The the    PGA
                             negative       (Programmable
                                       terminal   of the microphoneGain  inputsAmplifier)
                                                                                  connects to the  is bypassed.
                                                                                                      ground pin of the microphone cartridge. Gain is applied only
 5. The value of R ,toathecurrent-limiting
                   L
                            positive terminal. resistor used with electret condenser microphones, is dictated by the microphone cartridge.
 6. The negative terminal of the microphone inputs connects to the ground pin of the microphone cartridge. Gain is applied only to the positive terminal.
                                 Figure 3. Typical Connection Diagram - Six Single-Ended Analog Inputs
DS851F2                                                                                                                                                                                                                           13


                                                                                                                  CS42L56
3. CHARACTERISTIC AND SPECIFICATION TABLES
RECOMMENDED OPERATING CONDITIONS
GND = AGND = 0 V; all voltages with respect to ground.
                                     Parameters                                          Symbol         Min       Max    Units
DC Power Supply
Analog                                                                         (Note 1)      VA         1.62      2.75     V
Charge Pump                                                                    (Note 1)     VCP         1.62       VA      V
LDO Regulator for Digital                                                                  VLDO         1.62      2.75     V
Serial/Control Port Interface                                                                VL         1.62      3.63     V
Ambient Temperature                                               Commercial - CNZ           TA         -40       +85     C
ABSOLUTE MAXIMUM RATINGS
GND = AGND = 0 V; all voltages with respect to ground.
                        Parameters                               Symbol                 Min                  Max         Units
DC Power Supply                  Analog, Charge Pump, LDO VA, VCP, VLDO                 -0.3                  3.0          V
                                 Serial/Control Port Interface      VL                  -0.3                  4.0          V
Input Current                                         (Note 2)       Iin                  -                   ±10         mA
External Voltage Applied to Analog Input              (Note 3)      VIN              AGND-0.3               VA+0.3         V
External Voltage Applied to Analog Output             (Note 4)      VIN            -VHPFILT - 0.3      +VHPFILT + 0.3      V
External Voltage Applied to Digital Input             (Note 3)     VIND                 -0.3                VL+ 0.3        V
Ambient Operating Temperature (power applied)                       TA                   -50                 +115         °C
Storage Temperature                                                Tstg                  -65                 +150         °C
WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation
              is not guaranteed at these extremes.
Notes:
          1. Due to the existence of parasitic body diodes between VCP and VA, current flows from VCP to VA when-
              ever the VA power supply is lower than VCP. This causes a “back-powering” effect on the VA power
              supply rails internal to the part; therefore, VA should be maintained at an equal or greater voltage than
              VCP at all times. While “back-powering” does not have any adverse effects on device operation with
              respect to performance and reliability, it does lead to extra power consumption and therefore should be
              avoided.
          2. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause
              SCR latch-up.
          3. The maximum over/under voltage is limited by the input current.
          4. VHPFILT is specified in “DC Characteristics” on page 27.
ANALOG INPUT CHARACTERISTICS
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a 1 kHz sine wave through the passive input filter, PGA = 0 dB; All Supplies = VA;
GND = AGND = 0 V; TA = +25C; Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz. Measurement sig-
nal path is AINxx to SDOUT.
                                                                VA = 2.5 V                       VA = 1.8 V
 Parameter                                                  Min     Typ          Max      Min        Typ       Max      Unit
 Analog In to ADC (PGA bypassed)
14                                                                                                                    DS851F2


                                                                                                                   CS42L56
ANALOG INPUT CHARACTERISTICS (CONTINUED)
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a 1 kHz sine wave through the passive input filter, PGA = 0 dB; All Supplies = VA;
GND = AGND = 0 V; TA = +25C; Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz. Measurement sig-
nal path is AINxx to SDOUT.
 Dynamic Range                              A-weighted     89         95           -       86          92        -     dB
                                            unweighted     86         92           -       83          89        -     dB
 Total Harmonic Distortion + Noise             -1 dBFS      -        -85          -79       -         -85      -79     dB
                                              -20 dBFS      -        -72           -        -         -69        -     dB
                                              -60 dBFS      -        -32          -26       -         -29      -23     dB
 Analog In to PGA to ADC, PREAMPx[1:0]=00 (0 dB Gain + PGA Setting)
 Dynamic Range
 PGA Setting: 0 dB                          A-weighted     88         94           -       85          91        -     dB
                                            unweighted     85         91           -       82          88        -     dB
 PGA Setting: +12 dB                        A-weighted     81         87           -       78          84        -     dB
                                            unweighted     78         84           -       75          81        -     dB
 Total Harmonic Distortion + Noise
 PGA Setting: 0 dB                             -1 dBFS      -        -87          -81       -         -85      -79     dB
                                              -60 dBFS      -        -31          -25       -         -28      -22     dB
 PGA Setting: +12 dB                           -1 dBFS      -        -83          -77       -         -81      -75     dB
 Common Mode Rejection                          (Note 5)    -         66           -        -          66        -     dB
 Analog In to PGA to ADC, PREAMPx[1:0]=01 (+10 dB Gain + PGA Setting)
 Dynamic Range
 PGA Setting: 0 dB                          A-weighted      -         91           -        -          88        -     dB
                                            unweighted      -         88           -        -          86        -     dB
 PGA Setting: +12 dB                        A-weighted      -         81           -        -          78        -     dB
                                            unweighted      -         78           -        -          75        -     dB
 Total Harmonic Distortion + Noise
 PGA Setting: 0 dB                             -1 dBFS      -        -77           -        -         -77        -     dB
 PGA Setting: +12 dB                           -1 dBFS      -        -64           -        -         -64        -     dB
 Common Mode Rejection                          (Note 5)    -         66           -        -          66        -     dB
 Analog In to PGA to ADC, PREAMPx[1:0]=10 (+20 dB Gain + PGA Setting)
 Dynamic Range
 PGA Setting: 0 dB                          A-weighted      -         85           -        -          82        -     dB
                                            unweighted      -         82           -        -          79        -     dB
 PGA Setting: +12 dB                        A-weighted      -         73           -        -          70        -     dB
                                            unweighted      -         70           -        -          67        -     dB
 Total Harmonic Distortion + Noise
 PGA Setting: 0 dB                             -1 dBFS      -        -71           -        -         -71        -     dB
 PGA Setting: +12 dB                           -1 dBFS      -        -63           -        -         -63        -     dB
 Common Mode Rejection                          (Note 5)    -         58           -        -          58        -     dB
 DC Accuracy
 Interchannel Gain Mismatch                                 -        0.2           -        -         0.2        -     dB
 Gain Drift                                                 -       ±100           -        -        ±100        -   ppm/°C
 Offset Error                                   (Note 6)    -        352           -        -         352        -    LSB
 Input
 Interchannel Isolation (1 kHz)                 (Note 7)    -         90           -        -          90        -     dB
 HP Amp to Analog Input Isolation            RL = 3 k      -         90           -        -          90        -     dB
                                             RL = 16       -         83           -        -          83        -     dB
 Full-scale Input Voltage                          ADC 0.76•VA 0.80•VA 0.84•VA 0.76•VA 0.80•VA 0.84•VA                Vpp
                                         PGA (-1.5 dB)             0.95•VA                          0.95•VA           Vpp
                                            PGA (0 dB) 0.78•VA 0.82•VA 0.86•VA 0.78•VA 0.82•VA 0.86•VA                Vpp
                                         PGA (+12 dB)             0.198•VA                         0.198•VA
DS851F2                                                                                                                   15


                                                                                                                   CS42L56
ANALOG INPUT CHARACTERISTICS (CONTINUED)
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a 1 kHz sine wave through the passive input filter, PGA = 0 dB; All Supplies = VA;
GND = AGND = 0 V; TA = +25C; Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz. Measurement sig-
nal path is AINxx to SDOUT.
 Full-scale Signal Input Voltage               (Note 8)
                                                  ADC 0.76•VA 0.80•VA 0.84•VA 0.76•VA 0.80•VA 0.84•VA                  Vpp
                     PGA=-1.5 dB, PREAMPx[1:0]=00           -      0.95•VA         -       -       0.95•VA       -     Vpp
                       PGA=0 dB, PREAMPx[1:0]=00 0.78•VA 0.82•VA 0.86•VA 0.78•VA 0.82•VA 0.86•VA                       Vpp
                     PGA=+12 dB, PREAMPx[1:0]=00            -     0.198•VA         -       -       0.198•VA      -     Vpp
                       PGA=0 dB, PREAMPx[1:0]=01            -     0.259•VA         -       -       0.259•VA      -     Vpp
                       PGA=0 dB, PREAMPx[1:0]=10            -     0.082•VA         -       -       0.082•VA      -     Vpp
                     PGA=+12 dB, PREAMPx[1:0]=01            -     0.064•VA         -       -       0.064•VA      -     Vpp
                     PGA=+12 dB, PREAMPx[1:0]=10            -     0.020•VA         -       -       0.020•VA      -     Vpp
 AINxREF Input Voltage (Pseudo-Diff Mode)(Note 10)          -          -        0.300      -           -      0.300    Vpp
 Input Impedance (Note 9)                         ADC       -         60           -       -          60         -     k
                              PGA, PREAMPx[1:0]=00          -         40           -       -          40         -     k
                              PGA, PREAMPx[1:0]=01          -       12.65          -       -         12.65       -     k
                              PGA, PREAMPx[1:0]=10          -          4           -       -           4         -     k
 DC Voltage at Analog Input (Pin Floating)                  -        VA/2          -       -         VA/2        -      V
Notes:
          5. See Figure 4.
          6. SDOUT Code with HPFx=1 and HPFRZx=0.
          7. See “Parameter Definitions” on page 91.
          8. The full scale input voltage values given in the table refers to the maximum voltage difference between
              the AINxx and AINxREF pins. Providing an input signal at these pins that exceeds the full scale input
              voltage may result in clipping the analog input.
          9. Measured between AINxx and AGND.
          10. Providing a signal level higher than 300 mVpp on the AINxREF pin may degrade the PGA linearity and
              adversely affect analog input performance. See Figure 5.
                                100 mVPP,
                                                                                   AINxA
                                   25 Hz             100      1 F
                                                                                   AINxREF
                                            Figure 4. CMRR Test Configuration
                                                                                   AINxx
                                                    100      1 µF
                                  300 mVPP,
                                    1 kHz                                         AINxREF
                                                              1 µF
                                   Figure 5. AINxREF Input Voltage Test Configuration
16                                                                                                                   DS851F2


                                                                                                       CS42L56
ADC DIGITAL FILTER CHARACTERISTICS
                                 Parameter (Note 11)                                       Min   Typ    Max    Unit
Frequency Response (20 Hz to 20 kHz)                                                      -0.07    -    +0.02   dB
Passband                                                              to -0.05 dB corner     -  0.421     -     Fs
                                                                          to -3 dB corner    -  0.495     -     Fs
Stopband                                                                                   0.52    -      -     Fs
Stopband Attenuation                                                                        33     -      -     dB
Total Group Delay                                                                            -  4.3/Fs    -      s
High-Pass Filter Characteristics (48 kHz Fs) (Note 12)
Passband                                                                to -3.0 dB corner    -   1.87     -     Hz
                                                                      to -0.05 dB corner     -  17.15     -     Hz
Frequency Response                                                                           -     -    0.15    dB
Phase Deviation @ 20 Hz                                                                      -   5.3      -    Deg
Filter Settling Time (Note 13)                                                               -  105/Fs    -      s
Notes:
         11. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 41 to Note 44
               on page 90) have been normalized to Fs and can be denormalized by multiplying the X-axis scale by Fs.
               HPF parameters are for Fs = 48 kHz.
         12. Characteristics are based on the default setting in register “HPF Control (Address 1Bh)” on page 75.
         13. Settling time decreases at higher corner frequency settings.
DS851F2                                                                                                            17


                                                                                                              CS42L56
HP OUTPUT CHARACTERISTICS
Test conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a full-scale 997 Hz sine wave; All Supplies = VA, VCP Mode; GND = AGND = 0 V; TA = +25C;
Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load RL = 10 k CL = 150 pFfor a line load,
and test load RL = 16  CL = 150 pF for a headphone load (See Figure 6 on page 21); Measurement signal path is SDIN to
HPOUTx.
                                                                    VA = 2.5 V                 VA = 1.8 V
 Parameter (Note 15)                                          Min       Typ      Max      Min     Typ      Max      Unit
 Line Load RL = 10 k(+2 dB Analog Gain) (Note 14)
 Dynamic Range
 18 to 24-Bit                                   A-weighted     92         98        -      90       96       -       dB
                                                unweighted     89         95        -      87       93       -       dB
 16-Bit                                         A-weighted       -        96        -       -       94       -       dB
                                                unweighted       -        94        -       -       92       -       dB
 Total Harmonic Distortion + Noise                (Note 16)
 18 to 24-Bit                                         0 dB       -       -84      -78       -      -85      -79      dB
                                                    -20 dB       -       -75        -       -      -73       -       dB
                                                    -60 dB       -       -35      -30       -      -33      -28      dB
 16-Bit                                               0 dB       -       -82        -       -      -83       -       dB
                                                    -20 dB       -       -74        -       -      -72       -       dB
                                                    -60 dB       -       -34        -       -      -32       -       dB
 Full-scale Output Voltage                        (Note 17) 1.56•VA 1.64•VA 1.73•VA 1.56•VA 1.64•VA 1.73•VA         VPP
 HP Load RL = 16 (-4 dB Analog Gain) (Note 14)
 Dynamic Range
 18 to 24-Bit                                   A-weighted     89         95        -      88       94       -       dB
                                                unweighted     86         92        -      85       91       -       dB
 16-Bit                                         A-weighted       -        93        -       -       92       -       dB
                                                unweighted       -        90        -       -       89       -       dB
 Total Harmonic Distortion + Noise                (Note 16)      -       -75      -69       -      -75      -69      dB
 Full-scale Output Voltage                        (Note 17) 0.76•VA 0.82•VA 0.88•VA 0.76•VA 0.82•VA 0.88•VA         VPP
 Output Power                                     (Note 16)      -        32        -       -       17       -      mW
 Other Characteristics for RL = 16  or 10 k
 Interchannel Isolation                              10 k       -       90         -       -       90       -       dB
 (Note 17)                                            16        -       90         -       -       90       -       dB
 Interchannel Gain Mismatch                       (Note 17)      -       0.1      0.28      -      0.1     0.28      dB
 Output Offset                                        Mute       -       0.5      1.0       -      0.5      1.0      mV
 (Note 17)                                0 dB Analog Gain       -       3.9     ±15.1      -      3.1     ±11.4     mV
 Gain Drift                                       (Note 17)      -      ±100        -       -    ±100        -     ppm/°C
 Load Resistance (RL)                             (Note 17)    16          -        -      16        -       -       
 Load Capacitance (CL)                            (Note 17)      -         -      150       -        -      150      pF
18                                                                                                               DS851F2


                                                                                                              CS42L56
LINE OUTPUT CHARACTERISTICS
Test conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a full-scale 997 Hz sine wave; All Supplies = VA, VCP Mode; GND = AGND = 0 V; TA = +25C;
Measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load RL = 10 k CL = 150 pF (see Figure 6 on
page 21); Measurement signal path is SDIN to LINEOUTx.
                                                                     VA = 2.5 V                VA = 1.8 V
 Parameter (Note 15)                                             Min      Typ     Max     Min     Typ      Max      Unit
 (+2 dB Analog Gain) (Note 14)
 Dynamic Range
 18 to 24-Bit                                     A-weighted     93        99       -      91       97       -       dB
                                                  unweighted     90        96       -      88       94       -       dB
 16-Bit                                           A-weighted      -        96       -       -       94       -       dB
                                                  unweighted      -        94       -       -       92       -       dB
 Total Harmonic Distortion + Noise                  (Note 16)
 18 to 24-Bit                                           0 dB      -       -84      -78      -      -86      -80      dB
                                                      -20 dB      -       -76       -       -      -74       -       dB
                                                      -60 dB      -       -36      -30      -      -34      -28      dB
 16-Bit                                                 0 dB      -       -82       -       -      -84       -       dB
                                                      -20 dB      -       -74       -       -      -72       -       dB
                                                      -60 dB      -       -34       -       -      -32       -       dB
 Full-scale Output Voltage                          (Note 17) 1.50•VA 1.58•VA 1.71•VA 1.50•VA 1.58•VA 1.71•VA       VPP
 Other Characteristics
 Interchannel Isolation                             (Note 17)     -        90       -       -       90       -       dB
 Interchannel Gain Mismatch                         (Note 17)     -       0.1     0.32      -      0.1     0.32      dB
 Output Offset                                          Mute      -       0.5      1.0      -      0.5      1.0      mV
 (Note 17)                                  0 dB Analog Gain      -       3.6     ±14.6     -      2.8    ±10.6      mV
 Gain Drift                                         (Note 17)     -      ±100       -       -     ±100       -     ppm/°C
 Output Impedance                                                 -       100       -       -      100       -        
 Load Resistance (RL)                               (Note 17)    10         -       -      10        -       -       k
 Load Capacitance (CL)                              (Note 17)     -         -      150      -        -     150       pF
Notes:
          14. The analog gain setting (“Headphone Volume Control” on page 84 or “Line Volume Control” on
              page 84) must be configured as indicated to achieve the specified output characteristics.
          15. One LSB of triangular PDF dither is added to data.
          16. VCP settings lower than VA reduces the headroom of the headphone amplifier. As a result, the speci-
              fied THD+N performance at full-scale output voltage and power may not be achieved.
          17. See Figure 6 and Figure 7. Refer to “Parameter Definitions” on page 91.
          18. Response is clock dependent and will scale with Fs. Note that the response plots (Figures 45 to Note 48
              on page 90) have been normalized to Fs and can be denormalized by multiplying the X-axis scale by Fs.
          19. Measurement bandwidth is from Stopband to 3 Fs.
DS851F2                                                                                                                  19


                                                                       CS42L56
                                 Test Load                  Symbolized compo-
                                                            nent values are speci-
        HPOUTx
                                                            fied in table “HP
                                                            Output Characteris-
                              CL         RL                 tics” on page 19
                     33 
          HPREF
   GND/AGND         0.1 µF
                                                -     +
                                            Measurement
                                                Device
                Figure 6. HP Output Test Configuration
                              Test Load                    Symbolized compo-
                                                           nent values are speci-
     LINEOUTx                                              fied in table “Line
                                                           Output Characteris-
                                 CL         RL             tics” on page 20
       LINEREF
   GND/AGND
                                                  -    +
                                               Measurement
                                                  Device
             Figure 7. Line Output Test Configuration
20                                                                         DS851F2


                                                                                                                    CS42L56
ANALOG PASSTHROUGH CHARACTERISTICS
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; Input test signal is a 1 kHz sine wave through the passive input filter shown in Figure 1, PGA and HP/Line gain = 0 dB;
All Supplies = VA, VCP Mode; GND = AGND = 0 V; TA = +25C; Measurement bandwidth is 20 Hz to 20 kHz; Sample Fre-
quency = 48 kHz; Measurement signal path is AINxx to HPOUTx or LINEOUTx.
                                                                        VA = 2.5 V                    VA = 1.8 V
Parameter                                                        Min         Typ      Max       Min        Typ      Max     Unit
Analog In to HP Amp (ADC is powered down)
RL = 10 k(+2 dB Output Analog Gain) (Note 14)
Dynamic Range                                      A-weighted       -         94         -        -         91         -     dB
                                                   unweighted       -         91         -        -         88         -     dB
Total Harmonic Distortion + Noise                    (Note 16)
                                                         -1 dB      -         -70        -        -        -80         -     dB
                                                       -20 dB       -         -71        -        -        -68         -     dB
                                                       -60 dB       -         -31        -        -        -28         -     dB
Full-scale Input Voltage                              (Note 8)      -     0.80•VA        -        -      0.80•VA       -    Vpp
Full-scale Output Voltage                            (Note 17)      -     0.93•VA        -        -      0.93•VA       -    Vpp
Frequency Response                                                  -       0/-0.3       -        -       0/-0.3       -     dB
RL = 16 (-4 dB Output Analog Gain) (Note 14)
Dynamic Range                                      A-weighted       -          94        -        -         91         -     dB
                                                   unweighted       -          91        -        -         88         -     dB
Total Harmonic Distortion + Noise                    (Note 16)
                                                         -1 dB      -         -70        -        -        -80         -     dB
                                                       -20 dB       -         -71        -        -        -68         -     dB
                                                       -60 dB       -         -31        -        -        -28         -     dB
Full-scale Input Voltage                              (Note 8)      -      0.80•VA       -        -      0.80•VA       -    Vpp
Output Power                                         (Note 16)      -          12        -        -        6.5         -    mW
Frequency Response                                                  -       0/-0.3       -        -       0/-0.3       -     dB
Analog In to Line Amp (ADC is powered down)
RL = 10 k(+2 dB Output Analog Gain) (Note 14)
Dynamic Range                                      A-weighted       -         94         -        -         91         -     dB
                                                   unweighted       -         91         -        -         88         -     dB
Total Harmonic Distortion + Noise                    (Note 16)
                                                         -1 dB      -         -70        -        -        -80         -     dB
                                                       -20 dB       -         -71        -        -        -68         -     dB
                                                       -60 dB       -         -31        -        -        -28         -     dB
Full-scale Input Voltage                              (Note 8)      -     0.80•VA        -        -      0.80•VA       -    Vpp
Full-scale Output Voltage                            (Note 17)      -     0.89•VA        -        -      0.89•VA       -    Vpp
Frequency Response                                                  -       0/-0.3       -        -       0/-0.3       -     dB
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE
                                Parameter (Note 18)                                       Min         Typ          Max      Unit
Frequency Response 20 Hz to 20 kHz                                Fs = 48.000 kHz       -0.007          -         +0.007     dB
                                                                  Fs = 44.118 kHz       -0.081          -         +0.081     dB
Passband                                                        to -0.05 dB corner          -         0.48           -        Fs
                                                                    to -3 dB corner         -         0.49           -        Fs
Stopband                                                                                  0.55          -            -        Fs
Stopband Attenuation                                                      (Note 19)        49           -            -       dB
Total Group Delay                                                                           -        6.5/Fs          -         s
De-emphasis Error                                                 Fs = 44.118 kHz           -           -       +0.05/-0.25  dB
DS851F2                                                                                                                          21


                                                                                                                         CS42L56
SWITCHING SPECIFICATIONS - SERIAL PORT
Inputs: Logic 0 = GND = AGND, Logic 1 = VL, LRCK, SCLK, SDOUT CLOAD = 15 pF.
                                 Parameters                                         Symbol           Min              Max            Units
 RESET pin Low Pulse Width                                            (Note 20)                         1                -            ms
                                                                                                (See “Serial Port Clocking”
 MCLK Frequency                                                                                                                      MHz
                                                                                                           on page 47)
 MCLK Duty Cycle                                                                                       45               55             %
 Slave Mode (Figure 8)
                                                                                                (See “Serial Port Clocking”
 Input Sample Rate (LRCK)                                                                 Fs                                          kHz
                                                                                                           on page 47)
 LRCK Duty Cycle                                                                                       45               55             %
 SCLK Frequency                                                                        1/tPs            -            68•Fs             Hz
 SCLK Duty Cycle                                                                                       45               55             %
 LRCK Setup Time Before SCLK Rising Edge                                            tss(LK-SK)         40                -             ns
 SDOUT Setup Time Before SCLK Rising Edge                                         tss(SDO-SK)          20                -             ns
 SDOUT Hold Time After SCLK Rising Edge                                           ths(SK-SDO)          30                -             ns
 SDIN Setup Time Before SCLK Rising Edge                                            tss(SD-SK)         20                -             ns
 SDIN Hold Time After SCLK Rising Edge                                                    ths          20                -             ns
 Master Mode (Figure 9)
 Output Sample Rate (LRCK)                                                                      (See “Serial Port Clocking”
                                                                                          Fs                                           Hz
                                                                                                           on page 47)
 LRCK Duty Cycle                                                                                       45               55             %
 SCLK Frequency                                             SCLK = MCLK mode          1/tPm             -          12.0000           MHz
                                                               All Other Modes         1/tPm            -            68•Fs             Hz
 SCLK Duty Cycle                                 RATIO[4:0] = ‘xxx00’ or ‘xxx11’                       45               55             %
                                                 RATIO[4:0] = ‘xxx01’ (Note 21)                        33               66             %
 LRCK Time Before SCLK Falling Edge                                                tsm(LK-SK)           -               ±2             ns
 SDOUT Setup Time Before SCLK Rising Edge                                         tsm(SDO-SK)          20                -             ns
 SDOUT Hold Time After SCLK Rising Edge                                          thm(SK-SDO)           30                -             ns
 SDIN Setup Time Before SCLK Rising Edge                                           tsm(SD-SK)          20                -             ns
 SDIN Hold Time After SCLK Rising Edge                                                   thm           20                -             ns
Notes:
          20. After powering up the CS42L56, RESET should be held low after the power supplies and clocks are
              settled. This specification is valid with the recommended capacitor on VDFILT.
          21. When the RATIO[1:0] = ‘01’, the device will periodically extend the SCLK high time to compensate for
              the resulting fractional MCLK/SCLK ratio.
                          //                                                                   //
   LRCK                                                         LRCK
                          //                                                                   //
              tss(LK-SK)      tP                                                                   tPm
                                                                                 tsm(LK-SK)
                          //                //                              //                 //                   //
   SCLK                                                         SCLK
                                      //                 //                            //                   //                    //
                               tss(SDO-SK)   ths(SK-SDO)                                             tsm(SDO-SK)     thm(SK-SDO)
                          //                //                                                 //                   //
 SDOUT                                      MSB                SDOUT                                                MSB
                          //                //                                                 //                   //
                                 tss(SD-SK)       ths                                                  tsm(SD-SK)        thm
                          //                                                                   //
   SDIN                                      MSB                 SDIN                                                 MSB
                          //                                                                   //
        Figure 8. Serial Port Timing (Slave Mode)                      Figure 9. Serial Port Timing (Master Mode)
22                                                                                                                               DS851F2


                                                                                                                  CS42L56
SWITCHING SPECIFICATIONS - I²C CONTROL PORT
Inputs: Logic 0 = GND = AGND, Logic 1 = VL (Note 22) .
                                 Parameter                                          Symbol          Min          Max  Unit
 RESET Rising Edge to Start                                                              tirs       500           -    ns
 SCL Clock Frequency                                                                     fscl        -           550  kHz
 Start Condition Hold Time (prior to first clock pulse)                                thdst        0.6           -    µs
 Clock Low Time                                                                         tlow        1.3           -    µs
 Clock High Time                                                                       thigh        0.6           -    µs
 Setup Time for Repeated Start Condition                                                tsust       0.6           -    µs
 SDA Input Hold Time from SCL Falling                                (Note 23)         thddi         0           0.9   µs
 SDA Output Hold Time from SCL Falling                                                 thddo        0.2          0.9   µs
 SDA Setup Time to SCL Rising                                                           tsud        100           -    ns
 Rise Time of SCL and SDA                                                                 trc        -           300   ns
 Fall Time SCL and SDA                                                                    tfc        -           300   ns
 Setup Time for Stop Condition                                                         tsusp        0.6           -    µs
 Bus Free Time Between Transmissions                                                     tbuf       1.3           -    µs
 SDA Bus Capacitance                                                                     CL          -           400   pF
 SDA Pull-Up Resistance                                                                  Rp         500           -    
Notes:
         22. All specifications are valid for the signals at the pins of the CS42L56 with the specified load capacitance.
         23. Data must be held for sufficient time to bridge the transition time, tf, of SCL.
                RESET
                          t irs
                                                                          Repeated
                        Stop       Start                                      Start                     Stop
                SDA
                           t buf         t hdst          t high                     t            tf
                                                                                      hdst                t susp
                SCL
                                          t        t             t sud     t sust             tr
                                            low      hdd
                                                Figure 10. I²C Control Port Timing
DS851F2                                                                                                                  23


                                                                                                   CS42L56
SWITCHING CHARACTERISTICS - SPI CONTROL PORT
Inputs: Logic 0 = GND = AGND, Logic 1 = VL, SDA CL = 30 pF.
                          Parameter                                       Symbol      Min      Max    Units
 CCLK Clock Frequency                                                       fsck       0       6.0    MHz
 RESET Rising Edge to CS Falling                                            tsrs      20        -      ns
 CS Falling to CCLK Edge                                                    tcss      20        -      ns
 CS High Time Between Transmissions                                         tcsh      1.0       -      s
 CCLK Low Time                                                               tscl     66        -      ns
 CCLK High Time                                                             tsch      66        -      ns
 CDIN to CCLK Rising Setup Time                                             tdsu      40        -      ns
 CCLK Rising to DATA Hold Time                              (Note 24)        tdh      15        -      ns
 Rise Time of CCLK and CDIN                                 (Note 25)        tr2       -       100     ns
 Fall Time of CCLK and CDIN                                 (Note 25)         tf2      -       100     ns
Notes:
         24. Data must be held for sufficient time to bridge the transition time of CCLK.
         25. For fsck <1 MHz.
                    RESET     tsrs
                      CS
                                                                                          tcsh
                                   tcss    tsch       tscl
                                                                                  tr2
                    CCLK
                                                                      tf2
                                                        tdsu   tdh
                    CDIN
                                        Figure 11. Control Port Timing - SPI Format
24                                                                                                   DS851F2


                                                                                                                  CS42L56
ANALOG OUTPUT ATTENUATION CHARACTERISTICS
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; GND = AGND = 0 V. Attenuation is referenced to the full-scale voltage for the given output. Test load RL = 3 k
CL = 150 pFfor a line load, and test load RL = 16  CL = 150 pF for a headphone load (See Figure 6 and Figure 7 on page 21).
                                                                   Power Status
                        Parameters                            Headphone        Line        Min         Typ       Max      Units
                                                                  OFF          OFF           -          90         -       dB
                                                                  OFF          ON            -          90         -       dB
Headphone Mute Attenuation (HPxMUTE=1) (Note 26)
                                                                   ON          OFF           -          90         -       dB
                                                                   ON          ON            -          90         -       dB
                                                                  OFF          OFF           -          90         -       dB
                                                                  OFF          ON            -          90         -       dB
Line Mute Attenuation (LINExMUTE=1) (Note 26)
                                                                   ON          OFF           -          90         -       dB
                                                                   ON          ON            -          90         -       dB
Notes:
        26. Assumes no external impedance on HPREF or LINEREF. External impedance on HPREF or LINEREF
             will impact the attenuation.
DS851F2                                                                                                                      25


                                                                                                             CS42L56
DC CHARACTERISTICS
Test Conditions (unless otherwise specified): Connections to the CS42L56 are shown in the “Typical Connection Diagrams” on
page 11; GND = AGND = 0 V; all voltages with respect to ground.
                                   Parameters                                        Min          Typ        Max    Units
VHPFILT Characteristics (Note 27)
VCP Mode                                                               +VHPFILT        -          VCP          -       V
                                                                        -VHPFILT       -         -VCP          -       V
VCP/2 Mode                                                             +VHPFILT        -         VCP/2         -       V
                                                                        -VHPFILT       -        -VCP/2         -       V
MIC BIAS Characteristics
Nominal Voltage                                                 BIAS_LVL[1:0] = 00     -        0.9•VA         -       V
                                                                BIAS_LVL[1:0] = 01     -        0.8•VA         -       V
                                                                BIAS_LVL[1:0] = 10     -        0.7•VA         -       V
                                                                BIAS_LVL[1:0] = 11     -        0.6•VA         -       V
DC Output Current (Note 28)                                                            -            -        1.22    mA
Power Supply Rejection Ratio (PSRR) @ 1 kHz                     BIAS_LVL[1:0] = 00     -           45          -      dB
                                                                BIAS_LVL[1:0] = 01     -           50          -      dB
                                                                BIAS_LVL[1:0] = 10     -           50          -      dB
                                                                BIAS_LVL[1:0] = 11     -           50          -      dB
Misc. DC Filter Characteristics
                                                                             FILT+     -           VA          -       V
                                                                               VQ      -          VA/2         -       V
                                                                          VDFILT       -           0.9         -       V
Power Supply Rejection Ratio (PSRR) Characteristics
PSRR with 100 mVpp, 1 kHz signal (Note 29)                            PGA to ADC       -           47          -      dB
                                                 PGA (Pseudo Differential) to ADC      -           58          -      dB
                                                                              ADC      -           57          -      dB
                                                           PGA to HP & Line Amps       -           44          -      dB
                                     PGA (Pseudo Differential) to HP & Line Amps       -           54          -      dB
                                                           DAC to HP & Line Amps       -           56          -      dB
PSRR with 100 mVpp, 60 Hz signal (Notes 29, 30)                       PGA to ADC       -           35          -      dB
                                                                              ADC      -           25          -      dB
                                                           PGA to HP & Line Amps       -           50          -      dB
                                                           DAC to HP & Line Amps       -           60          -      dB
Notes:
        27. No load connected to HPOUTx and LINEOUTx.
        28. VA = 2.71 V, BIAS_LVL[1:0] = 00, total equivalent external impedance to ground = 2 k.
        29. Valid with the recommended capacitor values on FILT+ and VQ, no load on HP and Line. Increasing
             the capacitance on FILT+ and VQ will also increase the PSRR.
        30. The PGA is biased with VQ, created by a resistor divider from the VA supply. Increasing the capacitance
             on FILT+ and VQ will also increase the PSRR at low frequencies. A 10 µF capacitor on VQ improves
             the PSRR to 42 dB.
26                                                                                                               DS851F2


                                                                                                          CS42L56
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS
                           Parameters (Note 31)                                       Symbol    Min      Max   Units
Input Leakage Current                                                                     Iin    -       ±10    A
Input Capacitance                                                                                -        10    pF
1.8 V - 3.3 V Logic
High-Level Output Voltage (IOH = -100 A)                                               VOH   VL - 0.2     -     V
Low-Level Output Voltage (IOL = 100 A)                                                  VOL     -       0.2    V
High-Level Input Voltage                                               VL = 1.65 V            0.83•VL      -    V
                                                                        VL = 1.8 V            0.76•VL      -
                                                                                         VIH
                                                                        VL = 2.0 V            0.68•VL      -
                                                                        VL > 2.0 V            0.65•VL      -
Low-Level Input Voltage                                                                  VIL     -     0.30•VL  V
HPDETECT Input
High-Level Input Voltage                                                              HPDVIH  0.65•VA      -    V
Low-Level Input Voltage                                                               HPDVIL     -     0.35•VA  V
         31. See “I/O Pin Characteristics” on page 10 for serial and control port power rails.
                                                                         Power Supply
                                                               1
                                           VCP
                                                     2.2 µF
                                                                                    +
                                                                                    -
                                                                1
                                             VA
                                                     0.1 µF
                                                                                    +
                                                                                    -
                                                                1
                                         VLDO                                       Voltmeter
                                                     0.1 µF
                                                                                    +
                                                                                    -
                                                                1
                                             VL
                                      GND/AGND
                                                     0.1 µF
                                                                                    +
                                                                                    -
                                   Note: Current is derived from the voltage drop across
                                   a 1  resistor in series with each supply input.
                                Figure 12. Power Consumption Test Configuration
DS851F2                                                                                                            27


                                                                                                                                                                                                          CS42L56
POWER CONSUMPTION - ALL SUPPLIES = 1.8 V
                                             Power Ctl. Registers                                                           ADC, Line, HP                                           Typical Current (mA)
                                                                                                                            Sel. Registers
                                                                                                                                                      LINEBMUX
Operation Test Condi-                    02h
                                                          03h page 59                                                   08h page 74
tions (unless otherwise                  page 58                                                                                                      LINEAMUX
specified): All zeros input,                                                                                                                                                         iVCP   iVA   iVLDO    iVL
                                                                                        PDN_LINB[1:0]   PDN_LINA[1:0]   ADCBMUX[1:0]   ADCAMUX[1:0]
                                                                                                                                                      HPBMUX
                                                          PDN_HPB[1:0]   PDN_HPA[1:0]
slave mode, sample rate =
48 kHz; No load. Refer to                PDN_CHRG                                                                                                                             Class
                                                                                                                                                      HPAMUX
Figure 12 on page 28.                    PDN_ADCB                                                                                                                               H
                                                                                                                                                                              Mode
                                                                                                                                                                                                                   Total
                                         PDN_ADCA                                                                                                                                                                 Power
                                                                                                                                                      PDN_DSP - 0Fh page 66
                                                                                                                                                                              page
                                         PDN                                                                                                                                   63                                 (mW)
1    Off (Note 32)                       x    x   x   x   x               x              x               x              x              x               x   x   x    x   x       -   0.001 0.001 0.007     0.002    0.02
2    Standby (Note 33) MCLKDIS=1         x    x   x   1   x               x              x               x              x              x               x   x   x    x   x   -       0.001 0.001 0.053     0.007    0.11
                           MCLKDIS=0     x    x   x   1   x               x              x               x              x              x               x   x   x    x   x   -       0.001 0.010 0.292     0.007    0.56
              (Note 34) MCLKDIS=x        x    x   x   1   x               x              x               x              x              x               x   x   x    x   x   -       0.001 0.001 0.020     0.001    0.04
3    Mono Record (Note 35)       ADC     0    1   0   0   11              11             11              11             xx             01              x   x   x    x   x   -       0.001 0.915 0.671     0.018    2.89
                         PGA to ADC      0    1   0   0   11              11             11              11             xx             00              x   x   x    x   x   -       0.001 1.056 0.672     0.017    3.14
4    Stereo Record (Note 35)     ADC     0    0   0   0   11              11             11              11             01             01              x   x   x    x   x   -       0.001 1.207 0.824     0.023    3.70
                         PGA to ADC      0    0   0   0   11              11             11              11             00             00              x   x   x    x   x   -       0.002 1.469 0.826     0.022    4.17
5    Mono Play to HP        No Effects   1    1   1   0   11              10             11              11             xx             xx              x   x   x    0   1 VCP/2     0.407 1.100 0.718     0.007    4.02
                                                                                                                                                     VCP 0.949 1.107 0.718                                0.007    5.01
                               Effects   1 1 1 0 11 10 11 11 xx                                                                        xx x x x 0 0 VCP/2 0.407 1.100 1.050                               0.007    4.62
                                                                                                                                                     VCP 0.948 1.107 1.050                                0.007    5.60
6    Mono Play to Line      No Effects   1 1 1 0 11 11 11 10 xx                                                                        xx x 0 x x 1 VCP/2 0.392 1.101 0.719                               0.007    3.99
                                                                                                                                                     VCP 0.844 1.107 0.717                                0.007    4.82
                               Effects   1 1 1 0 11 11 11 10 xx                                                                        xx x 0 x x 0 VCP/2 0.392 1.101 1.046                               0.007    4.58
                                                                                                                                                     VCP 0.844 1.107 1.046                                0.007    5.41
7    Stereo Play to HP      No Effects   1 1 1 0 10 10 11 11 xx                                                                        xx x x 0 0 1 VCP/2 0.604 1.587 0.720                               0.007    5.25
                                                                                                                                                     VCP 1.420 1.594 0.717                                0.007    6.73
                               Effects   1 1 1 0 10 10 11 11 xx                                                                        xx x x 0 0 0 VCP/2 0.604 1.587 1.090                               0.007    5.92
                                                                                                                                                     VCP 1.419 1.594 1.090                                0.007    7.40
8    Stereo Play to Line    No Effects   1 1 1 0 11 11 10 10 xx                                                                        xx 0 0 x x 1 VCP/2 0.570 1.589 0.718                               0.007    5.19
                                                                                                                                                     VCP 1.205 1.597 0.719                                0.007    6.35
                               Effects   1 1 1 0 11 11 10 10 xx                                                                        xx 0 0 x x 0 VCP/2 0.570 1.589 1.089                               0.007    5.86
                                                                                                                                                     VCP 1.205 1.597 1.088                                0.007    7.01
9    Stereo Passthrough to HP            0 1 1 0 10 10 11 11 xx                                                                        xx x x 1 1 x VCP/2 0.565 1.180 0.213                               0.007    3.54
                                                                                                                                                                               VCP 1.198 1.188 0.213      0.007    4.69
10   Stereo Passthrough to Line          0 1 1 0 11 11 10 10 xx xx 1 1 x x x VCP/2 0.571 1.183 0.213 0.007                                                                                                         3.55
                                                                                                                                                     VCP 1.205 1.190 0.213                                0.007    4.71
11   Mono Rec. & Play       No Effects   0 1 0 0 11 10 11 11 xx                                                                        00 x x x 0 1 VCP/2 0.408 1.921 1.084                               0.018    6.18
     PGA In, HP Out                                                                                                                                  VCP 0.950 1.928 1.089                                0.018    7.17
                               Effects   0 1 0 0 11 10 11 11 xx                                                                        00 x x x 0 0 VCP/2 0.408 1.921 1.415                               0.018    6.77
                                                                                                                                                     VCP 0.952 1.928 1.412                                0.018    7.76
12   Stereo Rec. & Play     No Effects   0 0 0 0 10 10 11 11 00                                                                        00 x x 0 0 1 VCP/2 0.604 2.820 1.239                               0.023    8.43
     PGA In, HP Out                                                                                                                                  VCP 1.422 2.827 1.240                                0.023    9.92
                               Effects   0 0 0 0 10 10 11 11 00                                                                        00 x x 0 0 0 VCP/2 0.604 2.820 1.613                               0.023    9.11
                                                                            VCP 1.424 2.827 1.612 0.023                                                                                                            10.59
13   Stereo Play to HP      No Effects 1 1 1 0 10 10 11 11 xx xx x x 0 0 1 VCP/2 2.725 1.579 0.737 0.008                                                                                                           9.09
     16 load (Note 36)
28                                                                                                                                                                                                               DS851F2


                                                                                                                                                                                                              CS42L56
POWER CONSUMPTION - ALL SUPPLIES = 2.5 V
                                             Power Ctl. Registers                                                          MUX Registers                                              Typical Current (mA)
                                         02h                                                                                                          LINEBMUX
Operation Test Conditions                                  03h page 59                                                   08h page 74
                                         page 58
(unless otherwise specified):                                                                                                                         LINEAMUX                         iVCP    iVA    iVLDO    iVL
All zeros input, slave mode,
                                                                                        PDN_LINB[1:0]   PDN_LINA[1:0]   ADCBMUX[1:0]   ADCAMUX[1:0]
                                                                                                                                                      HPBMUX
                                                          PDN_HPB[1:0]   PDN_HPA[1:0]
sample rate = 48 kHz; No                 PDN_CHRG                                                                                                                             Class
load. Refer to Figure 12 on
                                                                                                                                                      HPAMUX
                                         PDN_ADCB                                                                                                                               H
page 28.                                                                                                                                                                      Mode
                                                                                                                                                                                                                       Total
                                         PDN_ADCA                                                                                                                                                                     Power
                                                                                                                                                      PDN_DSP - 0Fh page 66
                                                                                                                                                                              page
                                         PDN                                                                                                                                   63                                     (mW)
1    Off (Note 32)                       x    x   x   x    x              x              x               x               x              x              x   x    x   x   x       -     0.002   0.002   0.013   0.004    0.05
2    Standby (Note 33) MCLKDIS=1         x    x   x   1    x              x              x               x               x              x              x   x    x   x   x       -     0.003   0.003   0.084   0.012    0.26
                           MCLKDIS=0     x    x   x   1    x              x              x               x               x              x              x   x    x   x   x       -     0.003   0.017   0.466   0.012    1.25
                (Note 34) MCLKDIS=x      x    x   x   1    x              x              x               x               x              x              x   x    x   x   x       -     0.003   0.003   0.032   0.003    0.10
3    Mono Record (Note 35)        ADC    1    1   0   0    11             11             11              11              xx             01             x   x    x   x   x       -     0.003   0.789   0.744   0.026    3.91
                           PGA to ADC    1    1   0   0    11             11             11              11              xx             00             x   x    x   x   x       -     0.003   0.963   0.748   0.026    4.35
4    Stereo Record (Note 35)      ADC    1    0   0   0    11             11             11              11              01             01             x   x    x   x   x       -     0.003   1.089   0.919   0.033    5.11
                           PGA to ADC    1    0   0   0    11             11             11              11              00             00             x   x    x   x   x       -     0.003   1.419   0.922   0.033    5.94
5    Mono Play to HP        No Effects   1    1   1   0    11             10             11              11              xx             xx             x   x    x   0   1     VCP/2   0.723   1.469   0.734   0.012    7.35
                                                                                                                                                                               VCP    1.984   1.480   0.736   0.012   10.53
                               Effects   1 1 1 0 11 10 11 11 xx xx x x x 0 0                                                                                                  VCP/2   0.723   1.468   1.071   0.012    8.19
                                                                                                                                                                               VCP    1.982   1.480   1.069   0.012   11.36
6    Mono Play to Line      No Effects   1 1 1 0 11 11 11 10 xx xx x 0 x x 1                                                                                                  VCP/2   0.693   1.469   0.736   0.012    7.28
                                                                                                                                                                               VCP    1.819   1.481   0.732   0.012   10.11
                               Effects   1 1 1 0 11 11 11 10 xx xx x 0 x x 0                                                                                                  VCP/2   0.693   1.469   1.073   0.012    8.12
                                                                                                                                                                               VCP    1.819   1.481   1.069   0.012   10.95
7    Stereo Play to HP      No Effects   1 1 1 0 10 10 11 11 xx xx x x 0 0 1                                                                                                  VCP/2   0.936   2.099   0.737   0.012    9.46
                                                                                                                                                                               VCP    2.530   2.113   0.736   0.012   13.48
                               Effects   1 1 1 0 10 10 11 11 xx xx x x 0 0 0                                                                                                  VCP/2   0.934   2.099   1.109   0.012   10.39
                                                                                                                                                                               VCP    2.526   2.113   1.109   0.012   14.40
8    Stereo Play to Line    No Effects   1 1 1 0 11 11 10 10 xx xx 0 0 x x 1                                                                                                  VCP/2   0.873   2.102   0.737   0.012    9.31
                                                                                                                                                                               VCP    2.197   2.115   0.736   0.012   12.65
                               Effects   1 1 1 0 11 11 10 10 xx xx 0 0 x x 0                                                                                                  VCP/2   0.873   2.102   1.110   0.012   10.24
                                                                                                                                                                               VCP    2.196   2.115   1.108   0.012   13.58
9    Stereo Passthrough to HP            1 1 1 0 10 10 11 11 xx xx x x 1 1 x                                                                                                  VCP/2   0.870   1.203   0.228   0.012    5.78
                                                                                                                                                                               VCP    2.202   1.218   0.228   0.012    9.15
10   Stereo Passthrough to Line          1 1 1 0 11 11 10 10 xx xx 1 1 x x x                                                                                                  VCP/2   0.874   1.206   0.228   0.012    5.80
                                                                                                                                                                               VCP    2.196   1.220   0.228   0.012    9.14
11   Mono Rec. & Play       No Effects
                                         1 1 0 0 11 10 11 11 xx 00 x x x 0 1                                                                                                  VCP/2
     PGA In, HP Out                                                                                                                                                                   0.723 2.148 1.157 0.026         10.14
                                                                                                                                                                               VCP 1.981 2.160 1.162 0.026            13.32
                               Effects   1 1 0 0 11 10 11 11 xx 00 x x x 0 0 VCP/2 0.723 2.148 1.491 0.026                                                                                                            10.97
                                                                              VCP 1.983 2.160 1.489 0.027                                                                                                             14.15
     Stereo Rec. & Play     No Effects                                       VCP/2
12   PGA In, HP Out
                                         1 0 0 0 10 10 11 11 00 00 x x 0 0 1       0.936 3.233 1.335 0.033                                                                                                            13.84
                                                                                                                                                                               VCP 2.532 3.247 1.336 0.033            17.87
                               Effects   1 0 0 0 10 10 11 11 00 00 x x 0 0 0 VCP/2 0.936 3.233 1.710 0.033                                                                                                            14.78
                                                                                                                                                                               VCP 2.534 3.247 1.710 0.033            18.81
13   Stereo Play to HP      No Effects   1 1 1 0 10 10 11 11 xx xx x x 0 0 1 VCP/2 3.032 2.081 0.754 0.012                                                                                                            14.70
     16 load (Note 36)
Notes:
          32.    RESET pin and clock/data lines held LO, PDN=x.
          33.    RESET pin held HI, PDN=1.
          34.    Clock/data lines held HI.
          35.    Either inputs 1 or 2 may be selected. Input 1 is shown for simplicity.
          36.    In accordance with the JEITA CP-2905B standard, 0.1 mW (per channel) is delivered to the headphone load.
DS851F2                                                                                                                                                                                                                   29


                                                                                                     CS42L56
4. APPLICATIONS
4.1   Overview
4.1.1  Basic Architecture
       The CS42L56 is a highly integrated, ultra-low power, 24-bit audio CODEC comprised of stereo A/D and
       D/A converters with pseudo-differential stereo input and output amplifiers. The ADC and DAC are de-
       signed using multi-bit delta-sigma techniques; both converters operate at a low oversampling ratio of
       64xFs, maximizing power savings while maintaining high performance. The CODEC accepts and is ca-
       pable of generating serial audio clocks (SCLK, LRCK) derived from a USB or a standard audio input Mas-
       ter Clock (MCLK). Designed with a very low voltage digital core and low voltage Class H amplifiers
       (powered from an integrated low-dropout regulator and a step-down/inverting charge pump, respectively),
       the CS42L56 provides significant reduction in overall power consumption.
4.1.2  Line Inputs
       The analog input portion of the CODEC allows selection from up to three stereo line-level sources into a
       Programmable Gain Amplifier (PGA). The optional line pseudo-differential configuration provides com-
       mon-mode noise rejection for single-ended inputs and is available on AIN1x or AIN2x. If pseudo-differen-
       tial operation is not required, the pins can also be configured independently as two additional analog
       inputs (AIN3x).
4.1.3  Line and Headphone Outputs (Class H, Ground-Centered Amplifiers)
       The analog output portion of the CODEC includes separate pseudo-differential headphone and line out
       Class H amplifiers. An on-chip step-down/inverting charge pump creates a positive and negative voltage
       equal to the input or one-half the input supply for the amplifiers, allowing an adaptable, full-scale output
       swing centered around ground. The inverting architecture eliminates the need for large DC-blocking ca-
       pacitors and allows the amplifier to deliver more power to headphone loads at lower supply voltages. The
       step-down architecture allows the amplifier’s power supply to adapt to the required output signal. This
       adaptive power supply scheme converts traditional Class AB amplifiers into more power-efficient Class H
       amplifiers.
4.1.4  Fixed-function DSP Engine
       The fixed function digital signal processing engine processes both the PCM serial input data and ADC
       output data allowing a mix between the two. Independent volume control, left/right channel swaps, mono
       mixes, tone control comprise the DSP engine.
4.1.5  Beep Generator
       The beep generator delivers tones at select frequencies across approximately two octave major scales.
       With independent volume control, beeps may be configured to occur continuously, periodically or at single
       time intervals.
4.1.6  Power Management
       Several control registers and bits provide independent power down control of the ADC, PGA, DSP, head-
       phone and line outputs, allowing operation in select applications with minimal power consumption.
30                                                                                                       DS851F2


                                                                                                                                                                      CS42L56
4.2        Analog Inputs
                                                                                                                   BOOSTA
                         PGAAMUX[1:0]                             PDN_ADCA             HPFRZA                      ADCAMUTE
                                                                  INV_ADCA             HPFA                        DIGSFT
  AIN1A                                                                                HPFA_CF[1:0]
                                                                  PDN_CHRG                                         ADCAATT[7:0]
  AIN2A                                                                                                            ADCB=A
                                    PREAMPA[1:0]
                                                                   ADC                                   Gain Adjust
AIN1REF
/ AIN3A                                 PGA A
                                                            ADCAMUX[1:0]
                                                                                                                                  ALCA                  DIGSUM[1:0]
                                                                                                                                  ALCASRDIS
                                                                                                                                  ALCAZCDIS
                                                                                                                                                                                PCM Serial Interface
                                            PDN_ADCA
                        AIN1A_REF
                                            PGAAVOL[5:0]
                        AIN2A_REF                                                                                                      ALCARATE[5:0]
                                            PGAB=A
                                            ANLGZC                      NGALL                                                          ALCRRATE[5:0]   Swap/
                                                                        NG               Noise Gate                          ALC
      VQ                                                                                                                                                Mix
                                                                        THRESH[3:0]            `                                         ALCMAX[2:0]
                                            PDN_ADCB                    NGDELAY[1:0]                                                     ALCMIN[2:0]                   DIGMUX
                        AIN1B_REF           PGABVOL[5:0]
                        AIN2B_REF           PGAB=A
                                                                                                                                  ALCB
                                            ANLGZC
                                                                                                                                  ALCBSRDIS
                                                                                                                                  ALCBZCDIS
                                                            ADCBMUX[1:0]
 AIN2REF                                PGA B
 / AIN3B                                                                                                 Gain Adjust
                                                                  ADC
                                    PREAMPB[1:0]
                                                                                                               BOOSTB
  AIN2B                                                          PDN_ADCB         HPFRZB                       ADCBMUTE
                                                                 INV_ADCB         HPB                          DIGSFT
  AIN1B                                                          PDN_CHRG                                      ADCBATT[7:0]
                                                                                  HPFB_CF[1:0]
                                                                                                               ADCB=A
                         PGABMUX[1:0]
            ANALOG PASSTHRU TO
                                                                                                   TO DSP Engine
            HEADPHONE, LINE AMPLIFIER MUX
                                                                                                      FROM DSP ENGINE
                                                           Figure 13. Analog Input Signal Flow
           Referenced Control                      Register Location
           Analog Front End
           AIN1x_REF                               “Analog Input 1 x Reference Configuration” on page 74
           AIN2x_REF                               “Analog Input 2 x Reference Configuration” on page 74
           PREAMPx[1:0]                            “PGA x Preamplifier Gain” on page 77
           PGAxMUX[1:0]                            “PGA x Input Select” on page 77
           PDN_ADCx                                “Power Down ADC x” on page 59
           PGAxVOL[5:0]                            “PGAx Volume” on page 78
           PGAB=A                                  “PGA Channel B=A” on page 76
           ANLGZCx                                 “Analog Zero Cross” on page 64
           ADCxMUX[1:0]                            “ADC x Input Select” on page 75
           INV_ADCx                                “Invert ADC Signal Polarity” on page 76
           PDN_CHRG                                “Power Down ADC Charge Pump” on page 59
           HPFRZx                                  “ADCx High-Pass Filter Freeze” on page 75
           HPFx                                    “ADCx High-Pass Filter” on page 75
           HPFx_CF[1:0]                            “HPF x Corner Frequency” on page 75
           Digital Volume
           BOOSTx                                  “Boostx” on page 77
           ADCxMUTE                                “ADC Mute” on page 76
           ADCxATT[7:0]                            “ADCx Volume” on page 78
           DIGSFT                                  “Digital Soft Ramp” on page 64
           ADCB=A                                  “ADC Channel B=A” on page 76
           ALCx                                    “ALCx” on page 79
           ALCxSRDIS                               “ALCx Soft Ramp Disable” on page 82
           ALCxZCDIS                               “ALCx Zero Cross Disable” on page 82
           ALCARATE[5:0]                           “ALC Attack Rate” on page 79
           ALCRRATE[5:0]                           “ALC Release Rate” on page 80
           MAX[2:0]                                “ALC Maximum Threshold” on page 80
           MIN[2:0]                                “ALC Minimum Threshold” on page 81
           NGALL                                   “Noise Gate All Channels” on page 81
           NG                                      “Noise Gate Enable” on page 81
           THRESH[3:0]                             “Noise Gate Threshold and Boost” on page 82
           NGDELAY[1:0]                            “Noise Gate Delay Timing” on page 82
           Miscellaneous
           DIGSUM[1:0]                             “Digital Sum” on page 76
           DIGMUX                                  “Digital MUX” on page 63
DS851F2                                                                                                                                                                         31


                                                                                                                                CS42L56
4.2.1      Pseudo-differential Inputs
           The CS42L56 implements a pseudo-differential input stage. The AINxREF inputs are intended to be used
           as a pseudo-differential reference signal. This feature provides common mode noise rejection with single-
           ended signals. Figure 14 shows a basic diagram outlining the internal implementation of the pseudo-dif-
           ferential input stage, including a recommended stereo pseudo-differential input topology. If pseudo-differ-
           ential input functionality is not required, the AINxREF pin should be AC-coupled to GND.
   V=?                                                      Common-Mode Cancellation,
                                       VCM                       Invert, and Gain     VCM
   Signal+                          xIN
                                                                                                                        Digital
                                                                   -                                                    Full Scale
                           DC-Block
                                    xREF                                                                        ADC
                                                                  +
                                                                                                 Anti-
              Parallel PCB                                                                      Aliasing
               traces from                                                                       Filter
              signal source            VCM
                                    VA
                                           R
                                                -
                                           VCM
                                    VQ          +            VCM
                                           R
                                    AGND
                                                                                                         AFILTx
                                               Figure 14. Stereo Pseudo-Differential Input
           It should be noted that the AINxREF inputs are intended to be used solely to provide a low-level, pseudo-
           differential reference signal for the internal input amplifiers when in pseudo-differential mode. Using the
           analog input pins in a fully differential configuration by providing a large signal on the AINxREF pin is not
           recommended. The output of the PGA will clip if the voltage difference between AINxx and AINxREF ex-
           ceeds the full-scale voltage specification (See Note 10 on page 17).
4.2.2      Large-scale Inputs
           The CS42L56 allows the user to input signals that would be larger than the ADC full-scale input voltage
           by using the PGA to attenuate the signal prior to going to the ADC. Table 1 shows the PGA gain setting
           needed to stay under the maximum ADC input voltage.
              Supply Voltage                 PGA Gain Setting                             Maximum Input Voltage
                          (V)                        (dB)                             (mVRMS)                     (VPP)
                                                      0.0                                509                       1.44
                                                     -0.5                                539                       1.52
                          1.8
                                                     -1.0                                571                       1.62
                                                     -1.5                                604                       1.71
                                                      0.0                                707                       2.00
                                                     -0.5                                748                       2.12
                          2.5
                                                     -1.0                                793                       2.24
                                                     -1.5                                840                       2.38
                                                  Table 1. Input Voltage PGA Settings
32                                                                                                                                 DS851F2


                                                                                                                                        CS42L56
      If signals larger than what is shown in Table 1 are needed, an external resistor divider should be used as
      shown in Table 15. When using an external resistor divider, the PGA must be configured to be in-circuit.
                                                  R1             1 µF
                                                                                               AINxx
                                      Input
                                                   R2                                                           R3
                                           Figure 15. Analog Input Attenuation
         Three parameters determine the values of resistors R1 and R2 as shown in Figure 15: source impedance,
         attenuation, and input impedance. Table 2 shows the design equation used to determine these values.
         • Source Impedance: Source impedance is defined as the impedance as seen from the PGA looking
             back into the signal network. The PGA achieves optimal THD+N performance with a source imped-
             ance less than 5 k.
         • Attenuation: The required attenuation factor depends on the magnitude of the input signal. The full-
             scale input voltage is specified under “Analog Input Characteristics” on page 14. The user should se-
             lect values for R1 and R2 such that the magnitude of the incoming signal multiplied by the attenuation
             factor is less than or equal to the full-scale input voltage of the device.
         • Input Impedance: Input impedance is the impedance from the signal source to the PGA analog input
             pins, including the PGA. The PGA’s input impedance (R3 in Figure 15, Table 2, and Figure 16) is giv-
             en in the “Analog Input Characteristics” on page 14.
                                  Source Impedance                                     R1  R2 -
                                                                                      ------------------------
                                                                                       R1 + R2 
                                  Attenuation Factor                                  R2  R3 
                                                          -----------------------------------------------------------------------------
                                                                                                                                      -
                                                           R1  R2 + R2  R3 + R1  R3 
                                                                       ---------------------------------------------------
                                                                          R1  R3 + R2  R3 
                                   Input Impedance
                                                                                R1 + R2 + R3 
                                        Table 2. Analog Input Design Parameters
         Figure 16 illustrates an example configuration with the PGA in-circuit using one 7.87 kresistor for R1
         and one 4.75 k resistor for R2. Based on the discussion above, this circuit provides an optimal interface
         for both the PGA and the signal source. First, consumer equipment frequently requires an approximate
         input impedance of 10 kwhich the combination of the resistors provide. Second, this circuit will attenu-
         ate a typical line level voltage, 2 Vrms, to the full-scale input of the PGA, 0.7 Vrms when VA = 2.5 V. Fi-
         nally, at approximately 3 kthe source impedance is within the allowable range of the PGA.
                                               7.87 k         1 µF
                                                                                             AINxx
                                      Input
                                              4.75 k                                                       R3
                                   Figure 16. Example Analog Input Attenuation
DS851F2                                                                                                                                       33


                                                                                                                              CS42L56
4.2.3  Microphone Inputs
       Any of the line inputs can be configured as a microphone input by using the MICBIAS pin to power the
       external microphone circuit and by configuring the additional +10 or +20 dB gain in the PGA to properly
       boost the low-level microphone signal.
      4.2.3.1     External Passive Components
       The analog inputs are internally biased to VQ. Input signals must be AC coupled using external capacitors
       with values consistent with the desired high-pass filter design. The analog input resistance may be com-
       bined with an external capacitor to achieve the desired cutoff frequency. The equation below gives an ex-
       ample:
                                                                                     1
                                                            fc = -------------------------------------------- = 39.79 Hz
                                                                  2  4 k   1 F 
       An electrolytic capacitor must be placed such that the positive terminal is positioned relative to the side
       with the greater bias voltage. The MICBIAS voltage level is controlled by the BIAS_LVL[1:0] bits.
       The MICBIAS series resistor must be selected based on the requirements of the particular microphone
       used.
                                                                                                                      MICBIAS
                                                           +     MICx+
                    //
                                                                                                      
                                                                 MICx-
                    //                                         +
                                       Figure 17. MIC Input Mix w/Common Mode Rejection
        Referenced Control                  Register Location
        BIAS_LVL[1:0] ..................... “Microphone Bias Output Level” on page 77
4.2.4  Optional VCM Buffer
       Leaving an analog input pin floating when not being used might inject distortion in the analog input signal
       path. To prevent this, the analog inputs may be internally biased to VCM by using a weak internal VCM
       buffer when not being used. The VCM buffer outputs a weakly buffered version of the internal common-
       mode voltage and biases the chip-side of the analog input AC-coupling capacitor to a constant DC level.
       This prevents the analog signal from being distorted when that particular channel is not selected by either
       the PGA or ADC input MUX. If an analog signal is routed to any place other than just the CS42L56, it is
       recommended to set this bit to 0b. If all analog signals are only routed to the CS42L56, this bit may be left
       set to 1b.
        Referenced Control                  Register Location
        PDN_VBUF[1:0]................... “Power Down VCM Bias Buffer” on page 58
4.2.5  Automatic Level Control (ALC)
       The function of the ALC is to maintain the level of the analog input signal between the maximum and min-
       imum threshold settings programmed in the ALCMAX[2:0] and ALCMIN[2:0] registers. When enabled, the
       ALC monitors the signal level after the digital volume control block in the input signal path and detects
34                                                                                                                              DS851F2


                                                                                                          CS42L56
        whenever a threshold violation occurs. It then modifies the signal level by adjusting the gain settings in
        the PGA and ADC digital volume control accordingly.
        As shown in Figure 18, if the input signal level rises above the maximum threshold, the ALC first lowers
        the PGA gain settings. It then decreases the ADC digital volume at a programmable “attack” rate and
        maintains the resulting level below the maximum threshold. In contrast, if the input signal level falls below
        the minimum threshold, the ALC first increases the ADC digital volume settings and then increases the
        PGA gain settings at a programmable “release” rate. However, once an attack or release operation has
        been performed on an input signal, the ALC does not change the PGA or the digital volume control set-
        tings until the next threshold violation occurs.
         Input (before ALC)
                                                                                              ALCMAX[2:0]
        ALCMIN[2:0]                                                                           below full scale
        below full scale
                     PGA
                 Response
                  ADC Vol.
                     Cntrl.
                 Response
                 Total ALC
                 Response
                        Output
                  (after ALC)
                                                                                              ALCMAX[2:0]
        ALCMIN[2:0]                                                                           below full scale
          below full scale
                                  ARATE[5:0]             RRATE[5:0]       ARATE[5:0]
                                             Figure 18. ALC Operation
DS851F2                                                                                                            35


                                                                                                                                                                                        CS42L56
       4.2.5.1        Attack/Release Time Calculations:
       The time taken by the ALC to perform an attack or a release operation is a function of the PGA/ADC digital
       volume control gain settings, ADC soft ramp/zero-cross settings, sample rate (Fs), maximum/minimum
       threshold settings, attack/release rate settings and the signal level after the digital volume control block.
       Since the PGA and the ADC digital volume control blocks perform gain increment/decrement steps at dif-
       ferent rates, this must be taken into account to get an accurate attack/release time duration calculation.
       The attack and release rates for each block is determined by the formulas given below:
                                                                                                         1
       ADC Digital Volume Attack/Release Rate = ---------------------------------------------------------------- dB/LRCK
                                                                               16  ALCxRATE[5:0] + 1
                                                                   0.5
       PGA Attack/Release Rate = ----------------------------------------------------------------           dB/LRCK
                                                  16  ALCxRATE[5:0] + 1
       The maximum amount of time that can be taken by the ALC to perform an attack or release operation on
       a signal with a specific maximum/minimum threshold, PGA gain and ADC digital volume setting is deter-
       mined by the formulae below:
       For attack operations:
                                                 PGAxVOL[5:0] – (-6)                                       (-ALCMAX[2:0])
       Maximum Attack Time = ---------------------------------------------------------------- + ---------------------------------------------------------------- s
                                               PGA Attack Rate   Fs  ADC Attack Rate   Fs
       For release operations:
                                                 ADCxATT[7:0] – ALCMAX[2:0]                                                   PGAxVOL[5:0] – (-6)
       Maximum Release Time = --------------------------------------------------------------------------------- + --------------------------------------------------------------------- s
                                                    ADC Release Rate   Fs                                           PGA Release Rate   Fs
       Recommended settings: Best level control may be realized with a fast attack and a slow release setting
       with soft ramp enabled in the control registers.
       It should be noted that the ALC can only apply the gain up to the amount set in the PGAxVOL and ADCx-
       ATT registers and that the ALC maintains the output signal between the ALCMIN and ALCMAX thresh-
       olds. As a result when the input signal level changes, the level-controlled output may not always be the
       same but will always fall within the thresholds.
        Referenced Control                  Register Location
        PGAxVOL[5:0] .....................  “PGAx Volume” on page 78
        ADCxATT[7:0] ...................... “ADCx Volume” on page 78
        ALCMAX[2:0], ALCMIN[2:0]            “ALC Threshold (Address 24h)” on page 80
        ALCARATE[5:0]....................   “ALC Enable & Attack Rate (Address 22h)” on page 79
        ALCRRATE[5:0]....................   “ALC Release Rate (Address 23h)” on page 79
4.3 Analog In to Analog Out Passthrough
    The CS42L56 accommodates analog routing of the analog input signal directly to the headphone and line
    out amplifiers. This feature is useful in applications that utilize an FM tuner where audio recovered over-the-
    air must be transmitted to the headphone amplifier without digital conversion in the ADC and DAC. This an-
    alog passthrough path reduces power consumption and is immune to modulator switching noise that could
    interfere with some tuners. This path is selected using the Line and/or HP mux bits and powering down the
    ADC.
     Referenced Control                   Register Location
     PDN_ADCx ......................... “Power Down ADC x” on page 59
     HPxMUX.............................. “Headphone Input Select” on page 83
     LINExMUX........................... “Line Input Select” on page 83
36                                                                                                                                                                                        DS851F2


                                                                                                                                                             CS42L56
4.4       Analog Outputs
                             INPUTS FROM ADCA
                                 and ADCB
                                                                           Fixed Function DSP                                                LIMARATE[7:0]
                                                                                                                                             LIMRRATE[7:0]
                                                                                                                                             LMAX[2:0]
                                                       AMIXAMUTE                                   MSTAVOL[7:0]                              CUSH[2:0]
                                                       AMIXBMUTE                                   MSTBVOL[7:0]                              LIMSRDIS
                                                       AMIXAVOL[6:0]                                                                         LIMIT
                                                       AMIXBVOL[6:0]                                                                         LIMIT_ALL
                                                                                                        Chnl Vol.
                                                                                                                                              Limiter
                                                               VOL                                      Settings
                                             PMIXAMUTE
                                             PMIXBMUTE                                   Channel
                                             PMIXAVOL[6:0]                                         ADCASWAP[1:0]                              Peak
                                                                                          Swap     ADCBSWAP[1:0]
                                             PMIXBVOL[6:0]                                                                                    Detect
      PCM Serial Interface
                                                                 PCMASWAP[1:0]
                                                                 PCMBSWAP[1:0]
                                                                                                         
                                                                                                                               Bass/
                                                                       Channel                                                                                     to HP and
                                      Demph           VOL                                                               VOL   Treble/                        DAC   Line MUX
                                                                        Swap
                                                                                                                              Control
                                  DEEMPH        INV_PCMA
                                                INV_PCMB                                                                      TC_EN
                                                                                                                  MSTAMUTE    BASS_CF[1:0]
                                                                            BPVOL[4:0]                            MSTBMUTE    TREB_CF[1:0]
                                       OFFTIME[2:0]                                                               DIGSFT      BASS[3:0]
                                       ONTIME[3:0]                                                                            TREB[3:0]
                                       FREQ[3:0]
                                       BEEP[1:0]             Beep                        VOL
                                                                                                                  PLYBCKB=A                  PDN_DSP
                                                                                                                                                        *
                                                           Generator
                                                                       *                  MSTxVOL[7:0], MSTxMUTE and DIGSFT are always
                             Digital Mix to ADC                                           available regardless of the PDN_DSP setting.
                              Serial Interface
                                                           Figure 19. DSP Engine Signal Flow
               Referenced Control           Register Location
               DSP
               PDN_DSP                      “Power Down DSP” on page 66
               DEEMPH                       “HP/Line De-Emphasis” on page 66
               PMIXxMUTE                    “PCM Mixer Channel x Mute” on page 67
               PMIXxVOL[6:0]                “PCM Mixer Channel x Volume” on page 68
               INV_PCMx                     “Invert PCM Signal Polarity” on page 66
               PCMxSWAP[1:0]                “PCM Mix Channel Swap” on page 74
               AMIXxMUTE                    “ADC Mixer Channel x Mute” on page 67
               AMIXxVOL[6:0]                “ADC Mixer Channel x Volume” on page 67
               ADCxSWAP[1:0]                “ADC Mix Channel Swap” on page 74
               MSTxVOL[7:0]                 “Master Volume Control” on page 70
               MSTxMUTE                     “Master Playback Mute” on page 67
               DIGSFT                       “Digital Soft Ramp” on page 64
               PLYBCKB=A                    “Playback Channels B=A” on page 66
               TC_EN                        “Tone Control Enable” on page 73
               BASS_CF[1:0]                 “Bass Corner Frequency” on page 73
               TREB_CF[1:0]                 “Treble Corner Frequency” on page 72
               BASS[3:0]                    “Bass Gain” on page 73
               TREB[3:0]                    “Treble Gain” on page 73
               Limiter
               LIMIT                        “Peak Detect and Limiter” on page 86
               LIMIT_ALL                    “Peak Signal Limit All Channels” on page 86
               LIMSRDIS                     “Limiter Soft Ramp Disable” on page 82
               LMAX[2:0]                    “Limiter Maximum Threshold” on page 85
               CUSH[2:0]                    “Limiter Cushion Threshold” on page 85
               LIMARATE[7:0]                “Limiter Attack Rate” on page 87
               LIMRRATE[7:0]                “Limiter Release Rate” on page 86
               Beep Generator               Refer to “Beep Generator” on page 45 for all referenced controls
DS851F2                                                                                                                                                                   37


                                                                                                                       CS42L56
                                                  ADPTPWR[1:0]
                                                                                     = HP and Line Supply
                           Step-down/Inverting
                                                       Class H Control
                                                                                           HP Detection     HPDETECT
              VCP                                   +VCP
                                                   +VCP/2                                 PDN_HPx[1:0]
                                                                                          PDN_LINx[1:0]
                              Charge Pump
                                                     -VCP
                                                    -VCP/2
                                                                                                            +VHPFILT
                                                 CHGFREQ[3:0]
                                                                                      +HP         +Line
                                                                                     Supply       Supply
        from PGAx                                                                             -             HPOUTA
        from DACx                                                                                           HPOUTB
                                                      HPxVOL[6:0]                             +
                                                      HPxMUTE
                               HPxMUX                                                                        HPREF
                                                      ANLGZC
                                                      PLYBCKB=A
                                                                                              -             LINEOUTA
                                                                                              +
                                                                                                            LINEOUTB
                             LINExMUX                                                                       LINEREF
                                                         LINExVOL[6:0]
                                                         LINExMUTE
                                                         ANLGZC                                             -VHPFILT
                                                         PLYBCKB=A                    -HP          -Line
                                                                                     Supply       Supply
                                                             Figure 20. Analog Output Stage
      Referenced Control                         Register Location
      Analog Output
      ADPTPWR[1:0]                               “Adaptive Power Adjustment” on page 63
      CHGFREQ[3:0]                               “Charge Pump Frequency” on page 63
      PDN_HPx[1:0]                               “Headphone Power Control” on page 59
      PDN_LINx[1:0]                              “Line Power Control” on page 60
      HPxMUTE                                    “Headphone Channel x Mute” on page 83
      HPxVOL[7:0]                                “Headphone Volume Control” on page 84
      LINExMUTE                                  “Line Channel x Mute” on page 84
      LINExVOL[7:0]                              “Line Volume Control” on page 84
      ANLGZC                                     “Analog Zero Cross” on page 64
      PLYBCKB=A                                  “Playback Channels B=A” on page 66
      HPxMUX                                     “Headphone Input Select” on page 83
      LINExMUX                                   “Line Input Select” on page 83
4.5   Class H Amplifier
      The CS42L56 headphone and line output amplifiers use a Cirrus Logic patented Bi-Modal Class H technol-
      ogy. This technology maximizes operating efficiency of the typical Class AB amplifier while maintaining high
      performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of
      the music passage that is being amplified. This prevents unnecessarily wasting energy during low power
      passages of program material or when the program material is played back at a low volume level.
      The central component of the Bi-Modal Class H technology found in the CS42L56 is the internal charge
      pump, which creates the rail voltages for the headphone and line amplifiers of the device. The charge pump
      receives its input voltage from the voltage present on the VCP pin of the CS42L56. From this input voltage,
      the charge pump creates the differential rail voltages that are supplied to the amplifier output stages. The
      charge pump is capable of supplying two sets of differential rail voltages. One set is equal to ± VCP and the
      other is equal to ± VCP/2.
38                                                                                                                       DS851F2


                                                                                                                                                                                  CS42L56
4.5.1     Power Control Options
          The method by which the CS42L56 decides which set of rail voltages is supplied to the amplifier output
          stages depends on the settings of the Adaptive Power bits (ADPTPWR) found in “Class H Control (Ad-
          dress 08h)” section on page 63. As detailed in this section, there are four possible settings for these bits:
          standard Class AB mode (settings 01 and 10), adapt to volume mode (setting 00) and adapt to signal (set-
          ting 11).
          Referenced Control                               Register Location
          ADPTPWR[1:0] ................... “Adaptive Power Adjustment” on page 63
          4.5.1.1                 Standard Class AB Mode (setting 01 and 10)
          When the Adaptive Power bits are set to either 01 or 10, the rail voltages supplied to the amplifiers will be
          held to ±VCP/2 or ±VCP, respectively. For these two settings, the rail voltages supplied to the output stag-
          es are held constant, regardless of the signal level, internal volume settings, or the settings of the AIN and
          DIN advisory volume registers. In either of these two settings, the amplifiers in the CS42L56 simply oper-
          ate in a traditional Class AB configuration.
          4.5.1.2                 Adapt to Volume Mode (setting 00)
          When the Adaptive Power bits are set to 00, the Class H controller decides which set of rail voltages to
          send to the amplifiers based upon the gain and attenuation levels of all active internal processing blocks.
          The active processing blocks are determined by the signal path configured; the configured path then dic-
          tates which volume settings affect the controller. The paths available in the CS42L56 are (1) analog-in to
          analog-out, (2) analog-in/digital-mix to analog-out and (3) digital-in to analog out.
                AINADV[7:0]
                0 to -102dB     MICxBOOST
                                 +10 or +20dB
                                         PDNMICx                          1
                                                                                         PDN_ADCx
                                                 PGAAVOL [5:0]                           ADCB=A
                                                 PGAB=A                                  DIGSUM[1:0]
                                                   +12 to -6dB          ADCxMUX[ 1:0]
                                                                                                                   ADCxMUTE            AMIXxMUTE
                  Analog                                                                         BOOSTx            ADCxATT[7:0]        AMIXxVOL [6:0]          ADCxSWAP[1:0]
                                                PGA                                                0 or +20dB        0 to -96dB                                                            HPxVOL [6:0]
                                                                                                                                          +12 to -51.5dB
                                                                                                                                                                                           HPxMUTE
                                                                                   ADC                                                                          Mix/                       PDN_HPx[1:0]
                                                                                                                                                                               HPxMUX      HPDETECT (pin)
                                                                                                                                                               Swap
          Input Advisory
                                                                                                                                                                                               +12 to -60dB
                                                                                                                                                     2                                    HP
             Volume
                                                                                         BASS[3:0]
                                      PMIXxMUTE                                          TREB[3:0]                                                       PLYBCKB=A
                                                                                                                                  MSTxMUTE
                                      PMIXxVOL[6:0]       PMIXxSWAP[1:0]                   +12 to -10.5dB                         MSTxVOL[7:0]
                                                                                                            TCEN   PDN_DSP
                                         +12 to -51.5dB                                                                                                                                   LINE
                                                                                        Bass/Treble                                 +12 to -102 dB
                                                            Mix/                         Boost/Cut
                  Digital
                            3                               Swap                                                                                         DAC
                                                                                                                                                                                               +12 to -60dB
                                                                                                                                                                               LINExMUX
                                                                                                                                                                                           LINExVOL [6:0]
                                    BEEP[1:0]                                                                                                                                              LINExMUTE
                                                          BPVOL [4:0]
                                                                                                                                                                                           PDN_LINx[1:0]
                                                            +6 to -50dB                                                                                                                    HPDETECT (pin)
                 0 to -102dB
                                     Beep
                DINADV[7:0]         Generator
                                                                                                                       Non-volume controls (italicized ) affect how the Class H
                                                                                                                       controller interprets the various volume settings.
                                                              Figure 21. Class H Volume-Adapt Paths
          Certain controls for the processing blocks in the signal path (such as B=A, mux, swap, mix and various
          enables) do not directly affect the controller’s total volume sum. These controls do, however, have an in-
          direct effect since they determine how the volume setting of the relevant processing block contributes to
          the controller’s sum. These controls (italicized in Figure 21) determine whether or not the associated vol-
DS851F2                                                                                                                                                                                                 39


                                                                                                               CS42L56
   ume setting should be factored in with the volume settings of other control blocks in the signal path.
   The Class H controller can be affected by the combined effect of all the volume settings in the relevant
   path or the maximum sum in each channel (A, B) and the maximum sum in each amplifier (HP, Line). To
   determine the correct rail voltage for the amplifier, the controller assumes the input advisory volume is set
   correctly and that the signal level in each processing block does not exceed 0 dB.
   General Effect of Volume Sum in Signal Path
   If the total gain and attenuation set in the volume control                     +        +              =
   registers would cause the amplifiers to clip a full- scale
   signal when operating from the lower set of rail voltages,
   the controller instructs the charge pump to supply the
   higher set of the two rail voltages (±VCP) to the amplifi-                                                            ±VCP
   ers (at this threshold, the total gain/attenuation has ex-                                                 -10. 5 dB  ±VCP/2
   ceeded -10.5 dB).
   If the total gain and attenuation set in the volume control
   registers would not cause the amplifiers to clip a full-                                 HP/LINE Supply
   scale signal when operating from the lower set of rail                                                     Class H
   voltages, the controller instructs the charge pump to                                                     Controller
   supply the lower set of rail voltages (±VCP/2) to the am-                     Figure 22. Volume Sum Effects
   plifiers (at this threshold, the total gain/attenuation is
   less than or equal to -10.5 dB).
   In order to adjust for external analog (line or microphone sources) or digital (DSP) input volume settings,
   the Class H controller also takes into account the settings of the AIN and DIN advisory volume registers.
   These volume settings do not affect the volume of the signal but serves to offset the total volume present-
   ed to the Class H controller.
                     of A               of B             Effect of Volume Sum in A or B Path
                      Path    =            Path  =
                                                             Since amplifier channels A and B share the same supply, the
                                                             controller must consider the volume settings in the path of
                                                             both these channels before supplying the appropriate rail
                                                    case2
                                 -10.5 dB          -10. 5 dB voltage. For any of the three signal paths, the controller will
        HP/LINE Supply
            Decision:
                                   case1
                                                    case1
                                                             instruct the charge pump to supply ±VCP to the amplifiers
                                   case2                     when the total gain/attenuation of either channel A or B ex-
       VCP          VCP/2
    Case 2 Result Case 1 Result
                                                             ceeds the -10.5 dB threshold.
                                 Class H
                                                             Conversely, the charge pump will supply ±VCP/2 only when
                                Controller                   the total gain/attenuation of both channels A and B is less
                                                             than or equal to -10.5 dB.
            Figure 23. Channel/Amp Effect
40                                                                                                                     DS851F2


                                                                                                                            CS42L56
                       of Line                  of HP                 Effect of Volume Sum in HP or Line Paths
                          Path =                   Path =
                                                                          Since the HP and the Line amplifiers also share the same sup-
                                                                          ply, the explanation above applies to the total gain/attenuation
                                                               case2
                                                                          set in the HP and Line amplifiers. If enabled, the volume set-
                                          -10.5 dB            -10. 5 dB   tings in the path of both amplifiers are considered before the
            HP/LINE Supply
                Decision:
                                            case1
                                                               case1
                                                                          charge pump supplies the appropriate rail voltage.
                                            case2
           VCP          VCP/2
        Case 2 Result Case 1 Result
                                         Class H
                                        Controller
           Figure 24. HP/Line Channel Effects
        Referenced Control                       Register Location
        AINADV[7:0] ........................     “Analog Input Advisory Volume” on page 69
        MICxBOOST .......................        “PGA x Preamplifier Gain” on page 77
        PDNMICx ............................     “Power Down MIC Bias” on page 59
        PGAxVOL............................      “PGAx Volume” on page 78
        ADCxMUX ...........................      “ADC x Input Select” on page 75
        ADCxMUTE.........................        “ADC Mute” on page 76
        DIGSUM[1:0] .......................      “Digital Sum” on page 76
        PDN_DSP ...........................      “Power Down DSP” on page 66
        HPxVOL[7:0] .......................      “Headphone Volume Control” on page 84
        LINExVOL[7:0] ....................       “Line Volume Control” on page 84
        MSTxVOL[7:0].....................        “Master Volume Control” on page 70
        MSTxMUTE.........................        “Master Playback Mute” on page 67
        AMIXxVOL[6:0]....................        “ADC Mixer Channel x Volume” on page 67
        PMIXxVOL[6:0]....................        “PCM Mixer Channel x Volume” on page 68
        DINADV[7:0]........................      “Digital Input Advisory Volume” on page 69
        ADCxSWP...........................       “ADC Mix Channel Swap” on page 74
        PCMxSWP ..........................       “PCM Mix Channel Swap” on page 74
        HPxMUX..............................     “Headphone Input Select” on page 83
        LINExMUX...........................      “Line Input Select” on page 83
        HPxMUTE ...........................      “Headphone Channel x Mute” on page 83
        LINExMUTE ........................       “Line Channel x Mute” on page 84
        PDN_HPx ............................     “Headphone Power Control” on page 59
        PDN_LINEx .........................      “Line Power Control” on page 60
        TREB...................................  “Treble Gain” on page 73
        BASS...................................  “Bass Gain” on page 73
        TCEN...................................  “Tone Control Enable” on page 73
        BEEP...................................  “Beep Configuration” on page 72
        BPVOL ................................   “Beep Volume” on page 72
        ADCB=A ..............................    “ADC Channel B=A” on page 76
        PGAB=A ..............................    “PGA Channel B=A” on page 76
        BOOSTx ..............................    “Boostx” on page 77
        PLYBCKB=A........................        “Playback Channels B=A” on page 66
DS851F2                                                                                                                                 41


                                                                                                         CS42L56
      4.5.1.3         Adapt to Output Mode (setting 11)
      When the Adaptive Power bits are set to 11, the CS42L56 decides which of the two sets of rail voltages
      to send to the amplifiers based solely upon the level of the signal being sent to the amplifiers. If the signal
      that is sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail volt-
      ages, the control logic instructs the charge pump to provide the higher set of rail voltages (±VCP) to the
      amplifiers. If the signal that is sent to the amplifiers would not cause the amplifiers to clip when operating
      on the lower set of rail voltages, the control logic instructs the charge pump to provide the lower set of rail
      voltages (±VCP/2) to the amplifiers. This mode of operation eliminates the need to advise the CS42L56
      of volume settings external to the device.
      Note: Signal detection is implemented using digital circuitry. This mode should, therefore, not be used
      with analog passthrough (PGA to HP/Line).
4.5.2 Power Supply Transitions
                                                                 Charge pump transitions from the lower set of rail
                Ideal Transition
                                                                 voltages to the higher set of rail voltages occur on
       +VCP                                                      the next FLYN/P clock cycle. Despite the fast re-
                                                                 sponse time of the system, the capacitive ele-
                                                                 ments on the VHPFILT pins prevent the rail
       +VCP
         2                                                       voltages from changing instantaneously. Instead,
                                 Actual Transition caused
                                  by VHPFILT Capacitor           the rail voltages ramp up from ±VCP/2 to ±VCP
                                                            Time
                                                                 based on the time constant created by the output
                                                                 impedance of the charge pump and the capacitor
                                 Actual Transition caused
                                  by VHPFILT Capacitor           on the VHPFILT pin (the transition time is approx-
       -VCP
         2                                                       imately 20 µs).
                                                                 This behavior is detailed in Figure 25. During this
       -VCP
                                                                 charging transition, a high dv/dt transient on the in-
                                                                 puts may briefly clip the outputs before the rail
                Ideal Transition
                                                                 voltages charge to the full ±VCP level. This transi-
                Figure 25. VHPFILT Transitions                   tory clipping has been found to be inaudible in lis-
                                                                 tening tests.
      When the charge pump transitions from the higher set of rail voltages to the lower set, there is a one sec-
      ond delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis en-
      sures that the charge pump does not toggle between the two rail voltages as signals approach the clip
      threshold. It also prevents clipping in the instance of repetitive high level transients in the input signal. The
      diagram for this transitional behavior is detailed in Figure 26.
42                                                                                                            DS851F2


                                                                                                          CS42L56
        Output Level
                                                                            1 second
       -10 dB
                                                                                                        Time
       Amplifier Rail
            Voltage
          VCP
          VCP
            2
                                                                                                        Time
        - VCP
           2
        - VCP
                                                 Figure 26. VHPFILT Hysteresis
4.5.3     Efficiency
          As discussed in previous sections, the amplifiers internal to the CS42L56 operate from one of two sets of
          rail voltages, based upon the needs of the signal being amplified or the total gain/attenuation settings. The
          power curves for the two modes of operation are shown in Figure 27 and Figure 28.
          This graph details the power supplied to a load versus the power drawn from the supply for each of the
          three use cases.
                         All Supplies= 1.8 V
                         RL = 32 
                                                                                     ±VCP
                                                Class AB Amplifiers do not
                                                conserve power with typical
                                                headphone loads.
                             Class H Amplifiers automatically
                             switch between ±VCP and ±VCP/2                           ±VCP/2
                             to conserve power with typical
                             headphone loads.
                      Figure 27. Class H Power to Load vs. Power from VCP Supply - 32 
DS851F2                                                                                                              43


                                                                                                        CS42L56
       When the rail voltages are set to VCP, the amplifiers will operate in their least efficient mode. When the
       rail voltages are held at ±VCP/2, the amplifiers will operate in their most efficient mode, but will be clipped
       if required to amplify a full-scale signal. Note: The ±VCP/2 curve ends at the point at which the output of
       the amplifiers reaches 10% THD+N.
       The benefit of Bi-Modal Class H is shown in the solid trace on the graph. At lower output levels, the am-
       plifiers operate on the ±VCP/2 curve. At higher output levels, they operate on the ±VCP curve. The dura-
       tion the amplifiers will operate on either of the two curves (±VCP/2 or ±VCP) depends on both the content
       and the output level of the program material being amplified. The highest efficiency operation will result
       from maintaining an output level that is close to, but not exceeding, the clip threshold of the ±VCP/2 curve.
                             All Supplies= 1.8 V
                             RL = 16
                    Figure 28. Class H Power to Load vs. Power from VCP Supply - 16 
4.6 Beep Generator
    The Beep Generator generates audio frequencies across approximately two octave major scales. It offers
    three modes of operation: Continuous, multiple, and single (one-shot) beeps. Sixteen On and eight Off times
    are available.
    It should be noted that the beep is generated before the limiter and may affect desired limiting performance.
    If the limiter function is used, it may be necessary to set the beep volume sufficiently below the threshold to
    prevent the peak detect from triggering. Since the master volume control, MSTxVOL[7:0], will affect the
    beep volume, the DAC volume may alternatively be controlled using the PMIXxVOL[6:0] bits.
44                                                                                                           DS851F2


                                                                                                                                                 CS42L56
                     BEEP[1:0] =             CONTINUOUS BEEP: Beep turns on at a configurable frequency (FREQ) and volume (BPVOL) and remains on
                     '11'                    until REPEAT is cleared.
                     BEEP[1:0] =             MULTI-BEEP: Beep turns on at a configurable frequency (FREQ)
                     '10'                    and volume (BPVOL) for the duration of ONTIME and turns off for
                                             the duration of OFFTIME. On and off cycles are repeated until
                                             REPEAT is cleared.
                     BEEP[1:0] =             SINGLE-BEEP: Beep turns on at a
                     '01'                    configurable frequency (FREQ) and
                                             volume (BPVOL) for the duration of
                                             ONTIME. BEEP must be cleared
                                             and set for additional beeps.
       BPVOL[4:0]                                                                                                                         ...
                       FREQ[3:0]
                                               ONTIME[3:0]                                OFFTIME[2:0]
                                                     Figure 29. Beep Configuration Options
       Referenced Control                       Register Location
       MSTxVOL[7:0].....................        “Master Volume Control: MSTA (Address 13h) & MSTB (Address 14h)” on page 70
       PMIXxVOL[6:0]....................        “PCMx Mixer Volume: PCMA (Address 0Fh) & PCMB (Address 10h)” on page 68
       OFFTIME[2:0]......................       “Beep Off Time” on page 71
       ONTIME[3:0] .......................      “Beep On Time” on page 71
       FREQ[3:0] ...........................    “Beep Frequency” on page 70
       BEEP[1:0]............................    “Beep Configuration” on page 72
       BPVOL[4:0] .........................     “Beep Volume” on page 72
4.7   Limiter
      When enabled, the limiter monitors the digital input signal before the DAC modulators, detects when levels
      exceed the maximum threshold settings and lowers the master volume at a programmable attack rate below
      the maximum threshold. When the input signal level falls below the maximum threshold, the AOUT volume
      returns to its original level set in the Master Volume Control register at a programmable release rate. Attack
      and release rates are affected by the DAC soft ramp settings and sample rate, Fs. Limiter soft ramp depen-
      dency may be independently enabled/disabled using the LIMSRDIS.
      It should be noted that the Limiter maintains the output signal between the CUSH and MAX thresholds. As
      the digital input signal level changes, the level-controlled output may not always be the same but will always
      fall within the thresholds
      Recommended settings: Best limiting performance may be realized with a fast attack and a slow release
      setting with soft ramp enabled in the control registers. The CUSH bits allow the user to set a threshold slight-
      ly below the maximum threshold for hysteresis control - this cushions the sound as the limiter attacks and
      releases.
       Referenced Control                       Register Location
       Limiter Rates .......................    “Limiter Release Rate” on page 86, “Limiter Attack Rate” on page 87
       Limiter Thresholds                       “Limiter Maximum Threshold” on page 85, “Limiter Cushion Threshold” on page 85
       LIMSRDIS............................     “Limiter Soft Ramp Disable” on page 82
       Master Volume Control ........           “Master Volume Control: MSTA (Address 13h) & MSTB (Address 14h)” on page 70
DS851F2                                                                                                                                                45


                                                                                                            CS42L56
                           Input
                    MAX[2:0]
                        Limiter
                                                           ATTACK/RELEASE SOUND
                                                                 CUSHION
                                  Volume
                          Output
                  (after Limiter)
                                                                                                 CUSH[2:0]
                   MAX[2:0]
                                               ARATE[5:0]                         RRATE[5:0]
                                           Figure 30. Peak Detect & Limiter
4.8 Serial Port Clocking
    The CODEC serial audio interface port operates either as a slave or master. It accepts externally generated
    clocks in Slave Mode (M/S = 0b) and will generate synchronous clocks derived from an input master clock
    (MCLK) in Master Mode (M/S = 1b). The RATIO[4:0] bits need to be set appropriately according to the
    clocks being used in the system for correct device functionality. Table 3. “Serial Port Clock Ratio Settings”
    beginning on page 47 shows possible clock frequencies achievable by the CS42L56 serial port and pro-
    vides a reference on how the RATIO[4:0] bits need to be configured for different clock ratios. Figure 31
    shows how SCLK and LRCK are internally derived in Master Mode.
                                                 MCLK/ LRCK                                  MCLK/SCLK
        MCLK (MHz)                LRCK (kHz)                                    SCLK (MHz)                 RATIO[4:0]
                                                  Clock Ratio                                Clock Ratio
           22.5792                   11.0250            2048                      0.7056         32          11000
        (MKPREDIV=1b)                22.0500            1024                      1.4112         16          10000
        (MCLKDIV2=1b)                44.1000              512                     2.8224          8          01000
           11.2896                   11.0250            1024                      0.7056         16          11000
        (MKPREDIV=0b)                22.0500              512                     1.4112          8          10000
        (MCLKDIV2=1b)                44.1000              256                     2.8224          4          01000
            5.6448                   11.0250              512                     0.7056          8          11000
        (MKPREDIV=0b)                22.0500              256                     1.4112          4          10000
        (MCLKDIV2=0b)                44.1000              128                     2.8224          2          01000
                                          Table 3. Serial Port Clock Ratio Settings
46                                                                                                             DS851F2


                                                                                  CS42L56
                                    MCLK/ LRCK                      MCLK/SCLK
        MCLK (MHz)    LRCK (kHz)                    SCLK (MHz)                   RATIO[4:0]
                                     Clock Ratio                     Clock Ratio
                         8.0000         3000            0.496            ~48       11101
                        11.0294         2176             0.75             32       11011
                       12.0000          2000            0.744            ~32       11001
           24.0000     16.0000          1500            0.992            ~24       10101
        (MKPREDIV=1b)  22.0588          1088            1.500             16       10011
        (MCLKDIV2=1b)  24.0000          1000            1.488            ~16       10001
                       32.0000           750            1.984            ~12       01101
                        44.1180          544            3.000             8        01011
                       48.0000           500            2.976            ~8        01001
                         8.0000         1500            0.496            ~24       11101
                        11.0294         1088             0.75             16       11011
                       12.0000          1000            0.744            ~16       11001
           12.0000     16.0000           750            0.992            ~12       10101
        (MKPREDIV=0b)  22.0588           544            1.500              8       10011
        (MCLKDIV2=1b)  24.0000           500            1.488            ~8        10001
                       32.0000           375            1.984            ~6        01101
                        44.1180          272            3.000             4        01011
                       48.0000           250            2.976            ~4        01001
                         8.0000          750            0.496            ~12       11101
                        11.0294          544             0.75             8        11011
                       12.0000           500            0.744            ~8        11001
           6.0000      16.0000           375            0.992            ~6        10101
        (MKPREDIV=0b)  22.0588           272            1.500             4        10011
        (MCLKDIV2=0b)  24.0000           250            1.488            ~4        10001
                       32.0000          187.5           1.984            ~3        01101
                        44.1180          136            3.000             2        01011
                       48.0000           125            2.976            ~2        01001
                         8.0000         3072            0.512             48       11100
                       12.0000          2048            0.768             32       11000
           24.5760     16.0000          1536            1.024             24       10100
        (MKPREDIV=1b)
        (MCLKDIV2=1b)
                       24.0000          1024            1.536             16       10000
                       32.0000           768            2.048             12       01100
                       48.0000           512            3.072             8        01000
                         8.0000         1536            0.512             24       11100
                       12.0000          1024            0.768             16       11000
           12.2880     16.0000           768            1.024             12       10100
        (MKPREDIV=0b)
        (MCLKDIV2=1b)
                       24.0000           512            1.536             8        10000
                       32.0000           384            2.048             6        01100
                       48.0000           256            3.072             4        01000
                         8.0000          768            0.512             12       11100
                       12.0000           512            0.768              8       11000
           6.1440      16.0000           384            1.024              6       10100
        (MKPREDIV=0b)
        (MCLKDIV2=0b)
                       24.0000           256            1.536              4       10000
                       32.0000           192            2.048              3       01100
                       48.0000           128            3.072              2       01000
                       Table 3. Serial Port Clock Ratio Settings (Continued)
DS851F2                                                                                     47


                                                                                                                       CS42L56
                                                                                   RATIO[4:0]
                                                                                  125    01001
                                                                                  128    01000
                                                                                  136    01011
                                      MCLKPREDIV                                 187.5   01101
                  MCLKDIS                                        MCLKDIV2         192    01100
 MCLK                                        1        0                          250    10001
                                                                   1      0      256    10000
                                                                                                                       LRCK
                                             2        1                          272    10011
                                                                   2      1      375    10101
                                                                                  384    10100
                                                                                  500    11001
                                                                                  512    11000
                                                                                  544    11011
                                                                                  750    11100
                                                                                  768    11101
                                                                                                          SCK=MCK[1:0]
                                                                                         010
                                                                                         011
   NOTE:
   The SCLK divide ratios shown in the figure are not                                   100
                                                                                                                    00
   accurate when MCLK is a multiple of 6 MHz. For                                       101
   accurate SCLK frequency values please refer to
   Table 3. “Serial Port Clock Ratio Settings” beginning on                             110
   page 47 and Note 21 on page 23.
                                                                                       111                            SCLK
                                                                                               RATIO[4:2]
                                                                                                                    10
                                                                                                                    11
                                                 Figure 31. Serial Port Timing in Master Mode
           Referenced Control                     Register Location
           SCK=MCK[1:0] ....................      “SCLK Equals MCLK” on page 60
           MKPREDIV...........................    “MCLK Pre-Divide” on page 60
           MCLKDIV2...........................    “MCLK Divide” on page 61
           MCLKDIS.............................   “MCLK Disable” on page 61
           RATIO[4:0]...........................  “Clock Ratio” on page 62
48                                                                                                                         DS851F2


                                                                                                          CS42L56
4.9    Digital Interface Format
       The serial port operates in standard I²S or Left-Justified digital interface formats with varying bit depths from
       16 to 24. Data is clocked out of the ADC or into the DAC on the rising edge of SCLK. Figures 32-33 illustrate
       the general structure of each format. Refer to “Switching Specifications - Serial Port” on page 23 for exact
       timing relationship between clocks and data.
       For additional information, application note AN282 presents a tutorial of the 2-channel serial audio interface.
       AN282 can be downloaded from the Cirrus Logic web site at http://www.cirrus.com.
LRCK
                            L eft C h a n n el                                  R ig ht C h a n n el
 SCLK
 SDIN         MSB                                    LSB            M SB                             LSB           MSB
                         AOUTA / AINxA                                        AOUTB / AINxB
                                                    Figure 32. I²S Format
 LRCK
                            L eft C h a n n el                                  R ig ht C h a n n el
 SCLK
  SDIN   MSB                                         LS B      MSB                                   LS B     MSB
                         AOUTA / AINxA                                        AOUTB / AINxB
                                               Figure 33. Left-Justified Format
4.10   Initialization
       The CODEC enters a Power-Down state upon initial power-up. The interpolation and decimation filters, del-
       ta-sigma modulators and control port registers are reset. The charge pump, LDO, internal voltage reference
       and switched-capacitor low-pass filters are powered down. The device will remain in the Power-Down state
       until the RESET pin is brought high. The control port is accessible once RESET is high and the desired reg-
       ister settings can be loaded per the interface descriptions in the “Register Description” on page 58.
       After the PDN bit is released and MCLK is valid, the quiescent voltage, VQ, and the internal voltage refer-
       ence, FILT+, will begin powering up to normal operation. The charge pump slowly powers up and charges
       the capacitors. Power is then applied to the headphone amplifiers and switched-capacitor filters, and the an-
       alog/digital outputs enter a muted state. MCLK occurrences are counted over one LRCK period to determine
       a valid MCLK/LRCK ratio and normal operation begins.
4.11   Recommended DAC to HP or Line Power Sequence
4.11.1    Power-Up Sequence
          1. Hold RESET low until the power supplies are stable. Note: VA must be applied prior to VCP to
               maintain the relationship specified in “Recommended Operating Conditions” on page 14. RESET
               should be held low for a minimum of 1 ms after power supplies are stable.
          2. Apply MCLK at the appropriate frequency, as discussed in Section 4.8. SCLK may be applied or set
               to master at any time; LRCK may only be applied or set to master while the PDN bit is set to 1.
          3. Bring RESET high.
DS851F2                                                                                                                49


                                                                                                                         CS42L56
         4. Wait a minimum of 500 ns before writing to the control port.
         5. The default state of the master power down bit, PDN, is 1b. Load the following register settings while
               keeping the PDN bit set to 1b.
         6. Configure the headphone and line power down controls for ON, OFF, or HPDETECT operation.
               Register Controls: PDN_HPx[1:0], PDN_LINx[1:0]
         7. Configure the serial port I/O control for master or slave operation.
               Register Controls: M/S
         8. Configure the master clock (MCLK) and bit clock (SCLK) I/O control as desired. Refer to 4.8 “Serial
               Port Clocking” on page 47 for the required configuration for a given master clock.
               Register Controls: MKPREDIV, MCLKDIV2, SCLK=MCLK
         9. Configure the sample rate (LRCK) controls for the desired sample rate. Refer to 4.8 “Serial Port
               Clocking” on page 47 for the required configuration for a given sample rate.
               Register Controls: See Register 05h
         10. The default state of the DSP engine’s power down bit, PDN_DSP, is 0b. It is not necessary to power
               down the DSP before changing the various DSP functions. The DSP may be powered down for
               additional power savings.
         11. To minimize pops on the headphone or line amplifier, each respective analog volume control must
               first be muted and set to maximum attenuation.
               Register Controls: HPxMUTE, LINExMUTE, HPxVOL[6:0], LINExVOL[6:0]
         12. After muting the headphone or line amplifiers, set the PDN bit to 0b.
         13. Wait 75 ms for the headphone or line amplifier to power up.
         14. Un-mute and ramp the volume for the headphone or line amplifiers to the desired level.
         15. Bring RESET low if the analog or digital supplies drop below the recommended operating condition
               to prevent power glitch related issues.
       Power Up Sequence                         Register Location
       Step 5, 12 ............................   “Power Down” on page 59
       Step 6 .................................. “Power Control 2 (Address 04h)” on page 59
       Steps 7-8 .............................   “Clocking Control 1 (Address 05h)” on page 60
       Step 9 .................................. “Clocking Control 2 (Address 06h)” on page 61
       Step 10 ................................  “Power Down DSP” on page 66
       Step 11a,14a .......................      “Headphone Channel x Mute” on page 83, “Line Channel x Mute” on page 84
       Step 11b,14b .......................      “Headphone Volume Control” on page 84, “Line Volume Control” on page 84
4.11.2   Power-Down Sequence
         1. To minimize pops during volume transitions, mute the master volume with soft ramp enabled.
               Register Controls: MSTxMUTE, DIGSFT
         2. The required wait time for muting the master volume as described in 1 above depends on the soft
               ramp rate, initial master volume setting and sample rate. For example, if the master volume is set to
               0 dB and the sample rate is 48 kHz, the required wait time is at least:
               8 [soft ramp rate is 1/8 dB per LRCK] x 102 [volume must transition from 0 dB to -102 dB] x 21 µs
               [period of 48 kHz LRCK] = 17 ms. Wait at least [the delay required according to the details in this
               step].
         3. To minimize pops on the headphone or line amplifier, each respective analog volume control must
               first be muted and set to maximum attenuation.
               Register Controls: HPxMUTE, LINExMUTE, HPxVOL[6:0], LINExVOL[6:0]
         4. Disable soft ramp and zero cross volume transitions.
               Register Controls: ANLGSFT, ANLGZC, DIGSFT
         5. Set the PDN bit to ‘1’b.
         6. Wait at least 100 µs.
50                                                                                                                         DS851F2


                                                                                                                                 CS42L56
              The CODEC will be fully powered down after this 100 µs delay. Prior to the removal of the master
              clock (MCLK), this delay of at least 100 µs must be implemented after step 5 to avoid premature
              disruption of the CODEC’s power down sequence. A disruption in the CODEC’s power down
              sequence may abruptly stop the charge pump, causing the headphone and/or line amplifiers to drive
              the outputs up to the VCP supply. Such disruption may also cause clicks and pops on the output of
              the DAC’s.
        7. Optionally, MCLK may be removed at this time.
        8. To achieve the lowest operating quiescent current, bring RESET low. All control port registers will be
              reset to their default state.
        9. Power Supply Removal (Option 1): Switch power supplies to a high impedance state. Note: VCP
              must be removed prior to VA to maintain the relationship specified in “Recommended Operating
              Conditions” on page 14.
        10. Power Supply Removal (Option2): To minimize pops when the power supplies are pulled to ground,
              a discharge resistor must be added in parallel with the capacitor on the FILT+ pin. With a 1 M
              resistor and a 2.2 µF capacitor on FILT+, FILT+ will ramp to ground in approximately 5 seconds.
              After step 5, wait the required time for FILT+ to ramp to ground before pulling VA to ground. Note:
              VCP must be pulled to ground prior to VA to maintain the relationship specified in “Recommended
              Operating Conditions” on page 14.
       Power Down Sequence                       Register Location
       Step 1a ................................  “Headphone Volume Control” on page 84, “Line Volume Control” on page 84
       Step 1b ................................  “Headphone Channel x Mute” on page 83, “Line Channel x Mute” on page 84
       Step 4 .................................. “Analog Soft Ramp” on page 64, “Analog Zero Cross” on page 64, “Digital Soft Ramp” on page 64
       Step 5 .................................. “Power Down” on page 59
4.12  Recommended PGA to HP or Line Power Sequence (Analog Passthrough)
4.12.1 Power-Up Sequence
        1. Hold RESET low until the power supplies are stable. Note: VA must be applied prior to VCP to
              maintain the relationship specified in “Recommended Operating Conditions” on page 14. RESET
              should be held low for a minimum of 1 ms after power supplies are stable.
        2. Apply MCLK at the appropriate frequency.
        3. Bring RESET high.
        4. Wait a minimum of 500 ns before writing to the control port.
        5. The default state of the master power down bit, PDN, is ‘1’b. Load the following register settings while
              keeping the PDN bit set to ‘1’b.
        6. Configure the headphone and line power down controls for ON, OFF, or HPDETECT operation.
              Register Controls: PDN_HPx[1:0], PDN_LINx[1:0]
        7. Configure the HP and/or Line amplifiers to receive the analog output from the PGA.
              Register Controls: LINExMUX, HPxMUX
        8. Power down the DSP engine.
              Register Controls: PDN_DSP
        9. To minimize pops on the headphone or line amplifier, each respective analog volume control must
              first be muted and set to maximum attenuation.
              Register Controls: HPxMUTE, LINExMUTE, HPxVOL[6:0], LINExVOL[6:0]
        10. After muting the headphone and/or line amplifiers, set the PDN bit to ‘0’b.
        11. Wait 75 ms for the headphone or line amplifier to power up.
        12. Un-mute and ramp the volume for the headphone or line amplifiers to the desired level.
DS851F2                                                                                                                                        51


                                                                                                                            CS42L56
        13. Bring RESET low if the analog or digital supplies drop below the recommended operating condition
              to prevent power glitch related issues.
      Power Up Sequence                          Register Location
      Step 5, 10 ............................    “Power Down” on page 59
      Step 6 ..................................  “Power Control 2 (Address 04h)” on page 59
      Steps 7 ................................   “AIN Reference Configuration, ADC MUX (Address 1Ah)” on page 74
      Step 8 ..................................  “Power Down DSP” on page 66
      Step 9a,12a .........................      “Headphone Channel x Mute” on page 83, “Line Channel x Mute” on page 84
      Step 9b,12b .........................      “Headphone Volume Control” on page 84, “Line Volume Control” on page 84
4.12.2 Power-Down Sequence
        1. To minimize pops on the headphone and/or line amplifier, each respective analog volume control
              must first be muted and set to maximum attenuation. To reduce the volume transition delay while
              minimizing pops, enable the analog zero cross function and disable the analog soft ramp function.
              Register Controls: HPxMUTE, LINExMUTE, HPxVOL[6:0], LINExVOL[6:0], ANLGSFT, ANLGZC
        2. The required wait time for muting the analog volume as described in 1 above depends on the worst
              case zero cross timeout of 150 ms in passthrough mode. Wait at least 150 ms.
        3. Disable soft ramp and zero cross volume transitions.
              Register Controls: ANLGZC, DIGSFT
        4. Set the PDN bit to ‘1’b.
        5. Wait at least 100 µs.
              The CODEC will be fully powered down after this 100 µs delay. Prior to the removal of the master
              clock (MCLK), this delay of at least 100 µs must be implemented after step 4 to avoid premature
              disruption of the CODEC’s power down sequence. A disruption in the CODEC’s power down
              sequence may abruptly stop the charge pump, causing the headphone and/or line amplifiers to drive
              the outputs up to the VCP supply. Such disruption may also cause clicks and pops on the output of
              the DAC’s.
        6. Optionally, MCLK may be removed at this time.
        7. To achieve the lowest operating quiescent current, bring RESET low. All control port registers will be
              reset to their default state.
        8. Power Supply Removal (Option 1): Switch power supplies to a high impedance state. Note: VCP
              must be removed prior to VA to maintain the relationship specified in “Recommended Operating
              Conditions” on page 14.
        9. Power Supply Removal (Option 2): To minimize pops when the power supplies are pulled to ground,
              a discharge resistor must be added in parallel with the capacitor on the FILT+ pin. With a 1 M
              resistor and a 2.2 µF capacitor on FILT+, FILT+ will ramp to ground in approximately 5 seconds.
              After step 5, wait the required time for FILT+ to ramp to ground before pulling VA to ground. Note:
              VCP must be pulled to ground prior to VA to maintain the relationship specified in “Recommended
              Operating Conditions” on page 14.
         Power Down Sequence                        Register Location
         Step 1a................................    “Analog Soft Ramp” on page 64, “Analog Zero Cross” on page 64
         Step 1b................................    “Headphone Volume Control” on page 84, “Line Volume Control” on page 84
         Step 1c ................................   “Headphone Channel x Mute” on page 83, “Line Channel x Mute” on page 84
         Step 3..................................   , “Analog Zero Cross” on page 64, “Digital Soft Ramp” on page 64
         Step 4..................................   “Power Down” on page 59
52                                                                                                                            DS851F2


                                                                                                         CS42L56
4.13  Control Port Operation
      The control port is used to access the registers allowing the CODEC to be configured for the desired oper-
      ational modes and formats. The operation of the control port may be completely asynchronous with respect
      to the audio sample rates. However, to avoid potential interference problems, the control port pins should
      remain static if no operation is required.
      The device enters software mode only after a successful write command using one of two software proto-
      cols: SPI or I²C, with the device acting as a slave. The SPI protocol is permanently selected whenever there
      is a high-to-low transition on the AD0/CS pin after reset. If using the I²C protocol, pin AD0/CS should be
      permanently connected to either VL or GND; this option allows the user to slightly alter the chip address as
      desired.
4.13.1 SPI Control
         In Software Mode, CS is the CS42L56 chip-select signal, CCLK is the control port bit clock (input into the
         CS42L56 from the microcontroller), CDIN is the input data line from the microcontroller. Data is clocked
         in on the rising edge of CCLK. The CODEC will only support write operations. Read request will be ig-
         nored.
         Figure 34 shows the operation of the control port in Software Mode. To write to a register, bring CS low.
         The first seven bits on CDIN form the chip address and must be 1001010. The eighth bit is a read/write
         indicator (R/W), which should be low to write. The next eight bits form the Memory Address Pointer (MAP),
         which is set to the address of the register that is to be updated. The next eight bits are the data which will
         be placed into the register designated by the MAP.
         There is MAP auto-increment capability, enabled by the INCR bit in the MAP register. If INCR is a zero,
         the MAP will stay constant for successive read or writes. If INCR is set to a 1, the MAP will auto-increment
         after each byte is read or written, allowing block reads or writes of successive registers.
               CS
                         0  1   2 3  4   5 6   7   8  9 10 11 12 13 14 15 16 17
             CCLK
                          CHIP ADDRESS (WRITE)          MAP BYTE              DATA      DATA +n
              CDIN       1  0   0  1 0   1  0  0 INCR 6  5 4   3  2 1  0   7  6   1 0 7  6    1 0
                                       Figure 34. Control Port Timing in SPI Mode
4.13.2 I²C Control
         SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. The signal tim-
         ings for a read and write cycle are shown in Figure 35 and Figure 36. A Start condition is defined as a
         falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA
         while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the
         CS42L56 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low
         for a write).
         The upper 6 bits of the address field are fixed at 100101. Pin ADO forms the least significant bit of the
         chip address and should be connected to VL or DGND as desired. To communicate with the CS42L56,
         the chip address field, which is the first byte sent to the CS42L56, should match 100101+AD0. The eighth
         bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer
         (MAP); the MAP selects the register to be read or written. If the operation is a read, the contents of the
DS851F2                                                                                                              53


                                                                                                                                      CS42L56
         register pointed to by the MAP will be output. Setting the auto-increment bit in MAP allows successive
         reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. The ACK bit is
         output from the CS42L56 after each input byte is read and is input to the CS42L56 from the microcontrol-
         ler after each transmitted byte.
               0   1   2   3    4     5    6   7    8    9  10 11 12 13 14 15 16 17 18     19    24 25 26 27 28
   SCL
                 CHIP ADDRESS (WRITE)                           MAP BYTE                    DATA               DATA +1          DATA +n
   SDA         1   0  0   1   0     1    AD0    0      INCR  6   5   4  3  2  1  0      7  6     1  0      7    6    1  0     7  6    1 0
                                                   ACK                             ACK                ACK                                  ACK
        START                                                                                                                                STOP
                                                 Figure 35. Control Port Timing, I²C Write
           0   1  2  3   4   5    6    7   8  9    10 11 12 13 14 15 16    17 18  19 20 21 22 23 24 25 26 27 28
SCL
                                                                           STOP
             CHIP ADDRESS (WRITE)                        MAP BYTE                    CHIP ADDRESS (READ)       DATA      DATA +1   DATA + n
SDA         1   0  0  1  0 1 AD0 0            INCR  6   5   4  3   2  1 0          1  0 0  1  0 1 AD0 1       7    0      7   0     7    0
                                          ACK                             ACK                             ACK        ACK                   NO
      START                                                                  START                                                         ACK
                                                                                                                                               STOP
                                                 Figure 36. Control Port Timing, I²C Read
         Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown
         in Figure 36, the write operation is aborted (after the acknowledge for the MAP byte) by sending a stop
         condition. The following pseudocode illustrates an aborted write operation followed by a read operation.
         Send start condition.
         Send 10010100 (chip address & write operation).
         Receive acknowledge bit.
         Send MAP byte, auto-increment off.
         Receive acknowledge bit.
         Send stop condition, aborting write.
         Send start condition.
         Send 10010101 (chip address & read operation).
         Receive acknowledge bit.
         Receive byte, contents of selected register.
         Send acknowledge bit.
         Send stop condition.
         Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive registers. Each
         byte is separated by an acknowledge bit.
4.13.3 Memory Address Pointer (MAP)
         The MAP byte comes after the address byte and selects the register to be read or written. Refer to the
         pseudo code above for implementation details.
         4.13.3.1 Map Increment (INCR)
         The device has MAP auto-increment capability enabled by the INCR bit (the MSB) of the MAP. If INCR is
         set to 0, MAP will stay constant for successive I²C writes or reads. If INCR is set to 1, MAP will auto-in-
         crement after each byte is read or written, allowing block reads or writes of successive registers.
54                                                                                                                                         DS851F2


                                                                                                     CS42L56
5. REGISTER QUICK REFERENCE
Default values are shown below the bit names. Unless otherwise specified, all “Reserved” bits must maintain their
default value.
Adr.     Function        7          6           5          4           3             2         1          0
 01h ID 1              DEVID7     DEVID6     DEVID5      DEVID4     DEVID3        DEVID2    DEVID1      DEVID0
p 58 (Read Only)         x          x           x          x           x             x         x           x
 02h ID 2             Reserved   Reserved   Reserved    AREVID2    AREVID1       AREVID0  MTLREVID1   MTLREVID0
p 58 (Read Only)         x          x           x          x           x             x         x           x
 03h Power Ctl 1      Reserved   Reserved PDN_VBUF     PDN_BIAS  PDN_CHRG PDN_ADCB PDN_ADCA              PDN
p 58                     1          1           1          1           1             1         1          1
 04h Power Ctl 2    PDN_HPB1   PDN_HPB0    PDN_HPA1   PDN_HPA0   PDN_LINB1 PDN_LINB0 PDN_LINA1        PDN_LINA0
p 59                     1          1           1          1           1             1         1          1
 05h Clocking Ctl 1   Reserved     M/S     INV_SCLK   SCK=MCK1   SCK=MCK0 MKPREDIV MCLKDIV2            MCLKDIS
p 60                     0          0           0          0           0             0         0          0
 06h Clocking Ctl 2   Reserved   Reserved     AUTO       RATIO4     RATIO3        RATIO2     RATIO1     RATIO0
p 61                     0          0           0          0           1             0         1          1
 07h Serial Format    Reserved   Reserved   Reserved    Reserved      DIF        Reserved   Reserved   Reserved
p 62                     0          0           0          0           0             0         0          0
 08h Class H Ctl    ADPTPWR1   ADPTPWR0     Reserved    Reserved CHGFREQ3 CHGFREQ2 CHGFREQ1           CHGFREQ0
p 63                     0          0           0          0           0             1         0          1
 09h Misc. Ctl        DIGMUX     Reserved   Reserved   ANLGSFT     ANLGZC         DIGSFT    Reserved   FREEZE
p 63                     0          0           0          0           1             1         0          0
 0Ah Status         HPDETECT   SPCLKERR   DSPBOVFL    DSPAOVFL    MIXBOVFL MIXAOVFL ADCBOVFL          ADCAOVFL
p 65 (Read Only)         0          0           0          0           0             0         0          0
 0Bh Playback Ctl    PDN_DSP     DEEMPH     Reserved  PLYBCKB=A   INV_PCMB      INV_PCMA    Reserved   Reserved
p 66                     0          0           0          0           0             0         0          0
0Ch  DSP Mute Ctl   AMIXBMUTE  AMIXAMUTE  PMIXBMUTE  PMIXAMUTE     Reserved      Reserved MSTBMUTE MSTAMUTE
p 67                     1          1           0          0           0             0         0          0
0Dh  ADCMIXA Vol    AMIXAVOL7  AMIXAVOL6  AMIXAVOL5   AMIXAVOL4  AMIXAVOL3     AMIXAVOL2  AMIXAVOL1 AMIXAVOL0
p 67                     0          0           0          0           0             0         0          0
 0Eh ADCMIXB Vol    AMIXBVOL7  AMIXBVOL6  AMIXBVOL5   AMIXBVOL4  AMIXBVOL3     AMIXBVOL2  AMIXBVOL1 AMIXBVOL0
p 67                     0          0           0          0           0             0         0          0
 0Fh PCMMIXA Vol    PMIXAVOL7  PMIXAVOL6  PMIXAVOL5   PMIXAVOL4  PMIXAVOL3     PMIXAVOL2  PMIXAVOL1 PMIXAVOL0
p 68                     0          0           0          0           0             0         0          0
 10h PCMMIXB Vol    PMIXBVOL7  PMIXBVOL6  PMIXBVOL5   PMIXBVOL4  PMIXBVOL3     PMIXBVOL2  PMIXBVOL1 PMIXBVOL0
p 68                     0          0           0          0           0             0         0          0
 11h Analog Input     AINADV7    AINADV6    AINADV5     AINADV4    AINADV3       AINADV2    AINADV1    AINADV0
p 69 Advisory Vol        0          0           0          0           0             0         0          0
 12h Digital Input    DINADV7    DINADV6    DINADV5     DINADV4    DINADV3       DINADV2    DINADV1    DINADV0
p 69 Advisory Vol        0          0           0          0           0             0         0          0
13h Master A Vol     MSTAVOL7   MSTAVOL6   MSTAVOL5   MSTAVOL4   MSTAVOL3      MSTAVOL2   MSTAVOL1    MSTAVOL0
p 70                     0          0           0          0           0             0         0          0
14h Master B Vol    MSTBVOL7   MSTBVOL6   MSTBVOL5    MSTBVOL4   MSTBVOL3      MSTBVOL2   MSTBVOL1    MSTBVOL0
p 70                     0          0           0          0           0             0         0          0
 15h BEEP Freq,        FREQ3      FREQ2      FREQ1       FREQ0     ONTIME3       ONTIME2   ONTIME1     ONTIME0
p 70 On Time             0          0           0          0           0             0         0          0
 16h BEEP Vol,       OFFTIME2   OFFTIME1   OFFTIME0     BPVOL4     BPVOL3        BPVOL2     BPVOL1     BPVOL0
p 71 Off Time            0          0           0          0           0             0         0          0
 17h BEEP,             BEEP1      BEEP0     Reserved   TREB_CF1   TREB_CF0      BASS_CF1  BASS_CF0      TC_EN
p 72 Tone Cfg.           0          0           0          0           0             0         0          0
 18h Tone Ctl          TREB3      TREB2      TREB1       TREB0      BASS3         BASS2      BASS1      BASS0
p 73                     1          0           0          0           1             0         0          0
 19h Channel Mixer PCMBSWP1 PCMBSWP0 PCMASWP1 PCMASWP0 ADCBSWP1 ADCBSWP0 ADCASWP1                     ADCASWP0
p 74 & Swap              0          0           0          0           0             0         0          0
 1Ah AIN Ref Con-   AIN2B_REF  AIN2A_REF  AIN1B_REF   AIN1A_REF  ADCBMUX1 ADCBMUX0 ADCAMUX1           ADCAMUX0
p 74 fig, ADC MUX        0          0           0          0           0             0         0          0
DS851F2                                                                                                        55


                                                                                               CS42L56
Adr.      Function         7          6         5          4         3         2         1          0
 1Bh                     HPFB     HPFRZB       HPFA     HPFRZA   HPFB_CF1  HPFB_CF0  HPFA_CF1   HPFA_CF0
      HPF Ctl
 p 75                      1          0         1          0         0         0         0          0
 1Ch                   ADCB=A     PGAB=A    DIGSUM1    DIGSUM0   INV_ADCB  INV_ADCA  ADCBMUTE   ADCAMUTE
      Misc. ADC Ctl
 p 76                      0          0         0          0         0         0         0          0
 1Dh  Gain & Bias    PREAMPB1   PREAMPB0   PREAMPA1   PREAMPA0    BOOSTB    BOOSTA   BIAS_LVL1  BIAS_LVL0
 p 77 Ctl                  0          0         0          0         0         0         0          0
 1Eh  PGAA MUX,      PGAAMUX1 PGAAMUX0 PGAAVOL5 PGAAVOL4        PGAAVOL3  PGAAVOL2   PGAAVOL1   PGAAVOL0
 p 77 Vol                  0          0         0          0         0         0         0          0
 1Fh  PGAB MUX,      PGABMUX1 PGABMUX0 PGABVOL5 PGABVOL4        PGABVOL3  PGABVOL2   PGABVOL1   PGABVOL0
 p 77 Vol                  0          0         0          0         0         0         0          0
 20h  ADCA Attenu- ADCAATT7 ADCAATT6 ADCAATT5 ADCAATT4           ADCAATT3  ADCAATT2  ADCAATT1   ADCAATT0
 p 78 ator                 0          0         0          0         0         0         0          0
 21h  ADCB Attenu-    ADCBATT7  ADCBATT6    ADCBATT5  ADCBATT4   ADCBATT3  ADCBATT2  ADCBATT1   ADCBATT0
 p 78 ator                 0          0         0          0         0         0         0          0
 22h  ALC Enable,        ALCB       ALCA   ALCARATE5 AALCRATE4  ALCARATE3 ALCARATE2 ALCARATE1 ALCARATE0
 p 79 Attack Rate          0          0         0          0         0         0         0          0
 23h  ALC Release      ALC_ALL    Reserved ALCRRATE5 ALCRRATE4  ALCRRATE3 ALCRRATE2 ALCRRATE1 ALCRRATE0
 p 79 Rate                 1          0         1          1         1         1         1          1
 24h  ALC Thresh-     ALCMAX2    ALCMAX1    ALCMAX0    ALCMIN2    ALCMIN1   ALCMIN0   Reserved   Reserved
 p 80 olds                 0          0         0          0         0         0         0          0
 25h                    NGALL        NG     NGBOOST    THRESH2    THRESH1   THRESH0  NGDELAY1   NGDELAY0
      Noise Gate Ctl
 p 81                      0          0         0          0         0         0         0          0
 26h ALC, Limiter    ALCASRDIS  ALCAZCDIS  ALCBSRDIS  ALCBZCDIS  LIMSRDIS   Reserved  Reserved   Reserved
 p 82 SFT, ZC              0          0         0          0         0         0         0          0
 27h AMUTE, Line        AMUTE     Reserved   Reserved  Reserved  LINEBMUX  LINEAMUX   HPBMUX     HPAMUX
 p 83 & HP MUX             0          0         0          0         0         0         0          0
 28h Headphone A      HPAMUTE    HPAVOL6     HPAVOL5   HPAVOL4    HPAVOL3   HPAVOL2   HPAVOL1    HPAVOL0
 p 83 Volume               0          0         0          0         0         0         0          0
 29h Headphone B      HPBMUTE    HPBVOL6    HPBVOL5    HPBVOL4    HPBVOL3   HPBVOL2   HPBVOL1    HPBVOL0
 p 83 Volume               0          0         0          0         0         0         0          0
 2Ah Line A          LINEAMUTE  LINEAVOL6  LINEAVOL5  LINEAVOL4 LINEAVOL3 LINEAVOL2  LINEAVOL1  LINEAVOL0
 p 84 Volume               0          0         0          0         0         0         0          0
 2Bh Line B          LINEBMUTE  LINEBVOL6  LINEBVOL5  LINEBVOL4 LINEBVOL3 LINEBVOL2 LINEBVOL1   LINEBVOL0
 p 84 Volume               0          0         0          0         0         0         0          0
 2Ch Limit Thresh-      LMAX2      LMAX1      LMAX0     CUSH2      CUSH1     CUSH0    Reserved   Reserved
 p 85 olds Control         0          0         0          0         0         0         0          0
 2Dh Limit Ctl,          LIMIT   LIMIT_ALL LIMRRATE5  LIMRRATE4 LIMRRATE3 LIMRRATE2 LIMRRATE1   LIMRRATE0
 p 86 Release Rate         0          1         1          1         1         1         1          1
 2Eh Limiter Attack    Reserved   Reserved LIMARATE5  LIMARATE4 LIMARATE3 LIMARATE2 LIMARATE1   LIMARATE0
 p 87 Rate                 0          0         0          0         0         0         0          0
56                                                                                                DS851F2


                                                                                                                        CS42L56
6. REGISTER DESCRIPTION
All registers are read/write except for the chip I.D. and revision register and the status register which are read only.
See the following bit definition tables for bit assignment information. The default state of each bit after a power-up
sequence or reset is listed in each bit description. Unless otherwise specified, all “Reserved” bits must maintain their
default value.
I²C Address: 1001010[R/W]
6.1      Device I.D. Register (Address 01h) (Read Only)
       7                 6               5                4                  3                 2                1              0
     DEVID7           DEVID6         DEVID5            DEVID4            DEVID3             DEVID2            DEVID1         DEVID0
6.1.1      Device I.D. (Read Only)
           Device I.D. code for the CS42L56.
            DEVID[7:0]        Part Number
            01010110          CS42L56
6.2      Device Revision Register (Address 02h) (Read Only)
       7                 6               5                4                  3                 2                1              0
    Reserved         Reserved        Reserved        AREVID2            AREVID1            AREVID0         MTLREVID1      MTLREVID0
6.2.1      Alpha Revision (Read Only)
           CS42L56 alpha revision level.
            AREVID[2:0]       Alpha Revision Level
            000               A
6.2.2      Numeric Revision (Read Only)
           CS42L56 numeric revision level.
            MTLREVID[1:0]     Metal Revision Level
            00                0
6.3      Power Control 1 (Address 03h)
       7                 6               5                4                  3                 2                1              0
    Reserved         Reserved       PDN_VBUF         PDN_BIAS         PDN_CHRG           PDN_ADCB           PDN_ADCA          PDN
6.3.1      Power Down VCM Bias Buffer
           Configures the power state of the weak internal VCM buffer.
            PDN_VBUF          Weak VCM Status
                              All weak VCM buffers for the AINx inputs that are not selected (either through ADCxMUX[1:0] or PGAx-
            0
                              MUX[1:0]) are powered up. The weak VCM buffers for the AINx inputs that are selected are powered down.
            1                 All weak VCM buffers are powered down.
            Application:      “Optional VCM Buffer” on page 35
DS851F2                                                                                                                             57


                                                                                                  CS42L56
6.3.2    Power Down MIC Bias
         Configures the power state of the microphone bias output.
          PDN_BIAS        MIC Bias Status
          0               Powered Up
          1               Powered Down
6.3.3    Power Down ADC Charge Pump
         Configures the power state of the ADC charge pump. For optimal ADC performance and power consump-
         tion, set to 1b when VA > 2.1 V and set to 0b when VA < 2.1 V.
          PDN_CHRG        ADC Charge Pump Status
          0               Powered Up
          1               Powered Down
6.3.4    Power Down ADC x
         Configures the power state of ADC channel x.
          PDN_ADCx        ADC Status
          0               Powered Up
          1               Powered Down
6.3.5    Power Down
         Configures the power state of the entire CODEC.
          PDN             CODEC Status
          0               Powered Up
          1               Powered Down
6.4     Power Control 2 (Address 04h)
      7              6             5                4             3               2         1          0
  PDN_HPB1      PDN_HPB0      PDN_HPA1         PDN_HPA0       PDN_LINB1       PDN_LINB0 PDN_LINA1  PDN_LINA0
6.4.1    Headphone Power Control
         Configures how the HPDETECT pin, controls the power for the headphone amplifier.
          PDN_HPx[1:0]    Headphone Status
                          Headphone channel is ON when the HPDETECT pin, is LO.
          00
                          Headphone channel is OFF when the HPDETECT pin, is HI.
                          Headphone channel is ON when the HPDETECT pin, is HI.
          01
                          Headphone channel is OFF when the HPDETECT pin, is LO.
          10              Headphone channel is always ON.
          11              Headphone channel is always OFF.
58                                                                                                   DS851F2


                                                                                                                CS42L56
6.4.2     Line Power Control
          Configures how the HPDETECT pin, 29, controls the power for the line amplifier.
           PDN_LINx[1:0]  Line Status
                          Line channel is ON when the HPDETECT pin, is LO.
           00
                          Line channel is OFF when the HPDETECT pin, is HI.
                          Line channel is ON when the HPDETECT pin, is HI.
           01
                          Line channel is OFF when the HPDETECT pin, is LO.
           10             Line channel is always ON.
           11             Line channel is always OFF.
6.5     Clocking Control 1 (Address 05h)
      7                6             5                 4               3                 2                1         0
   Reserved          M/S        INV_SCLK          SCK=MCK1        SCK=MCK0         MKPREDIV           MCLKDIV2   MCLKDIS
6.5.1     Master/Slave Mode
          Configures the serial port I/O clocking.
           M/S            Serial Port Clocks
           0              Slave (Input ONLY)
           1              Master (Output ONLY)
           Application:   “Serial Port Clocking” on page 47
6.5.2     SCLK Polarity
          Configures the polarity of the SCLK signal.
           INV_SCLK       SCLK Polarity
           0              Not Inverted
           1              Inverted
6.5.3     SCLK Equals MCLK
          Configures the SCLK signal source and speed for master mode.
           SCK=MCK[1:0]   Output SCLK
           00             Re-timed, bursted signal with minimal speed needed to clock the required data samples
           01             Reserved
           10             MCLK signal after the MCLK divide by 2 (MCLKDIV2) circuit
           11             MCLK signal before the MCLK divide by 2 (MCLKDIV2) circuit
          Note: The SCK=MCK[1:0] bits must be set to “00” when the device is in slave mode.
6.5.4     MCLK Pre-Divide
          Configures a divide of the input MCLK prior to all internal circuitry.
           MKPREDIV       MCLK signal into CODEC
           0              No divide
           1              Divided by 2
           Application:   “Serial Port Clocking” on page 47
DS851F2                                                                                                                  59


                                                                                                               CS42L56
6.5.5     MCLK Divide
          Configures a divide of the MCLK after the MCLK pre-divide.
           MCLKDIV2          MCLK signal into CODEC
           0                 No divide
           1                 Divided by 2
           Application:      “Serial Port Clocking” on page 47
6.5.6     MCLK Disable
          Configures the MCLK signal prior to all internal circuitry.
           MCLKDIS           MCLK signal into CODEC
           0                 On
           1                 Off; Disables the clock tree to save power when the CODEC is powered down.
          Note:      This function should be enabled during power down (PDN=1) ONLY.
6.6     Clocking Control 2 (Address 06h)
      7                6                5                  4               3               2              1       0
   Reserved        Reserved           AUTO              RATIO4           RATIO3        RATIO2           RATIO1  RATIO0
6.6.1     Clock Ratio Auto-Detect
          Configures the power status of the Auto-Detect circuitry. When enabled, the Auto-Detect circuitry detects
          when the LRCK changes and automatically adjusts internal clock divide-ratios eliminating the need of a
          register write to account for the change. It should be noted that the Auto-detect circuitry can only detect
          when the LRCK changes by a factor of two while the MCLK stays the same (for instance, Mclk = 6.000
          MHz; LRCK changes from 48 kHz to 24 kHz). Any other major clock frequency changes must be account-
          ed for by appropriate control port writes.
           AUTO              Auto-detection of Clock Ratio
           0                 Disabled
           1                 Enabled
           Application:      “Serial Port Clocking” on page 47
          Note: When AUTO is enabled, the MCLK/LRCK ratio must be implemented according to Table 3 on
          page 47.
60                                                                                                               DS851F2


                                                                                                       CS42L56
6.6.2      Clock Ratio
           Configures the appropriate internal MCLK divide ratio for LRCK and SCLK.
            RATIO[4:0]         MCLK/LRCK Ratio                                    MCLK/SCLK Ratio
            01000              128                                                2
            01001              125                                                2
            01011              136                                                2
            01100              192                                                3
            01101              187.5                                              3
            10000              256                                                4
            10001              250                                                4
            10011              272                                                4
            10100              384                                                6
            10101              375                                                6
            11000              512                                                8
            11001              500                                                8
            11011              544                                                8
            11100              750                                                12
            11101              768                                                12
            Application:       “Serial Port Clocking” on page 47
           Notes:
           1. Register settings not shown in the table are reserved. Use Table 3. “Serial Port Clock Ratio Settings”
                beginning on page 47 for determining the register settings based on the system master clock (MCLK),
                bit clock (SCLK) and frame clock (LRCK) frequencies.
6.7     Serial Format (Address 07h)
      7                 6                  5                4      3             2             1             0
   Reserved         Reserved          Reserved          Reserved DIF          Reserved      Reserved      Reserved
6.7.1      CODEC Digital Interface Format
           Configures the digital interface format for data on SDOUT and SDIN.
         DIF                CODEC Interface Format
         0                  I²S
         1                  Left Justified
         Application:
DS851F2                                                                                                            61


                                                                                                                       CS42L56
6.8     Class H Control (Address 08h)
      7               6              5                              4         3              2                 1               0
  ADPTPWR1       ADPTPWR0         Reserved                       Reserved CHGFREQ3      CHGFREQ2         CHGFREQ1         CHGFREQ0
6.8.1    Adaptive Power Adjustment
         Configures how the power to the headphone and line amplifiers adapts to the output signal level.
          ADPTPWR[1:0]     Power Supply
          00               Adapted to volume setting; Voltage level is determined by the sum of the relevant volume settings
          01               Fixed - Headphone and Line Amp supply = ±VCP/2
          10               Fixed - Headphone and Line Amp supply = ±VCP
          11               Adapted to Signal; Voltage level is dynamically determined by the output signal
          Application:     “Class H Amplifier” on page 39
6.8.2    Charge Pump Frequency
         Sets the charge pump frequency on FLYN and FLYP.
          CHGFREQ[3:0]     N
          0000             0
          ...
          0101             5
          ...
          1111             15
                                            f MCLK
          Formula:         Frequency = --------------------------
                                                                -
                                         4   N + 2  ; where fMCLK is the frequency of the MCLK signal after the MCLKDIV2 circuit.
Notes:
         1. The output THD+N performance improves at higher frequencies; power consumption increases at
               higher frequencies.
6.9     Misc. Control (Address 09h)
      7               6              5                              4         3              2                 1               0
   DIGMUX         Reserved        Reserved                      ANLGSFT    ANLGZC         DIGSFT          Reserved         FREEZE
6.9.1    Digital MUX
         Selects the signal source for the ADC serial port.
          DIGMUX           SDOUT Signal Source
          0                ADC
          1                DSP Mix
62                                                                                                                           DS851F2


                                                                                                                         CS42L56
6.9.2   Analog Soft Ramp
        Configures an incremental volume ramp from the current level to the new level at the specified rate.
         ANLGSFT         Volume Changes                  Affected Analog Volume Controls
         0               Do not occur with a soft ramp   PGAx_VOL[5:0] (“PGAx Volume” on page 78)
                                                         HPxMUTE (“Headphone Channel x Mute” on page 83)
                                                         HPxVOL[6:0] (“Headphone Volume Control” on page 84)
         1               Occur with a soft ramp          LINExMUTE (“Line Channel x Mute” on page 84)
                                                         LINExVOL[6:0] (“Line Volume Control” on page 84)
         Ramp Rate:      1/8 dB every LRCK cycle
6.9.3   Analog Zero Cross
        Configures when the signal level changes occur for the analog volume controls.
         ANLGZCx         Volume Changes                  Affected Analog Volume Controls
                         Do not occur on a zero cross-   PGAx_VOL[5:0] (“PGAx Volume” on page 78)
         0
                         ing                             HPxMUTE (“Headphone Channel x Mute” on page 83)
                                                         HPxVOL[6:0] (“Headphone Volume Control” on page 84)
         1               Occur on a zero crossing        LINExMUTE (“Line Channel x Mute” on page 84)
                                                         LINExVOL[6:0] (“Line Volume Control” on page 84)
        Note: If the signal does not encounter a zero crossing, the requested volume change will occur after a
        timeout period between 1024 and 1536 sample periods (approximately 21.3 ms to 32 ms at 48 kHz sam-
        ple rate).
6.9.4   Digital Soft Ramp
        Configures an incremental volume ramp from the current level to the new level at the specified rate.
         DIGSFT          Volume Changes                  Affected Digital Volume Controls
         0               Do not occur with a soft ramp   ADCxMUTE (“ADC Mute” on page 76)
                                                         ADCxATT[7:0] (“ADCx Volume” on page 78)
                                                         AMIXxMUTE (“ADC Mixer Channel x Mute” on page 67)
                                                         AMIXxVOL[6:0] (“ADC Mixer Channel x Volume” on page 67)
         1               Occur with a soft ramp          PMIXxMUTE (“PCM Mixer Channel x Mute” on page 67)
                                                         PMIXxVOL[6:0] (“PCM Mixer Channel x Volume” on page 68)
                                                         MSTxMUTE (“Master Playback Mute” on page 67)
                                                         MSTxVOL[7:0] (“Master Volume Control” on page 70)
         Ramp Rate:      1/8 dB every LRCK cycle
6.9.5   Freeze Registers
        Configures a hold on all register settings.
         FREEZE          Control Port Status
         0               Register changes take effect immediately
                         Modifications may be made to all control port registers without the changes taking effect until after the
         1
                         FREEZE is disabled.
        Notes:
        1. This bit should only be used to synchronize run-time controls, such as volume and mute, during
             normal operation. Using this bit before the relevant circuitry begins normal operation could cause the
             change to take effect immediately, ignoring the FREEZE bit.
DS851F2                                                                                                                            63


                                                                                                                 CS42L56
6.10   Status (Address 0Ah) (Read Only)
       Bits [6:0] in this register are “sticky”. 1b means the associated error condition has occurred at least once
       since the register was last read. 0b means the associated error condition has NOT occurred since the last
       reading of the register. Reading the register resets these bits to 0. Bit 7 is not “sticky” and will always indicate
       current status when the register is read.
     7                6                 5                 4                 3                 2              1       0
  HPDETECT      SPCLKERR          DSPBOVFL           DSPAOVFL          MIXBOVFL           MIXAOVFL      ADCBOVFL  ADCAOVFL
6.10.1 HPDETECT Pin Status (Read Only)
         Indicates the status of the HPDETECT pin.
          HPDETECT          Pin State
          0                 Low
          1                 High
6.10.2 Serial Port Clock Error (Read Only)
         Indicates the status of the MCLK to LRCK ratio.
          SPCLKERR          Serial Port Clock Status:
          0                 MCLK/LRCK ratio is valid.
          1                 MCLK/LRCK ratio is not valid.
          Application:      “Serial Port Clocking” on page 47
         Note:      On initial power up and application of clocks, this bit will report 1b as the serial port re-synchro-
         nizes.
6.10.3 DSP Engine Overflow (Read Only)
         Indicates the over-range status in the DSP data path.
          DSPxOVFL          DSP Overflow Status:
          0                 No digital clipping has occurred in the data path after the DSP.
          1                 Digital clipping has occurred in the data path after the DSP.
6.10.4 MIXx Overflow (Read Only)
         Indicates the over-range status in the PCM mix data path.
          MIXxOVFL          PCM Overflow Status:
          0                 No digital clipping has occurred in the data path of the ADC and PCM mix of the DSP.
          1                 Digital clipping has occurred in the data path of the ADC and PCM mix of the DSP.
6.10.5 ADCx Overflow (Read Only)
         Indicates the over-range status in the ADC signal path.
          ADCxOVFL          ADC Overflow Status:
          0                 No clipping has occurred anywhere in the ADC signal path.
          1                 Clipping has occurred in the ADC signal path.
64                                                                                                                  DS851F2


                                                                                                                CS42L56
6.11   Playback Control (Address 0Bh)
     7             6               5                4                3                2              1                 0
  PDN_DSP       DEEMPH         Reserved        PLYBCKB=A        INV_PCMB        INV_PCMA         Reserved           Reserved
6.11.1  Power Down DSP
        Configures the power state of the DSP Engine.
         PDNDSP         DSP Status                    DSP Engine Controls/Blocks
         0              Powered Up                    AMIXxMUTE (“ADC Mixer Channel x Mute” on page 67)
                                                      AMIXxVOL[6:0] (“ADC Mixer Channel x Volume” on page 67)
                                                      PMIXxMUTE (“PCM Mixer Channel x Mute” on page 67)
         1              Powered Down                  PMIXxVOL[6:0] (“PCM Mixer Channel x Volume” on page 68)
                                                      Beep Generator, Tone Control, De-Emphasis
6.11.2 HP/Line De-Emphasis
        Configures a 15s/50s (when Fs = 44.1 kHz) digital de-emphasis filter response on the headphone and
        line outputs.
         DEEMPH         De-Emphasis Status
         0              Disabled
         1              Enabled
6.11.3  Playback Channels B=A
        Configures independent or ganged volume and mute control of all playback channels. When enabled, the
        channel B settings are ignored and the channel A settings control channel A and channel B.
                       Single Volume Control for all Playback
          PLYBCKB=A                                                Affected Volume Controls
                       Channels
          0            Disabled; Independent channel control.      AMIXxMUTE (“ADC Mixer Channel x Mute” on page 67)
                                                                   AMIXxVOL[6:0] (“ADC Mixer Channel x Volume” on page 67)
                                                                   PMIXxMUTE (“PCM Mixer Channel x Mute” on page 67)
                                                                   PMIXxVOL[6:0] (“PCM Mixer Channel x Volume” on page 68)
                       Enabled; Ganged channel control. Channel MSTxVOL[7:0] (“Master Volume Control” on page 70)
          1
                       A volume control controls channel B volume. HPxMUTE (“Headphone Channel x Mute” on page 83)
                                                                   HPxVOL[7:0] (“Headphone Volume Control” on page 84
                                                                   LINExMUTE[7:0] (“Line Channel x Mute” on page 84)
                                                                   LINExVOL[7:0] (“Line Volume Control” on page 84)
6.11.4 Invert PCM Signal Polarity
        Configures the polarity of the digital input signal.
         INV_PCMx       PCM Signal Polarity
         0              Not Inverted
         1              Inverted
DS851F2                                                                                                                      65


                                                                                                   CS42L56
6.12     DSP Mute Controls (Address 0Ch)
       7             6              5            4             3              2             1           0
  AMIXBMUTE     AMIXAMUTE      PMIXBMUTE    PMIXAMUTE       Reserved       Reserved    MSTBMUTE     MSTAMUTE
6.12.1 ADC Mixer Channel x Mute
          Configures a digital mute on the ADC mix in the DSP Engine.
          AMIXxMUTE       ADC Mixer Mute
          0               Disabled
          1               Enabled
6.12.2 PCM Mixer Channel x Mute
          Configures a digital mute on the PCM mix from the serial data input (SDIN) to the DSP Engine.
          PMIXxMUTE       PCM Mixer Mute
          0               Disabled
          1               Enabled
6.12.3 Master Playback Mute
          Configures a digital mute on the master volume control for channel x.
          MSTxMUTE        Master Mute
          0               Not muted.
          1               Muted
6.13     ADCx Mixer Volume: ADCA (Address 0Dh) & ADCB (Address 0Eh)
       7             6               5           4             3              2             1           0
   AMIXxVOL7     AMIXxVOL6      AMIXxVOL5    AMIXxVOL4     AMIXxVOL3      AMIXxVOL2     AMIXxVOL1   AMIXxVOL0
6.13.1 ADC Mixer Channel x Volume
          Sets the volume/gain of the ADC mix in the DSP Engine.
          AMIXxVOL[7:0]   Volume
          0111 1111       +12 dB
          ...             ...
          0001 1000       +12 dB
          ...             ...
          0000 0001       +0.5 dB
          0000 0000       0 dB
          1111 1111       -0.5 dB
          ...             ...
          1000 1000       -60.0 dB
          1000 0111       Mute
          ...             ...
          1000 0000       Mute
          Step Size:      0.5 dB
66                                                                                                     DS851F2


                                                                                                  CS42L56
6.14    PCMx Mixer Volume: PCMA (Address 0Fh) & PCMB (Address 10h)
      7             6              5           4              3             2             1            0
  PMIXxVOL7     PMIXxVOL6      PMIXxVOL5  PMIXxVOL4     PMIXxVOL3       PMIXxVOL2     PMIXxVOL1    PMIXxVOL0
6.14.1 PCM Mixer Channel x Volume
         Sets the volume/gain of the PCM mix from the serial data input (SDIN) to the DSP Engine.
         PMIXxVOL[7:0]   Volume
         0111 1111       +12 dB
         ...             ...
         0001 1000       +12 dB
         ...             ...
         0000 0001       +0.5 dB
         0000 0000       0 dB
         1111 1111       -0.5 dB
         ...             ...
         1000 1000       -60.0 dB
         1000 0111       Mute
         ...             ...
         1000 0000       Mute
         Step Size:      0.5 dB
DS851F2                                                                                                    67


                                                                                                   CS42L56
6.15    Analog Input Advisory Volume (Address 11h)
      7              6              5             4              3           2             1             0
   AINADV7        AINADV6        AINADV5       AINADV4      AINADV3     AINADV2         AINADV1       AINADV0
6.15.1 Analog Input Advisory Volume
         Defines the maximum analog input volume level used by the class H controller to determine the appropri-
         ate supply for the HP and Line amplifiers.
          AINADV[7:0]     Defined Input Volume
          0001 1000       Reserved
          ···             ···
          0000 0001       Reserved
          0000 0000       0 dB
          1111 1111       -0.5 dB
          1111 1110       -1.0 dB
          ···             ···
          0011 0100       -102 dB
          ···             ···
          0001 1001       -102 dB
          Step Size:      0.5 dB
6.16    Digital Input Advisory Volume (Address 12h)
      7              6              5             4              3           2             1             0
   DINADV7        DINADV6        DINADV5       DINADV4      DINADV3     DINADV2         DINADV1       DINADV0
6.16.1 Digital Input Advisory Volume
         Defines the maximum digital input volume level used by the class H controller to determine the appropri-
         ate supply for the HP and Line amplifiers.
          DINADV[7:0]     Defined Input Volume
          0001 1000       Reserved
          ···             ···
          0000 0001       Reserved
          0000 0000       0 dB
          1111 1111       -0.5 dB
          1111 1110       -1.0 dB
          ···             ···
          0011 0100       -102 dB
          ···             ···
          0001 1001       -102 dB
          Step Size:      0.5 dB
         Note: Between the headphone and line, the final output voltage from the charge pump is dictated by
         the highest required advisory volume. When any respective amplifier is powered down, the charge pump’s
         voltage automatically adjusts to the appropriate level.
68                                                                                                     DS851F2


                                                                                              CS42L56
6.17   Master Volume Control:
       MSTA (Address 13h) & MSTB (Address 14h)
     7               6             5                4             3             2       1         0
  MSTxVOL7      MSTxVOL6       MSTxVOL5        MSTxVOL4        MSTxVOL3     MSTxVOL2 MSTxVOL1  MSTxVOL0
6.17.1 Master Volume Control
        Sets the volume of the signal out the DSP.
         MSTxVOL[7:0]    Master Volume
         0001 1000       +12.0 dB
         ···             ···
         0000 0000       0 dB
         1111 1111       -0.5 dB
         1111 1110       -1.0 dB
         ···             ···
         0011 0100       -102 dB
         0011 0011       Mute
         ···             ···
         0001 1001       Mute
         Step Size:      0.5 dB
6.18   Beep Frequency & On Time (Address 15h)
     7               6             5                4             3             2       1         0
   FREQ3           FREQ2         FREQ1           FREQ0         ONTIME3       ONTIME2 ONTIME1   ONTIME0
6.18.1 Beep Frequency
        Sets the frequency of the beep signal.
          FREQ[3:0]      Frequency (Fs = 12, 24, 48 or 96 kHz)          Pitch
          0000           260.87 Hz                                      C4
          0001           521.74 Hz                                      C5
          0010           585.37 Hz                                      D5
          0011           666.67 Hz                                      E5
          0100           705.88 Hz                                      F5
          0101           774.19 Hz                                      G5
          0110           888.89 Hz                                      A5
          0111           1000.00 Hz                                     B5
          1000           1043.48 Hz                                     C6
          1001           1200.00 Hz                                     D6
          1010           1333.33 Hz                                     E6
          1011           1411.76 Hz                                     F6
          1100           1600.00 Hz                                     G6
          1101           1714.29 Hz                                     A6
          1110           2000.00 Hz                                     B6
          1111           2181.82 Hz                                     C7
          Application:    “Beep Generator” on page 45
        Notes:
         1. This setting must not change when BEEP is enabled.
         2. Beep frequency will scale directly with sample rate, Fs.
DS851F2                                                                                                69


                                                                                     CS42L56
6.18.2 Beep On Time
          Sets the on duration of the beep signal.
          ONTIME[3:0]      On Time (Fs = 12, 24 or 48 kHz)
          0000             ~86 ms
          0001             ~430 ms
          0010             ~780 ms
          0011             ~1.20 s
          0100             ~1.50 s
          0101             ~1.80 s
          0110             ~2.20 s
          0111             ~2.50 s
          1000             ~2.80 s
          1001             ~3.20 s
          1010             ~3.50 s
          1011             ~3.80 s
          1100             ~4.20 s
          1101             ~4.50 s
          1110             ~4.80 s
          1111             ~5.20 s
          Application:     “Beep Generator” on page 45
          Notes:
          1. This setting must not change when BEEP is enabled.
          2. Beep on time will scale inversely with sample rate, Fs.
6.19    Beep Volume & Off Time (Address 16h)
      7               6              5                 4        3       2       1       0
   OFFTIME2      OFFTIME1        OFFTIME0           BPVOL4   BPVOL3   BPVOL2  BPVOL1  BPVOL0
6.19.1 Beep Off Time
          Sets the off duration of the beep signal.
          OFFTIME[2:0]     Off Time (Fs = 12, 24 or 48 kHz)
          000              ~1.23 s
          001              ~2.58 s
          010              ~3.90 s
          011              ~5.20 s
          100              ~6.60 s
          101              ~8.05 s
          110              ~9.35 s
          111              ~10.80 s
          Application:     “Beep Generator” on page 45
          Notes:
          1. This setting must not change when BEEP and/or REPEAT is enabled.
          2. Beep off time will scale inversely with sample rate, Fs.
70                                                                                     DS851F2


                                                                                                  CS42L56
6.19.2 Beep Volume
         Sets the volume of the beep signal.
         BPVOL[4:0]       Gain
         00110            +6.0 dB
         ···              ···
         00000            0 dB
         11111            -2 dB
         11110            -4 dB
         ···              ···
         00111            -50 dB
         Step Size:       2 dB
         Application:      “Beep Generator” on page 45
6.20   Beep & Tone Configuration (Address 17h)
     7               6              5                4            3         2              1             0
   BEEP1          BEEP0          Reserved        TREBCF1     TREBCF0     BASSCF1       BASSCF0        TCEN
6.20.1 Beep Configuration
         Configures a beep mixed with the HP and Line output.
         BEEP[1:0]         Beep Occurrence
         00               Off
         01               Single
         10               Multiple
         11               Continuous
         Application:      “Beep Generator” on page 45
         Notes:
         1. When used in analog pass through mode, the output alternates between the signal from the PGA and
             the beep signal. The beep signal does not mix with the analog signal from the PGA.
         2. Re-engaging the beep before it has completed its initial cycle may cause the beep signal to remain
             ON for the maximum ONTIME duration.
6.20.2 Treble Corner Frequency
         Sets the corner frequency for the treble shelving filter.
         TREBCF[1:0]      Treble Corner Frequency Setting
         00               5 kHz
         01               7 kHz
         10               10 kHz
         11               15 kHz
DS851F2                                                                                                      71


                                                                                CS42L56
6.20.3 Bass Corner Frequency
         Sets the corner frequency for the bass shelving filter.
         BASSCF[1:0]      Bass Corner Frequency Setting
         00               50 Hz
         01               100 Hz
         10               200 Hz
         11               250 Hz
6.20.4 Tone Control Enable
         Configures the treble and bass activation.
         TCEN             Bass and Treble Control
         0                Disabled
         1                Enabled
6.21   Tone Control (Address 18h)
     7              6               5              4             3    2     1       0
   TREB3          TREB2           TREB1          TREB0        BASS3 BASS2 BASS1   BASS0
6.21.1 Treble Gain
         Sets the gain of the treble shelving filter.
         TREB[3:0]        Gain Setting
         0000             +12.0 dB
         ···              ···
         0111             +1.5 dB
         1000             0 dB
         1001             -1.5 dB
         ···              ···
         1111             -10.5 dB
         Step Size:       1.5 dB
6.21.2 Bass Gain
         Sets the gain of the bass shelving filter.
         BASS[3:0]        Gain Setting
         0000             +12.0 dB
         ···              ···
         0111             +1.5 dB
         1000             0 dB
         1001             -1.5 dB
         ···              ···
         1111             -10.5 dB
         Step Size:       1.5 dB
72                                                                                DS851F2


                                                                                                                   CS42L56
6.22    ADC & PCM Channel Mixer (Address 19h)
      7             6                 5                 4                3                   2            1                 0
  PCMBSWP1      PCMBSWP0        PCMASWP1          PCMASWP0         ADCBSWP1            ADCBSWP0       ADCASWP1       ADCASWP0
6.22.1 PCM Mix Channel Swap
          Configures a mix/swap of the PCM Mix to the headphone/line outputs.
          PCMxSWP[1:0]    PCM Mix to HP/LINEOUTA                                   PCM Mix to HP/LINEOUTB
          00              Left                                                     Right
          01
                          (Left + Right)/2                                         (Left + Right)/2
          10
          11              Right                                                    Left
6.22.2 ADC Mix Channel Swap
          Configures a mix/swap of the ADC Mix to the headphone/line outputs.
          ADCxSWP[1:0]    ADC Mix to HP/LINEOUTA Channel                           ADC Mix to HP/LINEOUTB Channel
          00              Left                                                     Right
          01
                          (Left + Right)/2                                         (Left + Right)/2
          10
          11              Right                                                    Left
6.23    AIN Reference Configuration, ADC MUX (Address 1Ah)
      7             6                 5                   4                  3                 2           1                0
  AIN2B_REF     AIN2A_REF       AIN1B_REF           AIN1A_REF          ADCBMUX1          ADCBMUX0      ADCAMUX1      ADCAMUX0
6.23.1 Analog Input 2 x Reference Configuration
          Configures the analog input 2 x reference.
        AIN2x_REF       Analog Input Configuration
                        AIN2x is configured as a single-ended input, referenced to the internal ADC common-mode voltage. If both
        0               AIN2 channels are configured as single-ended, AIN2REF/AIN3B can be used as an additional single-ended
                        input, referenced to the internal ADC common-mode voltage.
        1               AIN2x is configured as a pseudo-differential input, referenced to AIN2REF/AIN3B.
6.23.2 Analog Input 1 x Reference Configuration
          Configures the analog input 1 x reference.
        AIN1x_REF       Analog Input Configuration
                        AIN1x is configured as a single-ended input, referenced to the internal ADC common-mode voltage. If both
        0               AIN1 channels are configured as single-ended, AIN1REF/AIN3A can be used as an additional single-ended
                        input, referenced to the internal ADC common-mode voltage.
        1               AIN1x is configured as a pseudo-differential input, referenced to AIN1REF/AIN3A.
DS851F2                                                                                                                          73


                                                                                                               CS42L56
6.23.3 ADC x Input Select
         Selects the specified analog input signal into ADCx.
          ADCxMUX[1:0]    Selected Input to ADCx
          00              PGAx - Use PGAxMUX bit (“PGA x Input Select” on page 77) to select an input channel.
          01              AIN1x; PGA is bypassed.
          10              AIN2x; PGA is bypassed.
          11              AIN3x; PGA is bypassed.
         Note: Pseudo-differential inputs are not available when the PGA is bypassed. Use the AINx_REF bits
         (Analog Input 1 x Reference Configuration and “Analog Input 1 x Reference Configuration” on page 74)
         to properly configure the input channel.
6.24   HPF Control (Address 1Bh)
     7              6               5                4             3                  2                 1          0
    HPFB         HPFRZB           HPFA            HPFRZA       HPFB_CF1         HPFB_CF0           HPFA_CF1     HPFA_CF0
6.24.1 ADCx High-Pass Filter
         Configures the internal high-pass filter after ADCx.
          HPFx            High Pass Filter Status
          0               Disabled
          1               Enabled
6.24.2 ADCx High-Pass Filter Freeze
         Configures the high pass filter’s digital DC subtraction and/or calibration after ADCx.
          HPFRZx          High Pass Filter Digital Subtraction
          0               Continuous DC Subtraction
          1               Frozen DC Subtraction
6.24.3 HPF x Corner Frequency
         Sets the corner frequency (-3 dB point) for the internal High-Pass Filter (HPF).
          HPFx_CF[1:0]    HPF Corner Frequency Setting (Fs=48 kHz)
          00              1.8 Hz
          01              119 Hz
          10              236 Hz
          11              464 Hz
74                                                                                                                DS851F2


                                                                                                              CS42L56
6.25   Misc. ADC Control (Address 1Ch)
     7             6                5                 4             3                 2             1               0
   ADCB=A       PGAB=A          DIGSUM1          DIGSUM0        INV_ADCB         INV_ADCA       ADCBMUTE       ADCAMUTE
6.25.1 ADC Channel B=A
        Configures independent or ganged volume and mute control of the ADC. When enabled, the channel B
        settings are ignored and the channel A settings control channel A and channel B.
          ADCB=A         Single Volume Control                                  Affected Volume Controls
          0              Disabled; Independent channel control.
                                                                                ADCxMUTE (“ADC Mute” on page 76)
                         Enabled; Ganged channel control. Channel A volume      ADCxVOL[6:0] (“ADCx Volume” on page 78)
          1
                         control controls channel B volume.
6.25.2 PGA Channel B=A
        Configures independent or ganged volume control of the PGA. When enabled, the channel B settings are
        ignored and the channel A settings control channel A and channel B. Affected register bits include PGAx-
        VOL[5:0].
         PGAB=A          Single Volume Control                                  Affected Volume Controls
         0               Disabled; Independent channel control.
                         Enabled; Ganged channel control. Channel A volume      PGAxVOL[5:0] (“PGAx Volume” on page 78)
         1
                         control controls channel B volume.
6.25.3 Digital Sum
        Configures a mix/swap of ADCA and ADCB.
                                                                  Serial Output Signal
         DIGSUM[1:0]
                         Left Channel                                       Right Channel
         00              ADCA                                               ADCB
         01              (ADCA + ADCB)/2                                    (ADCA + ADCB)/2
         10              (ADCA - ADCB)/2                                    (ADCA - ADCB)/2
         11              ADCB                                               ADCA
6.25.4 Invert ADC Signal Polarity
        Configures the polarity of the ADC signal.
         INV_ADCx        ADC Signal Polarity
         0               Not Inverted
         1               Inverted
6.25.5 ADC Mute
        Configures a digital mute on ADC channel x.
         ADCxMUTE        ADC Mute
         0               Not muted.
         1               Muted
DS851F2                                                                                                                 75


                                                                                                 CS42L56
6.26    Gain & Bias Control (Address 1Dh)
      7              6              5                  4        3               2        1             0
  PREAMPB1      PREAMPB0       PREAMPA1          PREAMPA0    BOOSTB         BOOSTA  BIAS_LVL1      BIAS_LVL0
6.26.1 PGA x Preamplifier Gain
         Configures the gain of the PGA x preamp.
          PREAMPx[1:0]    PGA x Preamp Gain
          00              0 dB
          01              +10 dB
          10              +20 dB
          11              Reserved
6.26.2 Boostx
         Configures a +20 dB digital boost on ADC channel x.
          BOOSTx          +20 dB Boost
          0               No boost applied
          1               +20 dB digital boost applied
6.26.3 Microphone Bias Output Level
         Configures the voltage level of the microphone bias output.
          BIAS_LVL[1:0]   MIC Bias Output Level
          00              0.9xVA
          01              0.8xVA
          10              0.7xVA
          11              0.6xVA
6.27    PGA x MUX, Volume: PGA A (Address 1Eh) & PGA B (Address 1Fh)
     7             6              5                  4        3               2         1              0
 PGAxMUX1     PGAxMUX0        PGAxVOL5          PGAxVOL4  PGAxVOL3        PGAxVOL2 PGAxVOL1       PGAxVOL0
6.27.1 PGA x Input Select
         Selects the specified analog input signal into PGA channel x.
          PGAxMUX[1:0]    Selected Input to PGAx
          00              AIN1x.
          01              AIN2x.
          10              AIN3x.
          11              Reserved
         Note: For pseudo-differential inputs, the CODEC automatically chooses the respective pseudo-ground
         (AIN1REF or AIN2REF) for each input selection.
         Use the AINx_REF bits (Analog Input 1 x Reference Configuration and “Analog Input 1 x Reference Con-
         figuration” on page 74) to properly configure the input channel.
76                                                                                                   DS851F2


                                                                                                     CS42L56
6.27.2 PGAx Volume
         Sets the volume/gain of the Programmable Gain Amplifier (PGA).
         PGAxVOL[5:0]     Volume
         01 1111          +12 dB
         ...              ...
         01 1000          +12 dB
         ...              ...
         00 0001          +0.5 dB
         00 0000          0 dB
         11 1111          -0.5 dB
         ...              ...
         11 0100          -6.0 dB
         ...              ...
         10 0000          -6.0 dB
         Step Size:       0.5 dB
         Notes:
         1. Refer to Figure 37 and Figure 38 on page 89 for differential and integral nonlinearity (DNL and INL).
6.28   ADCx Attenuator Control: ADCAATT (Address 20h) & ADCBATT (Address 21h)
     7              6              5           4             3              2               1             0
  ADCxATT7       ADCxATT6       ADCxATT5    ADCxATT4    ADCxATT3         ADCxATT2      ADCxATT1       ADCxATT0
6.28.1 ADCx Volume
         Sets the volume of the ADC signal.
         ADCxATT[7:0]     Volume
         0111 1111        0 dB
         ...              ...
         0000 0000        0 dB
         1111 1111        -1.0 dB
         1111 1110        -2.0 dB
         ...              ...
         1010 0000        -96.0 dB
         1001 1111        Mute
         ...              ...
         1000 0000        Mute
         Step Size:       1.0 dB
DS851F2                                                                                                       77


                                                                                                                        CS42L56
6.29    ALC Enable & Attack Rate (Address 22h)
      7               6                5                4                 3                2                 1                  0
    ALCB            ALCA          ALCARATE5       AALCRATE4        ALCARATE3          ALCARATE2         ALCARATE1        ALCARATE0
6.29.1 ALCx
         Configures the automatic level controller (ALC).
          ALC               ALC Status
          0                 Disabled
          1                 Enabled
          Application:       “Automatic Level Control (ALC)” on page 35
         Notes:
         1. The ALC should only be configured while the power down bit (“Power Down” on page 59) is enabled.
         2. The ALC is not available in passthrough mode.
6.29.2 ALC Attack Rate
         Sets the rate at which the ALC applies analog and/or digital attenuation from levels above the AMAX[2:0]
         threshold (“ALC Maximum Threshold” on page 80).
          ALCARATE[5:0]     Attack Time
          00 0000           Fastest Attack
          ···               ···
          11 1111           Slowest Attack
          Application:       “Automatic Level Control (ALC)” on page 35
         Note: The ALC attack rate is user-selectable but is also a function of the sampling frequency, Fs, the
         ANLGZCx (“Analog Zero Cross” on page 64) and the DIGSFT (“Digital Soft Ramp” on page 64) setting
         unless the respective disable bit (“ALCx Soft Ramp Disable” on page 82 or “ALCx Zero Cross Disable” on
         page 82) is enabled.
6.30    ALC Release Rate (Address 23h)
      7               6                5                4                 3                2                 1                  0
   ALC_ALL        Reserved        ALCRRATE5       ALCRRATE4        ALCRRATE3          ALCRRATE2         ALCRRATE1        ALCRRATE0
6.30.1 ALC Limit All Channels
         Sets how channels are attenuated when the ALC is enabled.
          ALC_ALL           ALC action:
                            Apply the necessary attenuation on a specific channel only when the signal amplitudes on that specific chan-
                            nel rises above ALCMAX[2:0].
          0
                            Remove attenuation on a specific channel only when the signal amplitude on that specific channel falls below
                            ALCMIN[2:0].
                            Apply the necessary attenuation on BOTH channels when the signal amplitudes on any ONE channel rises
                            above ALCMAX[2:0].
          1
                            Remove attenuation on BOTH channels only when the signal amplitude on BOTH channels fall below ALC-
                            MIN[2:0].
          Application:       “Automatic Level Control (ALC)” on page 35
         Note:      This function should only be used when the ALC for both channels is enabled.
78                                                                                                                           DS851F2


                                                                                                       CS42L56
6.30.2 ALC Release Rate
        Sets the rate at which the ALC releases the analog and/or digital attenuation from levels below the
        MIN[2:0] threshold (“Limiter Cushion Threshold” on page 85) and returns the signal level to the PGAx-
        VOL[5:0] (“PGAx Volume” on page 78) and ADCxVOL[7:0] (“ADCx Volume” on page 78) setting.
         ALCRRATE[5:0]   Release Time
         00 0000         Fastest Release
         ···             ···
         11 1111         Slowest Release
         Application:     “Automatic Level Control (ALC)” on page 35
        Notes:
        1. The ALC release rate is user-selectable but is also a function of the sampling frequency, Fs, and the
             DIGSFT (“Digital Soft Ramp” on page 64) and ANLGZCx (“Analog Zero Cross” on page 64) setting.
        2. It is recommended that the Release Rate setting be slower than the Attack Rate.
6.31   ALC Threshold (Address 24h)
     7               6             5                 4               3        2              1               0
  ALCMAX2        ALCMAX1       ALCMAX0           ALCMIN2          ALCMIN1  ALCMIN0       Reserved        Reserved
6.31.1 ALC Maximum Threshold
        Sets the maximum level, below full scale, at which to limit and attenuate the input signal at the attack rate
        (ALCARATE - “ALC Attack Rate” on page 79).
         MAX[2:0]        Threshold Setting
         000             0 dB
         001             -3 dB
         010             -6 dB
         011             -9 dB
         100             -12 dB
         101             -18 dB
         110             -24 dB
         111             -30 dB
         Application:     “Automatic Level Control (ALC)” on page 35
DS851F2                                                                                                            79


                                                                                                                            CS42L56
6.31.2 ALC Minimum Threshold
         Sets the minimum level at which to disengage the ALC’s attenuation or amplify the input signal at the re-
         lease rate (ALCRRATE - “ALC Release Rate” on page 80) until levels lie between the ALCMAX and AL-
         CMIN thresholds.
          ALCMIN[2:0]       Threshold Setting
          000               0 dB
          001               -3 dB
          010               -6 dB
          011               -9 dB
          100               -12 dB
          101               -18 dB
          110               -24 dB
          111               -30 dB
          Application:       “Automatic Level Control (ALC)” on page 35
         Note:      This setting is usually set slightly below the ALCMAX threshold.
6.32   Noise Gate Control (Address 25h)
     7                6                 5               4                  3                 2                   1                 0
   NGALL             NG           NG_BOOST          THRESH2            THRESH1           THRESH0            NGDELAY1          NGDELAY0
6.32.1 Noise Gate All Channels
         Sets which channels are attenuated when clipping on any single channel occurs.
          NGALL             Noise Gate triggered by:
                            Individual channel; Any channel that falls below the threshold setting triggers the noise gate attenuation for
          0
                            ONLY that channel.
                            Both channels A & B; Both channels must fall below the threshold setting for the noise gate attenuation to
          1
                            take effect.
6.32.2 Noise Gate Enable
         Configures the noise gate.
          NG                Noise Gate Status
          0                 Disabled
          1                 Enabled
80                                                                                                                              DS851F2


                                                                                                                      CS42L56
6.32.3 Noise Gate Threshold and Boost
         THRESH sets the threshold level of the noise gate. Input signals below the threshold level will be attenu-
         ated to -96 dB. NG_BOOST configures a +30 dB boost to the threshold settings.
         THRESH[2:0]      Minimum Setting (NG_BOOST = 0b)                       Minimum Setting (NG_BOOST = 1b)
         000              -64 dB                                                -34 dB
         001              -67 dB                                                -36 dB
         010              -70 dB                                                -40 dB
         011              -73 dB                                                -43 dB
         100              -76 dB                                                -46 dB
         101              -82 dB                                                -52 dB
         110              Reserved                                              -58 dB
         111              Reserved                                              -64 dB
6.32.4 Noise Gate Delay Timing
         Sets the delay time before the noise gate attacks.
         NGDELAY[1:0]     Delay Setting
         00               50 ms
         01               100 ms
         10               150 ms
         11               200 ms
         Note: The Noise Gate attack rate is a function of the sampling frequency, Fs, and the DIGSFT (“Digital
         Soft Ramp” on page 64) setting.
6.33    ALC and Limiter Soft Ramp, Zero Cross Disables (Address 26h)
      7             6               5                  4                 3                 2               1              0
  ALCASRDIS    ALCAZCDIS       ALCBSRDIS        ALCBZCDIS            LIMSRDIS          Reserved        Reserved        Reserved
6.33.1 ALCx Soft Ramp Disable
         Configures an override of the analog soft ramp setting.
         ALCxSRDIS        ALC Soft Ramp Disable
         0                OFF; ALC Attack Rate is dictated by the DIGSFT (“Digital Soft Ramp” on page 64) setting
         1                ON; ALC volume changes take effect in one step, regardless of the DIGSFT setting.
6.33.2 ALCx Zero Cross Disable
         Configures an override of the analog zero cross setting.
         ALCxZCDIS        ALC Zero Cross Disable
         0                OFF; ALC Attack Rate is dictated by the ANLGZC (“Analog Zero Cross” on page 64) setting
         1                ON; ALC volume changes take effect at any time, regardless of the ANLGZC setting.
6.33.3 Limiter Soft Ramp Disable
         Configures an override of the digital soft ramp setting.
         LIMSRDIS         Limiter Soft Ramp Disable
         0                OFF; Limiter Attack Rate is dictated by the DIGSFT (“Digital Soft Ramp” on page 64) setting
         1                ON; Limiter volume changes take effect in one step, regardless of the DIGSFT setting.
DS851F2                                                                                                                         81


                                                                                                                    CS42L56
6.34    Automute, Line & HP MUX (Address 27h)
      7             6              5                 4                  3                 2               1                 0
    AMUTE       Reserved       Reserved          Reserved           LINEBMUX         LINEAMUX        HPBMUX             HPAMUX
6.34.1 Auto Mute
         Configures the state of the auto mute feature. When enabled, the analog outputs will mute after 4096 con-
         secutive zeros or ones from SDIN.
          AMUTE          Auto Mute Configuration
          0              Auto Mute Disabled
                         Auto Mute Enabled. The analog outputs will mute after 4096 consecutive words of all zeros or ones from
          1
                         SDIN.
6.34.2 Line Input Select
         Selects the specified analog input signal into line amplifier x.
          LINExMUX       Selected Input to Line Amplifier Ch. x
          0              DACx
          1              PGAx - Use PGAxMUX bit (“PGA x Input Select” on page 77) to select an input channel.
         Note:    The PGA path must not be selected while the Line Amplifier is powered down.
6.34.3 Headphone Input Select
         Selects the specified analog input signal into headphone amplifier x.
          HPxMUX         Selected Input to HP Amplifier Ch. x
          0              DACx
          1              PGAx - Use PGAxMUX bit (“PGA x Input Select” on page 77) to select an input channel.
         Note:    The PGA path must not be selected while the Headphone Amplifier is powered down.
6.35    Headphone Volume Control: HPA (Address 28h) & HPB (Address 29h)
      7             6              5               4                  3                 2                1                  0
   HPxMUTE      HPxVOL6        HPxVOL5          HPxVOL4         HPxVOL3            HPxVOL2          HPxVOL1            HPxVOL0
6.35.1 Headphone Channel x Mute
         Configures an analog mute on the headphone amplifier.
          HPxMUTE        HP Amp Mute
          0              Disabled
          1              Enabled
82                                                                                                                       DS851F2


                                                                                                  CS42L56
6.35.2 Headphone Volume Control
         Sets the volume of the signal out of the headphone amplifier.
          HPxVOL[6:0]      Heaphone Volume
          0111111          +12 dB
          ...              ...
          0001100          +12 dB
          ...              ...
          0000001          +1.0 dB
          0000000          0 dB
          1111111          -1.0 dB
          ...              ...
          1000100          -60.0 dB (Nominal Level (Note 1))
          1000011          Mute
          ...              ...
          1000000          Mute (Note 2)
          Step Size:       1.0 dB
         Notes:
          1. The step size may deviate from 1.0 dB. Refer to Figure 39 and Figure 40 on page 89.
          2. See section “Analog Output Attenuation Characteristics” on page 26 for actual Mute Attenuation.
6.36    Line Volume Control: LINEA (Address 2Ah) & LINEB (Address 2Bh)
      7              6                5               4           3         2             1             0
  LINExMUTE      LINExVOL6       LINExVOL5       LINExVOL4   LINExVOL3  LINExVOL2     LINExVOL1     LINExVOL0
6.36.1 Line Channel x Mute
         Configures an analog mute on the line amplifier.
          LINExMUTE        HP Amp Mute
          0                Disabled
          1                Enabled
6.36.2 Line Volume Control
         Sets the volume of the signal out of the line amplifier.
          LINExVOL[6:0]    Line Volume
          0111111          +12 dB
          ...              ...
          0001100          +12 dB
          ...              ...
          0000001          +1.0 dB
          0000000          0 dB
          1111111          -1.0 dB
          ...              ...
          1000100          -60.0 dB (Nominal Level (Note 1))
          1000011          Mute (Note 2)
          ...              ...
          Step Size:       1.0 dB
DS851F2                                                                                                      83


                                                                                                    CS42L56
         Notes:
         1. The step size may deviate from 1.0 dB. Refer to Figure 39 on page 89 and Figure 40 on page 89.
         2. See section “Analog Output Attenuation Characteristics” on page 26 for actual Mute Attenuation.
6.37   Limiter Min/Max Thresholds (Address 2Ch)
     7                6                 5            4              3            2         1              0
   LMAX2           LMAX1             LMAX0         CUSH2         CUSH1        CUSH0     Reserved       Reserved
6.37.1 Limiter Maximum Threshold
         Sets the maximum level, below full scale, at which to limit and attenuate the output signal at the attack
         rate (LIMARATE - “Limiter Release Rate” on page 86).
          LMAX[2:0]         Threshold Setting
          000               0 dB
          001               -3 dB
          010               -6 dB
          011               -9 dB
          100               -12 dB
          101               -18 dB
          110               -24 dB
          111               -30 dB
          Application:       “Limiter” on page 46
         Note: Bass, Treble and digital gain settings that boost the signal beyond the maximum threshold may
         trigger an attack.
6.37.2 Limiter Cushion Threshold
         Sets the minimum level at which to disengage the Limiter’s attenuation at the release rate (LIMRRATE -
         “Limiter Release Rate” on page 86) until levels lie between the LMAX and CUSH thresholds.
          CUSH[2:0]         Threshold Setting
          000               0 dB
          001               -3 dB
          010               -6 dB
          011               -9 dB
          100               -12 dB
          101               -18 dB
          110               -24 dB
          111               -30 dB
          Application:       “Limiter” on page 46
         Note:      This setting is usually set slightly below the LMAX threshold.
84                                                                                                       DS851F2


                                                                                                                         CS42L56
6.38    Limiter Control, Release Rate (Address 2Dh)
      7                6                 5              4                  3                2                 1                  0
    LIMIT          LIMIT_ALL       LIMRRATE5       LIMRRATE4         LIMRRATE3         LIMRRATE2         LIMRRATE1        LIMRRATE0
6.38.1 Peak Detect and Limiter
          Configures the peak detect and limiter circuitry.
           LIMIT             Limiter Status
           0                 Disabled
           1                 Enabled
           Application:       “Limiter” on page 46
          Note: The Limiter should only be configured while the power down bit (“Power Down” on page 59) is
          enabled.
6.38.2 Peak Signal Limit All Channels
          Sets how channels are attenuated when the limiter is enabled.
           LIMIT_ALL         Limiter action:
                             Apply the necessary attenuation on a specific channel only when the signal amplitudes on that specific chan-
                             nel rises above LMAX.
           0
                             Remove attenuation on a specific channel only when the signal amplitude on that specific channel falls below
                             CUSH.
                             Apply the necessary attenuation on BOTH channels when the signal amplitudes on any ONE channel rises
           1                 above LMAX.
                             Remove attenuation on BOTH channels only when the signal amplitude on BOTH channels fall below CUSH.
           Application:       “Limiter” on page 46
6.38.3 Limiter Release Rate
          Sets the rate at which the limiter releases the digital attenuation from levels below the CUSH[2:0] thresh-
          old (“Limiter Cushion Threshold” on page 85) and returns the analog output level to the MSTxVOL[7:0]
          (“Master Volume Control” on page 70) setting.
           LIMRRATE[5:0]     Release Time
           00 0000           Fastest Release
           ···               ···
           11 1111           Slowest Release
           Application:       “Limiter” on page 46
          Note: The limiter release rate is user-selectable but is also a function of the sampling frequency, Fs,
          and the DIGSFT (“Digital Soft Ramp” on page 64) setting unless the disable bit (“Limiter Soft Ramp Dis-
          able” on page 82) is enabled.
DS851F2                                                                                                                                 85


                                                                                                       CS42L56
6.39    Limiter Attack Rate (Address 2Eh)
      7                6                5             4          3              2              1             0
   Reserved        Reserved       LIMARATE5       LIMARATE4  LIMARATE3      LIMARATE2      LIMARATE1    LIMARATE0
6.39.1 Limiter Attack Rate
          Sets the rate at which the limiter applies digital attenuation from levels above the MAX[2:0] threshold
          (“Limiter Maximum Threshold” on page 85).
           LIMARATE[5:0]    Attack Time
           00 0000          Fastest Attack
           ···              ···
           11 1111          Slowest Attack
           Application:      “Limiter” on page 46
          Note: The limiter attack rate is user-selectable but is also a function of the sampling frequency, Fs, and
          the DIGSFT (“Digital Soft Ramp” on page 64) setting unless the disable bit (“Limiter Soft Ramp Disable”
          on page 82) is enabled.
86                                                                                                         DS851F2


                                                                                                    CS42L56
7. PCB LAYOUT CONSIDERATIONS
7.1   Power Supply
      As with any high-resolution converter, the CS42L56 requires careful attention to power supply and ground-
      ing arrangements if its potential performance is to be realized. Figure 1 on page 11 shows the recommend-
      ed power arrangements, with VA and VCP connected to clean supplies. VLDO, which powers the digital
      circuitry, may be run from the system logic supply. Alternatively, VLDO may be powered from the analog
      supply via a ferrite bead. In this case, no additional devices should be powered from VLDO.
7.2   Grounding
      Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling
      capacitors are recommended. Decoupling capacitors should be as close to the pins of the CS42L56 as pos-
      sible. The low value ceramic capacitor should be closest to the pin and should be mounted on the same
      side of the board as the CS42L56 to minimize inductance effects. All signals, especially clocks, should be
      kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+,
      VQ, +VHPFILT and -VHPFILT capacitors must be positioned to minimize the electrical path from each re-
      spective pin to AGND. The CDB42L56 evaluation board demonstrates the optimum layout and power sup-
      ply arrangements.
7.3   QFN Thermal Pad
      The CS42L56 comes in a compact QFN package. The under side of the QFN package reveals a large metal
      pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with an
      equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of vias
      should be used to connect this copper pad to one or more larger ground planes on other PCB layers. In split
      ground systems, it is recommended that this thermal pad be connected to AGND for best performance. The
      CDB42L56 evaluation board demonstrates the optimum thermal pad and via configuration.
DS851F2                                                                                                       87


                                                                                                                                                                                                                         CS42L56
8. ANALOG VOLUME NON-LINEARITY (DNL & INL)
                                                       0.52                                                                                                                       12
                                                                                                                                                                                  10
                                                                                                                                  Actual Output Volume, dB
                                                        0.5                                                                                                                       8
        Actual Step Size, dB
                                                                                                                                                                                  6
                                                       0.48
                                                                                                                                                                                  4
                                                       0.46                                                                                                                       2
                                                                                                                                                                                  0
                                                       0.44                                                                                                                       -2
                                                                                                                                                                                  -4
                                                       0.42
                                                                                                                                                                                  -6
                                                        0.4                                                                                                                       -8
                           -6   -5    -4   -3    -2   -1 0      1 2 3 4 5          6       7   8    9    10 11                                               -6 -5 -4 -3 -2 -1      0     1 2 3 4 5 6            7       8   9    10 11 12
                                                              PGA Volume Setting                                                                                                         PGA Volume Setting
                               Figure 37. PGA Step Size vs. Volume Setting                                       Figure 38. PGA Output Volume vs. Volume Setting
                                                                                                                                                                                                              10
                                                                                       1
Actual Step Size, dB                                                                                             Actual Output Volume, dB
                                                                                                                                                                                                                0
                                                                                   0.8
                                                                                                                                                                                                              -1 0
                                                                                   0.6                                                                                                                        -2 0
                                                                                   0.4                                                                                                                        -3 0
                                                                                                                                                                                                              -4 0
                                                                                   0.2
                                                                                                                                                                                                              -5 0
                                                                                       0                                                                                                                      -6 0
                                -60        -50        -40      -30    -20    -10           0       +10     +20                                               -6 0   -5 0   -4 0         -3 0   -2 0    -1 0          0           10    20
                                                        HP/Line Volume Setting                                                                                               H P / L in e V o l u m e S e t t i n g
      Figure 39. HP/Line Step Size vs. Volume Setting                                                        Figure 40. HP/Line Output Volume vs. Volume Setting
88                                                                                                                                                                                                                           DS851F2


                                                                                                                                                                                                                                                                                      CS42L56
9. ADC & DAC DIGITAL FILTERS
                                                                                                                                                                                                     0
                               0.25
                                                                                                                                                                                                 −10
                                0.2
                                                                                                                                                                                                 −20
                               0.15
                                0.1                                                                                                                                                              −30
      Magnitude (dB)
                               0.05                                                                                                                                                              −40
                                                                                                                                                                            Magnitude (dB)
                                 0
                                                                                                                                                                                                 −50
                       −0.05
                                                                                                                                                                                                 −60
                               −0.1
                                                                                                                                                                                                 −70
                       −0.15
                                                                                                                                                                                                 −80
                               −0.2
                       −0.25                                                                                                                                                                     −90
                                                                                                                                                                                               −100
                                      0      0.05       0.1         0.15        0.2     0.25      0.3          0.35     0.4          0.45   0.5                                                          0    0.1     0.2     0.3         0.4      0.5      0.6         0.7     0.8     0.9        1
                                                                             Frequency (normalized to Fs)                                                                                                                              Frequency (normalized to Fs)
     Figure 41. ADC Frequency Response                                                                                                               Figure 42. ADC Stopband Rejection
                                                                                                                                                                                                     0
                                     0
                                                                                                                                                                                                 −1
                                −10
                                                                                                                                                                                                 −2
                                −20
                                                                                                                                                                                                 −3
                                −30
                                                                                                                                                                                                 −4
                                                                                                                                                                              Magnitude (dB)
                                −40
              Magnitude (dB)
                                                                                                                                                                                                 −5
                                −50
                                                                                                                                                                                                 −6
                                −60
                                                                                                                                                                                                 −7
                                −70
                                                                                                                                                                                                 −8
                                −80
                                                                                                                                                                                                 −9
                                −90
                                                                                                                                                                                               −10
                               −100                                                                                                                                                              0.45        0.46   0.47    0.48        0.49      0.5      0.51       0.52    0.53    0.54    0.55
                                  0.4                 0.45                 0.5              0.55              0.6             0.65
                                                                                                                                                                                                                                      Frequency (normalized to Fs)
                                                                                 Frequency (normalized to Fs)
                               Figure 43. ADC Transition Band                                                                                       Figure 44. ADC Transition Band Detail
                                                                                                                                                                                                 0
                               0.03
                                                                                                                                                                                      −10
                               0.02
                                                                                                                                                                                      −20
                               0.01
                                                                                                                                                                                      −30
                                     0
          Magnitude (dB)                                                                                                                                             Magnitude (dB)
                                                                                                                                                                                      −40
                            −0.01                                                                                                                                                     −50
                            −0.02                                                                                                                                                     −60
                                                                                                                                                                                      −70
                            −0.03
                                                                                                                                                                                      −80
                            −0.04
                                                                                                                                                                                      −90
                            −0.05
                                         0     0.05           0.1      0.15            0.2      0.25        0.3       0.35           0.4    0.45                                                     0       0.1    0.2     0.3         0.4      0.5      0.6          0.7     0.8     0.9     1
                                                                                 frequency (Normalized to Fs)                                                                                                                        frequency (Normalized to Fs)
      Figure 45. DAC Frequency Response                                                                                                                                                          Figure 46. DAC Stopband
                                 0                                                                                                                                                           0
                               −10                                                                                                                                       −10
                               −20                                                                                                                                       −20
           Magnitude (dB)                                                                                                                               Magnitude (dB)
                               −30                                                                                                                                       −30
                               −40                                                                                                                                       −40
                               −50                                                                                                                                       −50
                               −60                                                                                                                                       −60
                                  0.4        0.42       0.44        0.46           0.48      0.5     0.52     0.54     0.56          0.58   0.6                                                  0.45        0.46   0.47    0.48        0.49     0.5      0.51        0.52    0.53    0.54
                                                                                 frequency (Normalized to Fs)                                                                                                                       frequency (Normalized to Fs)
                                Figure 47. DAC Transition Band                                                                                     Figure 48. DAC Transition Band (Detail)
DS851F2                                                                                                                                                                                                                                                                                                89


                                                                                                           CS42L56
10.PARAMETER DEFINITIONS
Dynamic Range
        The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified
        bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made with
        a -60 dB signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This tech-
        nique ensures that the distortion components are below the noise level and do not affect the measurement.
        This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the
        Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.
Total Harmonic Distortion + Noise
        The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified
        bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured
        at -1 dBFS and -20 dBFS for the analog input and 0 dB and -20 dB for the analog output as suggested in
        AES17-1991 Annex A.
Frequency Response
        A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at
        1 kHz. Units in decibels.
Interchannel Isolation
        A measure of crosstalk between the left and right channel pairs. Measured for each channel at the convert-
        er's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in
        decibels.
HP to ADC Isolation
        A measure of crosstalk between the headphone amplifier and the ADC inputs. Measured for each channel
        at the ADC’s output with no signal to the input and a full-scale signal applied to the headphone amplifier with
        a 16 or 10 k load. Units in decibels.
Output Offset Voltage
        Describes the DC offset voltage present at the amplifier’s output. When measuring the offset out the line
        amplifier, the line amplifier is ON while the headphone amplifier is OFF; when measuring the offset out the
        headphone amplifier, the headphone amplifier is ON while the line amplifier is OFF.
AC Load Resistance and Capacitance
        RL and CL reflect the recommended minimum resistance and maximum capacitance required for the inter-
        nal op-amp's stability and signal integrity. CL will effectively move the band-limiting pole of the amp in the
        output stage. Increasing this value beyond the recommended 150 pF can cause the internal op-amp to be-
        come unstable.
Interchannel Gain Mismatch
        The gain difference between left and right channel pairs. Units in decibels.
Gain Error
        The deviation from the nominal full-scale analog output for a full-scale digital input.
Gain Drift
        The change in gain value with temperature. Units in ppm/°C.
Offset Error
        The deviation of the mid-scale transition (111...111 to 000...000) from the ideal.
90                                                                                                            DS851F2


                                                                                                                        CS42L56
11.PACKAGE DIMENSIONS
               (Unless otherwise specified, linear tolerance is ±0.05 mm, and angular tolerance is ±2 deg.)
                               40L QFN (5 X 5 mm BODY) PACKAGE DRAWING
                                    D
                        2.00 REF
                                                                                       b                        e
                                                                                                                        PIN #1 CORNER
                         PIN #1
                       IDENTIFIER
    2.00 REF
                     0.500.10
                     LASER
                     MARKING
                                                                              E2
                                                         E
                                                                         A1        L
                                                                                                     D2
                                                                        A
                                            INCHES                                           MILLIMETERS                         NOTE
    Dim                      MIN              NOM              MAX                 MIN           NOM            MAX
         A                0.01575             0.01772         0.01969              0.40           0.45          0.50               1,2
         A1               0.00000                -            0.00197              0.00             -           0.05               1,2
          b               0.00591             0.00787         0.00984              0.15           0.20          0.25              1,2,3
          e                                0.01575 BSC                                         0.40 BSC                            1,2
         D                                 0.19685 BSC                                         5.00 BSC                            1,2
         E                                 0.19685 BSC                                         5.00 BSC                            1,2
         D2               0.13583             0.13780         0.13976              3.45           3.50          3.55               1,2
         E2               0.13583             0.13780         0.13976              3.45           3.50          3.55               1,2
          L               0.01181             0.01378         0.01575              0.30           0.35          0.40               1,2
                                                             JEDEC #: MO-220
                                                    Controlling Dimension is Millimeters.
               1. Controlling dimensions are in millimeters.
               2. Dimensioning and tolerances per ASME Y 14.5M-1994.
               3. Dimension lead width applies to the plated terminal and is measured 0.25 mm and 0.30 mm from the
                  terminal tip.
THERMAL CHARACTERISTICS
                                        Parameter                                  Symbol      Min        Typ   Max            Units
Junction to Ambient Thermal Impedance                           2 Layer Board          JA      -         68        -         °C/Watt
                                                                4 Layer Board          JA      -         28        -         °C/Watt
DS851F2                                                                                                                                 91


                                                                                                                                                         CS42L56
12.ORDERING INFORMATION
Product           Description                               Package         Pb-Free           Grade          Temp Range              Container Order #
                      Ultralow Power, Stereo                                                                                            Rail           CS42L56-CNZ
  CS42L56          Codec with Class H Head-                 40L-QFN            YES        Commercial -40°C to +85°C
                              phone Amp                                                                                             Tape & Reel CS42L56-CNZR
 CDB42L56 CS42L56 Evaluation Board                                -               -               -                   -                    -              CDB42L56
13.REFERENCES
      1. Philips Semiconductor, The I²C-Bus Specification: Version 2.1, January 2000.
            http://www.semiconductors.philips.com
14.REVISION HISTORY
 Release                                                                              Changes
      F1        Final Release.
                Updated “ADC Digital Filter Characteristics” section on page 18.
                Updated dither specified in Note 15 on page 20.
                Updated “Combined DAC Interpolation & On-Chip Analog FIlter Response” section on page 22.
                Updated Figure 14. “Stereo Pseudo-Differential Input” on page 33.
                Updated the Class H section, “Adapt to Volume Mode (setting 00)” on page 40.
                Updated Section 4.11 “Recommended DAC to HP or Line Power Sequence” on page 50.
                Updated Section 4.12 “Recommended PGA to HP or Line Power Sequence (Analog Passthrough)” on page 52.
      F2
                Updated the first paragraph in “Register Quick Reference” on page 56 and “Register Description” on page 58 to
                allow data sheet-specified control-writes to reserved registers.
                Removed I²C address heading row from “Register Quick Reference” on page 56.
                Added Note 1 in “Freeze Registers” on page 64.
                Corrected BEEP volume settings to reflect level relative to DAC’s full scale in “Beep Volume” on page 72
                Updated “PGA x Preamplifier Gain” section on page 77.
                Corrected the E2 scale in the package drawing in “Package Dimensions” on page 92.
Contacting Cirrus Logic Support
For all product questions and inquiries, contact a Cirrus Logic Sales Representative.
To find one nearest you, go to www.cirrus.com.
IMPORTANT NOTICE
Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives con-
sent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-
ERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE
IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRIT-
ICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIR-
RUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOM-
ER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY
INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING AT-
TORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks
or service marks of their respective owners.
SPI is a trademark of Motorola.
92                                                                                                                                                            DS851F2


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Cirrus Logic:
 CS42L56-CNZR
