# flipflop-timing-validation-systemverilog
Timing validation of a Flip-Flop input using random data generation to check setup and hold constraints in SystemVerilog, simulated in ModelSim 2020.1.
