#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000085c940 .scope module, "ics_tb" "ics_tb" 2 2;
 .timescale -9 -9;
P_000000000085cac0 .param/l "BYPASS" 1 2 10, C4<1111>;
P_000000000085caf8 .param/l "CLAMP" 1 2 15, C4<0101>;
P_000000000085cb30 .param/l "EXTEST" 1 2 12, C4<0010>;
P_000000000085cb68 .param/l "HIGHZ" 1 2 18, C4<1001>;
P_000000000085cba0 .param/l "IDCODE" 1 2 16, C4<0111>;
P_000000000085cbd8 .param/l "INTEST" 1 2 13, C4<0011>;
P_000000000085cc10 .param/l "RUNBIST" 1 2 14, C4<0100>;
P_000000000085cc48 .param/l "SAMPLE" 1 2 11, C4<0001>;
P_000000000085cc80 .param/l "USERCODE" 1 2 17, C4<1000>;
v000000000090dd80_0 .var "TCK", 0 0;
v000000000090db00_0 .var "TDI", 0 0;
v000000000090d7e0_0 .net "TDO", 0 0, v000000000090d740_0;  1 drivers
v000000000090d880_0 .var "TMS", 0 0;
v000000000090d920_0 .var "TRST", 0 0;
S_0000000000862c30 .scope task, "command" "command" 2 39, 2 39 0, S_000000000085c940;
 .timescale -9 -9;
v00000000008e0060_0 .var "cmd", 3 0;
E_00000000008eec30 .event negedge, v00000000008e1a00_0;
TD_ics_tb.command ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e0060_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e0060_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e0060_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e0060_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %end;
S_0000000000862db0 .scope task, "data" "data" 2 60, 2 60 0, S_000000000085c940;
 .timescale -9 -9;
v00000000008e10a0_0 .var "data", 7 0;
TD_ics_tb.data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e10a0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %wait E_00000000008eec30;
    %end;
S_000000000087cfd0 .scope module, "ics_sample" "ics" 2 20, 3 1 0, S_000000000085c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TDI"
    .port_info 3 /OUTPUT 1 "TDO"
    .port_info 4 /OUTPUT 4 "IO"
    .port_info 5 /OUTPUT 1 "TMS_LA"
    .port_info 6 /OUTPUT 1 "TCK_LA"
    .port_info 7 /OUTPUT 1 "TDI_LA"
    .port_info 8 /OUTPUT 1 "TDO_LA"
P_000000000087d150 .param/l "BYPASS" 1 3 156, C4<1111>;
P_000000000087d188 .param/l "CLAMP" 1 3 161, C4<0101>;
P_000000000087d1c0 .param/l "EXTEST" 1 3 158, C4<0010>;
P_000000000087d1f8 .param/l "HIGHZ" 1 3 164, C4<1001>;
P_000000000087d230 .param/l "IDCODE" 1 3 162, C4<0111>;
P_000000000087d268 .param/l "INTEST" 1 3 159, C4<0011>;
P_000000000087d2a0 .param/l "RUNBIST" 1 3 160, C4<0100>;
P_000000000087d2d8 .param/l "SAMPLE" 1 3 157, C4<0001>;
P_000000000087d310 .param/l "USERCODE" 1 3 163, C4<1000>;
L_0000000000884970 .functor BUFZ 1, v000000000090d880_0, C4<0>, C4<0>, C4<0>;
L_0000000000884e40 .functor BUFZ 1, v000000000090dd80_0, C4<0>, C4<0>, C4<0>;
L_0000000000884d60 .functor BUFZ 1, v000000000090db00_0, C4<0>, C4<0>, C4<0>;
L_00000000008849e0 .functor BUFZ 1, v000000000090d740_0, C4<0>, C4<0>, C4<0>;
v000000000090cc00_0 .net "BSR", 9 0, v000000000090c6d0_0;  1 drivers
v000000000090dba0_0 .net "BSR_TDO", 0 0, v000000000090bcd0_0;  1 drivers
v000000000090e1e0_0 .net "BYPASS_SELECT", 0 0, v00000000008aedb0_0;  1 drivers
v000000000090d060_0 .net "BYPASS_TDO", 0 0, v00000000008e0920_0;  1 drivers
v000000000090e000_0 .net "CAPTUREDR", 0 0, v00000000008aeef0_0;  1 drivers
v000000000090dc40_0 .net "CAPTUREIR", 0 0, v00000000008afd50_0;  1 drivers
v000000000090dec0_0 .net "CLAMP_SELECT", 0 0, v00000000008af850_0;  1 drivers
v000000000090d240_0 .net "CLOCKDR", 0 0, L_0000000002cfbb70;  1 drivers
v000000000090e280_0 .net "CLOCKIR", 0 0, L_0000000002cfb3f0;  1 drivers
v000000000090da60_0 .net "ENABLE", 0 0, L_00000000008844a0;  1 drivers
v000000000090e320_0 .net "EXIT1DR", 0 0, L_0000000002cfc750;  1 drivers
v000000000090d6a0_0 .net "EXTEST_SELECT", 0 0, v00000000008af8f0_0;  1 drivers
v000000000090e5a0_0 .net "HIGHZ_SELECT", 0 0, v00000000008afa30_0;  1 drivers
v000000000090d380_0 .net "IDCODE_SELECT", 0 0, v00000000008afad0_0;  1 drivers
v000000000090d100_0 .net "ID_REG_TDO", 0 0, v000000000090ab50_0;  1 drivers
v000000000090e3c0_0 .net "INSTR_TDO", 0 0, v00000000008af490_0;  1 drivers
v000000000090d560_0 .net "INTEST_SELECT", 0 0, v00000000008af030_0;  1 drivers
v000000000090e640_0 .net "IO", 3 0, L_0000000002cfd0b0;  1 drivers
v000000000090df60_0 .var "IO_CORE", 3 0;
v000000000090e820_0 .net "IO_CORE_LOGIC", 3 0, L_0000000002cfbfd0;  1 drivers
v000000000090e0a0_0 .net "IO_CORE_OUT", 3 0, L_0000000002cfb7b0;  1 drivers
v000000000090e8c0_0 .var "IO_REGISTER", 3 0;
v000000000090cac0_0 .net "IO_REGISTER_OUT", 3 0, L_0000000002cfc390;  1 drivers
v000000000090cde0_0 .net "JTAG_IR", 3 0, v00000000008b0750_0;  1 drivers
v000000000090e500_0 .net "RUNBIST_SELECT", 0 0, v00000000008aee50_0;  1 drivers
v000000000090d4c0_0 .net "SAMPLE_SELECT", 0 0, v00000000008afc10_0;  1 drivers
v000000000090d1a0_0 .net "SELECT", 0 0, L_00000000008a8550;  1 drivers
v000000000090e6e0_0 .net "SHIFTDR", 0 0, v00000000008affd0_0;  1 drivers
v000000000090e140_0 .net "SHIFTIR", 0 0, v00000000008cac80_0;  1 drivers
v000000000090e960_0 .net "TAP_RST", 0 0, v00000000008ca320_0;  1 drivers
v000000000090d600_0 .net "TCK", 0 0, v000000000090dd80_0;  1 drivers
v000000000090e460_0 .net "TCK_LA", 0 0, L_0000000000884e40;  1 drivers
v000000000090e780_0 .net "TDI", 0 0, v000000000090db00_0;  1 drivers
v000000000090ce80_0 .net "TDI_LA", 0 0, L_0000000000884d60;  1 drivers
v000000000090d740_0 .var "TDO", 0 0;
v000000000090cb60_0 .net "TDO_LA", 0 0, L_00000000008849e0;  1 drivers
v000000000090cca0_0 .net "TMS", 0 0, v000000000090d880_0;  1 drivers
v000000000090cd40_0 .net "TMS_LA", 0 0, L_0000000000884970;  1 drivers
v000000000090cf20_0 .net "UPDATEDR", 0 0, L_0000000000884430;  1 drivers
v000000000090de20_0 .net "UPDATEIR", 0 0, L_0000000000884ba0;  1 drivers
v000000000090d2e0_0 .net "USERCODE_SELECT", 0 0, v00000000008b0c50_0;  1 drivers
v000000000090cfc0_0 .net "USER_REG_TDO", 0 0, v000000000090c950_0;  1 drivers
v000000000090d420_0 .net *"_s9", 0 0, L_0000000002cfba30;  1 drivers
E_00000000008ef530/0 .event edge, v00000000008b0750_0, v00000000008afe90_0, v00000000008af530_0, v00000000008e11e0_0;
E_00000000008ef530/1 .event edge, v00000000008af490_0, v00000000008e0920_0, v000000000090bcd0_0, v000000000090c950_0;
E_00000000008ef530/2 .event edge, v000000000090ab50_0;
E_00000000008ef530 .event/or E_00000000008ef530/0, E_00000000008ef530/1, E_00000000008ef530/2;
L_0000000002cfba30 .reduce/nor v00000000008afc10_0;
L_0000000002cfd0b0 .functor MUXZ 4, L_0000000002cfbfd0, v000000000090e8c0_0, L_0000000002cfba30, C4<>;
S_000000000089a4f0 .scope module, "bypass_tar" "bypass" 3 147, 4 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "TAP_RST"
    .port_info 3 /INPUT 1 "SHIFTDR"
    .port_info 4 /OUTPUT 1 "BYPASS_TDO"
v00000000008e0100_0 .var "BYPASS", 0 0;
v00000000008e0920_0 .var "BYPASS_TDO", 0 0;
v00000000008e11e0_0 .net "SHIFTDR", 0 0, v00000000008affd0_0;  alias, 1 drivers
v00000000008e0740_0 .net "TAP_RST", 0 0, v00000000008ca320_0;  alias, 1 drivers
v00000000008e1a00_0 .net "TCK", 0 0, v000000000090dd80_0;  alias, 1 drivers
v00000000008e0ce0_0 .net "TDI", 0 0, v000000000090db00_0;  alias, 1 drivers
E_00000000008ef770 .event posedge, v00000000008e1a00_0;
S_000000000089a670 .scope module, "core_logic_01" "core_logic" 3 140, 5 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 4 "IO_CORE"
    .port_info 2 /OUTPUT 4 "IO_CORE_LOGIC"
L_00000000008a7a60 .functor AND 1, L_0000000002cfb490, L_0000000002cfc7f0, C4<1>, C4<1>;
L_00000000008a8320 .functor OR 1, L_0000000002cfced0, L_0000000002cfb990, C4<0>, C4<0>;
L_00000000008a7fa0 .functor AND 1, L_0000000002cfb850, L_0000000002cfcf70, C4<1>, C4<1>;
L_00000000008a7ad0 .functor OR 1, L_0000000002cfc4d0, L_0000000002cfb8f0, C4<0>, C4<0>;
v00000000008e01a0_0 .net "IO_CORE", 3 0, v000000000090df60_0;  1 drivers
v00000000008e16e0_0 .net "IO_CORE_LOGIC", 3 0, L_0000000002cfbfd0;  alias, 1 drivers
v00000000008e1500_0 .net "TCK", 0 0, v000000000090dd80_0;  alias, 1 drivers
v00000000008e0600_0 .net *"_s11", 0 0, L_0000000002cfced0;  1 drivers
v00000000008e02e0_0 .net *"_s13", 0 0, L_0000000002cfb990;  1 drivers
v00000000008e0b00_0 .net *"_s14", 0 0, L_00000000008a8320;  1 drivers
v00000000008e0380_0 .net *"_s19", 0 0, L_0000000002cfb850;  1 drivers
v00000000008e0420_0 .net *"_s21", 0 0, L_0000000002cfcf70;  1 drivers
v00000000008e0560_0 .net *"_s22", 0 0, L_00000000008a7fa0;  1 drivers
v00000000008e1140_0 .net *"_s28", 0 0, L_0000000002cfc4d0;  1 drivers
v00000000008e06a0_0 .net *"_s3", 0 0, L_0000000002cfb490;  1 drivers
v00000000008e07e0_0 .net *"_s30", 0 0, L_0000000002cfb8f0;  1 drivers
v00000000008e0880_0 .net *"_s31", 0 0, L_00000000008a7ad0;  1 drivers
v00000000008e0a60_0 .net *"_s5", 0 0, L_0000000002cfc7f0;  1 drivers
v00000000008e0ba0_0 .net *"_s6", 0 0, L_00000000008a7a60;  1 drivers
L_0000000002cfb490 .part v000000000090df60_0, 0, 1;
L_0000000002cfc7f0 .part v000000000090df60_0, 1, 1;
L_0000000002cfced0 .part v000000000090df60_0, 0, 1;
L_0000000002cfb990 .part v000000000090df60_0, 1, 1;
L_0000000002cfb850 .part v000000000090df60_0, 2, 1;
L_0000000002cfcf70 .part v000000000090df60_0, 3, 1;
L_0000000002cfbfd0 .concat8 [ 1 1 1 1], L_00000000008a7a60, L_00000000008a8320, L_00000000008a7fa0, L_00000000008a7ad0;
L_0000000002cfc4d0 .part v000000000090df60_0, 2, 1;
L_0000000002cfb8f0 .part v000000000090df60_0, 3, 1;
S_0000000000822d20 .scope module, "instruction_register" "ir" 3 83, 6 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TAP_RST"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "TCK"
    .port_info 3 /INPUT 1 "UPDATEIR"
    .port_info 4 /INPUT 1 "SHIFTIR"
    .port_info 5 /INPUT 1 "CAPTUREIR"
    .port_info 6 /OUTPUT 4 "LATCH_JTAG_IR"
    .port_info 7 /OUTPUT 1 "INSTR_TDO"
    .port_info 8 /OUTPUT 1 "CLOCKIR"
P_00000000008ef630 .param/l "BYPASS" 1 6 14, C4<1111>;
L_00000000008a8240 .functor OR 1, v00000000008afd50_0, v00000000008cac80_0, C4<0>, C4<0>;
v00000000008e1320_0 .net "CAPTUREIR", 0 0, v00000000008afd50_0;  alias, 1 drivers
v00000000008b01b0_0 .net "CLOCKIR", 0 0, L_0000000002cfb3f0;  alias, 1 drivers
v00000000008af490_0 .var "INSTR_TDO", 0 0;
v00000000008b0250_0 .var "JTAG_IR", 3 0;
v00000000008b0750_0 .var "LATCH_JTAG_IR", 3 0;
v00000000008af530_0 .net "SHIFTIR", 0 0, v00000000008cac80_0;  alias, 1 drivers
v00000000008af5d0_0 .net "TAP_RST", 0 0, v00000000008ca320_0;  alias, 1 drivers
v00000000008af670_0 .net "TCK", 0 0, v000000000090dd80_0;  alias, 1 drivers
v00000000008b0930_0 .net "TDI", 0 0, v000000000090db00_0;  alias, 1 drivers
v00000000008b0bb0_0 .net "UPDATEIR", 0 0, L_0000000000884ba0;  alias, 1 drivers
v00000000008b09d0_0 .net *"_s0", 0 0, L_00000000008a8240;  1 drivers
L_0000000002cb34d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008af710_0 .net/2u *"_s2", 0 0, L_0000000002cb34d0;  1 drivers
E_00000000008eee30 .event negedge, v00000000008b01b0_0;
E_00000000008ef970 .event posedge, v00000000008b01b0_0;
L_0000000002cfb3f0 .functor MUXZ 1, L_0000000002cb34d0, v000000000090dd80_0, L_00000000008a8240, C4<>;
S_0000000000822ea0 .scope module, "state_decoder_sample" "state_decoder" 3 126, 7 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "LATCH_JTAG_IR"
    .port_info 1 /OUTPUT 1 "BYPASS_SELECT"
    .port_info 2 /OUTPUT 1 "SAMPLE_SELECT"
    .port_info 3 /OUTPUT 1 "EXTEST_SELECT"
    .port_info 4 /OUTPUT 1 "INTEST_SELECT"
    .port_info 5 /OUTPUT 1 "RUNBIST_SELECT"
    .port_info 6 /OUTPUT 1 "CLAMP_SELECT"
    .port_info 7 /OUTPUT 1 "IDCODE_SELECT"
    .port_info 8 /OUTPUT 1 "USERCODE_SELECT"
    .port_info 9 /OUTPUT 1 "HIGHZ_SELECT"
P_00000000008870f0 .param/l "BYPASS" 1 7 16, C4<1111>;
P_0000000000887128 .param/l "CLAMP" 1 7 22, C4<0101>;
P_0000000000887160 .param/l "EXTEST" 1 7 19, C4<0010>;
P_0000000000887198 .param/l "HIGHZ" 1 7 25, C4<1001>;
P_00000000008871d0 .param/l "IDCODE" 1 7 23, C4<0111>;
P_0000000000887208 .param/l "INTEST" 1 7 20, C4<0011>;
P_0000000000887240 .param/l "RUNBIST" 1 7 21, C4<0100>;
P_0000000000887278 .param/l "SAMPLE" 1 7 17, C4<0001>;
P_00000000008872b0 .param/l "USERCODE" 1 7 24, C4<1000>;
v00000000008aedb0_0 .var "BYPASS_SELECT", 0 0;
v00000000008af850_0 .var "CLAMP_SELECT", 0 0;
v00000000008af8f0_0 .var "EXTEST_SELECT", 0 0;
v00000000008afa30_0 .var "HIGHZ_SELECT", 0 0;
v00000000008afad0_0 .var "IDCODE_SELECT", 0 0;
v00000000008af030_0 .var "INTEST_SELECT", 0 0;
v00000000008afb70_0 .net "LATCH_JTAG_IR", 3 0, v00000000008b0750_0;  alias, 1 drivers
v00000000008aee50_0 .var "RUNBIST_SELECT", 0 0;
v00000000008afc10_0 .var "SAMPLE_SELECT", 0 0;
v00000000008b0c50_0 .var "USERCODE_SELECT", 0 0;
E_00000000008ef270 .event edge, v00000000008b0750_0;
S_00000000008872f0 .scope module, "test_access_port" "tar_controller" 3 66, 8 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /OUTPUT 1 "UPDATEIR"
    .port_info 3 /OUTPUT 1 "SHIFTIR"
    .port_info 4 /OUTPUT 1 "CAPTUREIR"
    .port_info 5 /OUTPUT 1 "UPDATEDR"
    .port_info 6 /OUTPUT 1 "SHIFTDR"
    .port_info 7 /OUTPUT 1 "CAPTUREDR"
    .port_info 8 /OUTPUT 1 "EXIT1DR"
    .port_info 9 /OUTPUT 1 "TAP_RST"
    .port_info 10 /OUTPUT 1 "SELECT"
    .port_info 11 /OUTPUT 1 "ENABLE"
P_0000000000893b60 .param/l "STATE_CAPTURE_DR" 1 8 30, C4<0110>;
P_0000000000893b98 .param/l "STATE_CAPTURE_IR" 1 8 37, C4<1110>;
P_0000000000893bd0 .param/l "STATE_EXIT1_DR" 1 8 32, C4<0001>;
P_0000000000893c08 .param/l "STATE_EXIT1_IR" 1 8 39, C4<1001>;
P_0000000000893c40 .param/l "STATE_EXIT2_DR" 1 8 34, C4<0000>;
P_0000000000893c78 .param/l "STATE_EXIT2_IR" 1 8 41, C4<1000>;
P_0000000000893cb0 .param/l "STATE_PAUSE_DR" 1 8 33, C4<0011>;
P_0000000000893ce8 .param/l "STATE_PAUSE_IR" 1 8 40, C4<1011>;
P_0000000000893d20 .param/l "STATE_RUN_TEST_IDLE" 1 8 28, C4<1100>;
P_0000000000893d58 .param/l "STATE_SELECT_DR_SCAN" 1 8 29, C4<0111>;
P_0000000000893d90 .param/l "STATE_SELECT_IR_SCAN" 1 8 36, C4<0100>;
P_0000000000893dc8 .param/l "STATE_SHIFT_DR" 1 8 31, C4<0010>;
P_0000000000893e00 .param/l "STATE_SHIFT_IR" 1 8 38, C4<1010>;
P_0000000000893e38 .param/l "STATE_TEST_LOGIC_RESET" 1 8 27, C4<1111>;
P_0000000000893e70 .param/l "STATE_UPDATE_DR" 1 8 35, C4<0101>;
P_0000000000893ea8 .param/l "STATE_UPDATE_IR" 1 8 42, C4<1101>;
L_0000000000884ba0 .functor AND 1, v00000000008caaa0_0, L_000000000090d9c0, C4<1>, C4<1>;
L_0000000000884430 .functor AND 1, v00000000008cabe0_0, L_0000000002cfb350, C4<1>, C4<1>;
L_00000000008844a0 .functor OR 1, v00000000008affd0_0, v00000000008cac80_0, C4<0>, C4<0>;
L_0000000000884580 .functor OR 1, L_0000000002cfd010, L_0000000002cfb710, C4<0>, C4<0>;
L_0000000000884740 .functor OR 1, L_0000000000884580, L_0000000002cfcbb0, C4<0>, C4<0>;
L_0000000000884820 .functor OR 1, L_0000000000884740, L_0000000002cfc430, C4<0>, C4<0>;
L_0000000000884900 .functor OR 1, L_0000000000884820, L_0000000002cfc1b0, C4<0>, C4<0>;
L_00000000008a7d00 .functor OR 1, L_0000000000884900, L_0000000002cfc930, C4<0>, C4<0>;
L_00000000008a7f30 .functor OR 1, L_00000000008a7d00, L_0000000002cfbe90, C4<0>, C4<0>;
L_00000000008a8550 .functor OR 1, L_00000000008a7f30, L_0000000002cfc610, C4<0>, C4<0>;
v00000000008aeef0_0 .var "CAPTUREDR", 0 0;
v00000000008afd50_0 .var "CAPTUREIR", 0 0;
v00000000008afdf0_0 .net "ENABLE", 0 0, L_00000000008844a0;  alias, 1 drivers
v00000000008afe90_0 .net "EXIT1DR", 0 0, L_0000000002cfc750;  alias, 1 drivers
v00000000008aff30_0 .net "SELECT", 0 0, L_00000000008a8550;  alias, 1 drivers
v00000000008affd0_0 .var "SHIFTDR", 0 0;
v00000000008cac80_0 .var "SHIFTIR", 0 0;
v00000000008ca320_0 .var "TAP_RST", 0 0;
v00000000008cbea0_0 .net "TCK", 0 0, v000000000090dd80_0;  alias, 1 drivers
v00000000008ca460_0 .net "TMS", 0 0, v000000000090d880_0;  alias, 1 drivers
v00000000008ca5a0_0 .net "UPDATEDR", 0 0, L_0000000000884430;  alias, 1 drivers
v00000000008cabe0_0 .var "UPDATEDR_TEMP", 0 0;
v00000000008ca640_0 .net "UPDATEIR", 0 0, L_0000000000884ba0;  alias, 1 drivers
v00000000008caaa0_0 .var "UPDATEIR_TEMP", 0 0;
L_0000000002cb31b8 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v00000000008ca780_0 .net/2u *"_s0", 3 0, L_0000000002cb31b8;  1 drivers
L_0000000002cb3248 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000000008caf00_0 .net/2u *"_s12", 3 0, L_0000000002cb3248;  1 drivers
L_0000000002cb3290 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000000008cafa0_0 .net/2u *"_s18", 3 0, L_0000000002cb3290;  1 drivers
v00000000008cb180_0 .net *"_s2", 0 0, L_000000000090d9c0;  1 drivers
v00000000008cb2c0_0 .net *"_s20", 0 0, L_0000000002cfd010;  1 drivers
L_0000000002cb32d8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v00000000008cb360_0 .net/2u *"_s22", 3 0, L_0000000002cb32d8;  1 drivers
v00000000008cb4a0_0 .net *"_s24", 0 0, L_0000000002cfb710;  1 drivers
v00000000008cb540_0 .net *"_s26", 0 0, L_0000000000884580;  1 drivers
L_0000000002cb3320 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000000000090b7d0_0 .net/2u *"_s28", 3 0, L_0000000002cb3320;  1 drivers
v000000000090b910_0 .net *"_s30", 0 0, L_0000000002cfcbb0;  1 drivers
v000000000090ac90_0 .net *"_s32", 0 0, L_0000000000884740;  1 drivers
L_0000000002cb3368 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000090b230_0 .net/2u *"_s34", 3 0, L_0000000002cb3368;  1 drivers
v000000000090b870_0 .net *"_s36", 0 0, L_0000000002cfc430;  1 drivers
v000000000090b2d0_0 .net *"_s38", 0 0, L_0000000000884820;  1 drivers
L_0000000002cb33b0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000000000090be10_0 .net/2u *"_s40", 3 0, L_0000000002cb33b0;  1 drivers
v000000000090baf0_0 .net *"_s42", 0 0, L_0000000002cfc1b0;  1 drivers
v000000000090afb0_0 .net *"_s44", 0 0, L_0000000000884900;  1 drivers
L_0000000002cb33f8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v000000000090c1d0_0 .net/2u *"_s46", 3 0, L_0000000002cb33f8;  1 drivers
v000000000090b9b0_0 .net *"_s48", 0 0, L_0000000002cfc930;  1 drivers
v000000000090b0f0_0 .net *"_s50", 0 0, L_00000000008a7d00;  1 drivers
L_0000000002cb3440 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000000000090c630_0 .net/2u *"_s52", 3 0, L_0000000002cb3440;  1 drivers
v000000000090c810_0 .net *"_s54", 0 0, L_0000000002cfbe90;  1 drivers
v000000000090abf0_0 .net *"_s56", 0 0, L_00000000008a7f30;  1 drivers
L_0000000002cb3488 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000000000090ba50_0 .net/2u *"_s58", 3 0, L_0000000002cb3488;  1 drivers
L_0000000002cb3200 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000000000090add0_0 .net/2u *"_s6", 3 0, L_0000000002cb3200;  1 drivers
v000000000090b550_0 .net *"_s60", 0 0, L_0000000002cfc610;  1 drivers
v000000000090aab0_0 .net *"_s8", 0 0, L_0000000002cfb350;  1 drivers
v000000000090bf50_0 .var "state", 3 0;
L_000000000090d9c0 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb31b8;
L_0000000002cfb350 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3200;
L_0000000002cfc750 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3248;
L_0000000002cfd010 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3290;
L_0000000002cfb710 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb32d8;
L_0000000002cfcbb0 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3320;
L_0000000002cfc430 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3368;
L_0000000002cfc1b0 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb33b0;
L_0000000002cfc930 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb33f8;
L_0000000002cfbe90 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3440;
L_0000000002cfc610 .cmp/eq 4, v000000000090bf50_0, L_0000000002cb3488;
S_0000000000897ae0 .scope module, "test_data_register" "dr" 3 96, 9 1 0, S_000000000087cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 1 "CLOCKDR"
    .port_info 4 /INPUT 1 "CAPTUREDR"
    .port_info 5 /INPUT 1 "UPDATEDR"
    .port_info 6 /INPUT 1 "SHIFTDR"
    .port_info 7 /INPUT 4 "IO_REGISTER"
    .port_info 8 /OUTPUT 4 "IO_REGISTER_OUT"
    .port_info 9 /INPUT 4 "IO_CORE"
    .port_info 10 /INPUT 4 "IO_CORE_LOGIC"
    .port_info 11 /OUTPUT 4 "IO_CORE_OUT"
    .port_info 12 /OUTPUT 10 "BSR"
    .port_info 13 /OUTPUT 1 "BSR_TDO"
    .port_info 14 /OUTPUT 1 "ID_REG_TDO"
    .port_info 15 /OUTPUT 1 "USER_REG_TDO"
    .port_info 16 /INPUT 1 "BYPASS_SELECT"
    .port_info 17 /INPUT 1 "SAMPLE_SELECT"
    .port_info 18 /INPUT 1 "EXTEST_SELECT"
    .port_info 19 /INPUT 1 "INTEST_SELECT"
    .port_info 20 /INPUT 1 "RUNBIST_SELECT"
    .port_info 21 /INPUT 1 "CLAMP_SELECT"
    .port_info 22 /INPUT 1 "IDCODE_SELECT"
    .port_info 23 /INPUT 1 "USERCODE_SELECT"
    .port_info 24 /INPUT 1 "HIGHZ_SELECT"
P_00000000008ef2f0 .param/l "LSB" 1 9 43, C4<01>;
L_00000000008a85c0 .functor OR 1, v00000000008aeef0_0, v00000000008affd0_0, C4<0>, C4<0>;
v000000000090c6d0_0 .var "BSR", 9 0;
v000000000090bcd0_0 .var "BSR_TDO", 0 0;
v000000000090b190_0 .net "BYPASS_SELECT", 0 0, v00000000008aedb0_0;  alias, 1 drivers
v000000000090bb90_0 .net "CAPTUREDR", 0 0, v00000000008aeef0_0;  alias, 1 drivers
v000000000090c090_0 .net "CLAMP_SELECT", 0 0, v00000000008af850_0;  alias, 1 drivers
v000000000090af10_0 .net "CLOCKDR", 0 0, L_0000000002cfbb70;  alias, 1 drivers
v000000000090bd70_0 .net "ENABLE", 0 0, L_00000000008844a0;  alias, 1 drivers
v000000000090bc30_0 .net "EXTEST_SELECT", 0 0, v00000000008af8f0_0;  alias, 1 drivers
v000000000090beb0_0 .net "HIGHZ_SELECT", 0 0, v00000000008afa30_0;  alias, 1 drivers
v000000000090c770_0 .net "IDCODE_SELECT", 0 0, v00000000008afad0_0;  alias, 1 drivers
v000000000090bff0_0 .var "ID_REG", 7 0;
v000000000090b5f0_0 .var "ID_REG_COPY", 7 0;
v000000000090ab50_0 .var "ID_REG_TDO", 0 0;
v000000000090c8b0_0 .net "INTEST_SELECT", 0 0, v00000000008af030_0;  alias, 1 drivers
v000000000090b370_0 .net "IO_CORE", 3 0, v000000000090df60_0;  alias, 1 drivers
v000000000090b050_0 .net "IO_CORE_LOGIC", 3 0, L_0000000002cfbfd0;  alias, 1 drivers
v000000000090b410_0 .net "IO_CORE_OUT", 3 0, L_0000000002cfb7b0;  alias, 1 drivers
v000000000090c130_0 .net "IO_REGISTER", 3 0, v000000000090e8c0_0;  1 drivers
v000000000090b690_0 .net "IO_REGISTER_OUT", 3 0, L_0000000002cfc390;  alias, 1 drivers
v000000000090c270_0 .net "RUNBIST_SELECT", 0 0, v00000000008aee50_0;  alias, 1 drivers
v000000000090b730_0 .net "SAMPLE_SELECT", 0 0, v00000000008afc10_0;  alias, 1 drivers
v000000000090ad30_0 .net "SHIFTDR", 0 0, v00000000008affd0_0;  alias, 1 drivers
v000000000090c310_0 .net "TCK", 0 0, v000000000090dd80_0;  alias, 1 drivers
v000000000090b4b0_0 .net "TDI", 0 0, v000000000090db00_0;  alias, 1 drivers
v000000000090c3b0_0 .net "UPDATEDR", 0 0, L_0000000000884430;  alias, 1 drivers
v000000000090c450_0 .net "USERCODE_SELECT", 0 0, v00000000008b0c50_0;  alias, 1 drivers
v000000000090c4f0_0 .var "USER_REG", 7 0;
v000000000090c590_0 .var "USER_REG_COPY", 7 0;
v000000000090c950_0 .var "USER_REG_TDO", 0 0;
v000000000090ae70_0 .net *"_s0", 0 0, L_00000000008a85c0;  1 drivers
L_0000000002cb3518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000090dce0_0 .net/2u *"_s2", 0 0, L_0000000002cb3518;  1 drivers
E_00000000008ef730 .event posedge, v000000000090af10_0;
L_0000000002cfbb70 .functor MUXZ 1, L_0000000002cb3518, v000000000090dd80_0, L_00000000008a85c0, C4<>;
L_0000000002cfc390 .part v000000000090c6d0_0, 6, 4;
L_0000000002cfb7b0 .part v000000000090c6d0_0, 2, 4;
    .scope S_00000000008872f0;
T_2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000000000090bf50_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000000008872f0;
T_3 ;
    %wait E_00000000008ef770;
    %load/vec4 v000000000090bf50_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.19 ;
    %jmp T_3.17;
T_3.1 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.21 ;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.23 ;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.25 ;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.27 ;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.29 ;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.31 ;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.33 ;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.35 ;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.37 ;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.39 ;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.41 ;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.43 ;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.45 ;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.47;
T_3.46 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.47 ;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v00000000008ca460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v000000000090bf50_0, 0;
T_3.49 ;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008872f0;
T_4 ;
    %wait E_00000000008eec30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008caaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008cac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008cabe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008affd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008afd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008aeef0_0, 0;
    %load/vec4 v000000000090bf50_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008caaa0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008cac80_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008cabe0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008affd0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008aeef0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008afd50_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008872f0;
T_5 ;
    %wait E_00000000008eec30;
    %load/vec4 v000000000090bf50_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %store/vec4 v00000000008ca320_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000822d20;
T_6 ;
    %wait E_00000000008ef970;
    %load/vec4 v00000000008af530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008b0930_0;
    %load/vec4 v00000000008b0250_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008b0250_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000822d20;
T_7 ;
    %wait E_00000000008eee30;
    %load/vec4 v00000000008b0250_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000008af490_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000822d20;
T_8 ;
    %wait E_00000000008ef770;
    %load/vec4 v00000000008af5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008b0750_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000008b0bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000008b0250_0;
    %assign/vec4 v00000000008b0750_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000897ae0;
T_9 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v000000000090bff0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0000000000897ae0;
T_10 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v000000000090c4f0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0000000000897ae0;
T_11 ;
    %wait E_00000000008ef730;
    %load/vec4 v000000000090c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000090ad30_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v000000000090b4b0_0;
    %load/vec4 v000000000090b5f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v000000000090bff0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v000000000090b5f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000090c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000000000090ad30_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v000000000090b4b0_0;
    %load/vec4 v000000000090c590_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v000000000090c4f0_0;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v000000000090c590_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000897ae0;
T_12 ;
    %wait E_00000000008ef730;
    %load/vec4 v000000000090b730_0;
    %load/vec4 v000000000090ad30_0;
    %nor/r;
    %and;
    %load/vec4 v000000000090bb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000090c130_0;
    %load/vec4 v000000000090b370_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v000000000090c6d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000090bc30_0;
    %load/vec4 v000000000090ad30_0;
    %nor/r;
    %and;
    %load/vec4 v000000000090bb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000000000090c130_0;
    %load/vec4 v000000000090c6d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v000000000090c6d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000000000090c8b0_0;
    %load/vec4 v000000000090ad30_0;
    %nor/r;
    %and;
    %load/vec4 v000000000090bb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000000000090b050_0;
    %load/vec4 v000000000090b370_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v000000000090c6d0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000000000090ad30_0;
    %load/vec4 v000000000090b730_0;
    %load/vec4 v000000000090bc30_0;
    %or;
    %load/vec4 v000000000090c8b0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v000000000090b4b0_0;
    %load/vec4 v000000000090c6d0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000090c6d0_0, 0;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000897ae0;
T_13 ;
    %wait E_00000000008eec30;
    %load/vec4 v000000000090c6d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000000000090bcd0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000897ae0;
T_14 ;
    %wait E_00000000008eec30;
    %load/vec4 v000000000090b5f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000000000090ab50_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000897ae0;
T_15 ;
    %wait E_00000000008eec30;
    %load/vec4 v000000000090c590_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000000000090c950_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000822ea0;
T_16 ;
    %wait E_00000000008ef270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008aedb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008afc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008af8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008af030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008aee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008af850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008afad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b0c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008afa30_0, 0;
    %load/vec4 v00000000008afb70_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008aedb0_0, 0;
    %jmp T_16.10;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008aedb0_0, 0;
    %jmp T_16.10;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008afc10_0, 0;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008af8f0_0, 0;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008af030_0, 0;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008aee50_0, 0;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008af850_0, 0;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008afad0_0, 0;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b0c50_0, 0;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008afa30_0, 0;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000089a4f0;
T_17 ;
    %wait E_00000000008ef770;
    %load/vec4 v00000000008e0740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008e0100_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000008e11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000000008e0ce0_0;
    %assign/vec4 v00000000008e0100_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000089a4f0;
T_18 ;
    %wait E_00000000008eec30;
    %load/vec4 v00000000008e0100_0;
    %assign/vec4 v00000000008e0920_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000000000087cfd0;
T_19 ;
    %wait E_00000000008ef770;
    %load/vec4 v000000000090cf20_0;
    %load/vec4 v000000000090d6a0_0;
    %load/vec4 v000000000090d4c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000000000090cac0_0;
    %assign/vec4 v000000000090e8c0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000000000087cfd0;
T_20 ;
    %wait E_00000000008ef770;
    %load/vec4 v000000000090cf20_0;
    %load/vec4 v000000000090d560_0;
    %load/vec4 v000000000090d4c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000000000090e0a0_0;
    %assign/vec4 v000000000090df60_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000087cfd0;
T_21 ;
    %wait E_00000000008ef530;
    %load/vec4 v000000000090e6e0_0;
    %load/vec4 v000000000090e320_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000000000090cde0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %load/vec4 v000000000090d060_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v000000000090d100_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v000000000090cfc0_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v000000000090dba0_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v000000000090dba0_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v000000000090dba0_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v000000000090d060_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000000000090e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v000000000090e3c0_0;
    %assign/vec4 v000000000090d740_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000000000090d740_0, 0;
T_21.11 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000085c940;
T_22 ;
    %delay 5, 0;
    %load/vec4 v000000000090dd80_0;
    %inv;
    %assign/vec4 v000000000090dd80_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000000000085c940;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090db00_0, 0, 1;
    %wait E_00000000008ef770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090d920_0, 0, 1;
    %wait E_00000000008ef770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090d920_0, 0, 1;
    %wait E_00000000008ef770;
    %end;
    .thread T_23;
    .scope S_000000000085c940;
T_24 ;
    %pushi/vec4 5, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008eec30;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008e0060_0, 0, 4;
    %fork TD_ics_tb.command, S_0000000000862c30;
    %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v00000000008e10a0_0, 0, 8;
    %fork TD_ics_tb.data, S_0000000000862db0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000008e0060_0, 0, 4;
    %fork TD_ics_tb.command, S_0000000000862c30;
    %join;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v00000000008e10a0_0, 0, 8;
    %fork TD_ics_tb.data, S_0000000000862db0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000008e0060_0, 0, 4;
    %fork TD_ics_tb.command, S_0000000000862c30;
    %join;
    %pushi/vec4 111, 0, 8;
    %store/vec4 v00000000008e10a0_0, 0, 8;
    %fork TD_ics_tb.data, S_0000000000862db0;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000008e0060_0, 0, 4;
    %fork TD_ics_tb.command, S_0000000000862c30;
    %join;
    %pushi/vec4 111, 0, 8;
    %store/vec4 v00000000008e10a0_0, 0, 8;
    %fork TD_ics_tb.data, S_0000000000862db0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000008e0060_0, 0, 4;
    %fork TD_ics_tb.command, S_0000000000862c30;
    %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v00000000008e10a0_0, 0, 8;
    %fork TD_ics_tb.data, S_0000000000862db0;
    %join;
    %pushi/vec4 10, 0, 32;
T_24.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.3, 5;
    %jmp/1 T_24.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000008ef770;
    %jmp T_24.2;
T_24.3 ;
    %pop/vec4 1;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000000000085c940;
T_25 ;
    %vpi_call 2 108 "$dumpfile", "ics_tb.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars", 32'sb11111111111111111111111111111111, S_000000000085c940 {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/ics_tb.v";
    "../core/ics.v";
    "../core/bypass.v";
    "../core/core_logic.v";
    "../core/ir.v";
    "../core/state_decoder.v";
    "../core/tar_controller.v";
    "../core/dr.v";
