 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 08:43:32 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/OUT_Valid_reg/D (DFFRQX2M)                       0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_Valid_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: RegFile/memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][0]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][0]/Q (DFFRQX2M)                   0.58       0.58 f
  RegFile/REG1[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.58 f
  U0_ALU/B[0] (ALU_IN_Width8)                             0.00       0.58 f
  U0_ALU/sub_43/B[0] (ALU_IN_Width8_DW01_sub_0)           0.00       0.58 f
  U0_ALU/sub_43/U7/Y (INVX2M)                             0.09       0.67 r
  U0_ALU/sub_43/U6/Y (XNOR2X2M)                           0.05       0.72 f
  U0_ALU/sub_43/DIFF[0] (ALU_IN_Width8_DW01_sub_0)        0.00       0.72 f
  U0_ALU/U36/Y (AOI22X1M)                                 0.10       0.82 r
  U0_ALU/U35/Y (AOI31X2M)                                 0.09       0.91 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: RegFile/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG0[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/A[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U8/Y (BUFX2M)                                    0.22       0.71 f
  U0_ALU/U75/Y (AOI22X1M)                                 0.13       0.84 r
  U0_ALU/U73/Y (AOI21X2M)                                 0.08       0.91 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: RegFile/memory_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][6]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][6]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG0[6] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/A[6] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U9/Y (BUFX2M)                                    0.25       0.73 f
  U0_ALU/U70/Y (AOI22X1M)                                 0.14       0.87 r
  U0_ALU/U69/Y (AOI31X2M)                                 0.09       0.96 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       0.96 f
  data arrival time                                                  0.96

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U10/Y (BUFX2M)                                   0.24       0.72 f
  U0_ALU/U44/Y (AOI222X1M)                                0.17       0.90 r
  U0_ALU/U42/Y (AOI31X2M)                                 0.11       1.01 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: RegFile/memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][4]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][4]/Q (DFFRQX2M)                   0.56       0.56 f
  RegFile/REG1[4] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.56 f
  U0_ALU/B[4] (ALU_IN_Width8)                             0.00       0.56 f
  U0_ALU/U128/Y (INVX2M)                                  0.10       0.66 r
  U0_ALU/U125/Y (OAI21X2M)                                0.07       0.73 f
  U0_ALU/U60/Y (AOI221XLM)                                0.18       0.92 r
  U0_ALU/U57/Y (AOI31X2M)                                 0.12       1.04 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.04 f
  data arrival time                                                  1.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: RegFile/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][5]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][5]/Q (DFFRQX2M)                   0.56       0.56 f
  RegFile/REG1[5] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.56 f
  U0_ALU/B[5] (ALU_IN_Width8)                             0.00       0.56 f
  U0_ALU/U133/Y (INVX2M)                                  0.10       0.66 r
  U0_ALU/U130/Y (OAI21X2M)                                0.07       0.73 f
  U0_ALU/U64/Y (AOI221XLM)                                0.18       0.92 r
  U0_ALU/U61/Y (AOI31X2M)                                 0.12       1.04 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       1.04 f
  data arrival time                                                  1.04

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: RegFile/memory_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][2]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][2]/Q (DFFRQX2M)                   0.55       0.55 f
  RegFile/REG1[2] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.55 f
  U0_ALU/B[2] (ALU_IN_Width8)                             0.00       0.55 f
  U0_ALU/U143/Y (INVX2M)                                  0.12       0.67 r
  U0_ALU/U116/Y (OAI21X2M)                                0.08       0.75 f
  U0_ALU/U52/Y (AOI221XLM)                                0.18       0.94 r
  U0_ALU/U49/Y (AOI31X2M)                                 0.12       1.06 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: RegFile/memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][3]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][3]/Q (DFFRQX2M)                   0.55       0.55 f
  RegFile/REG1[3] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.55 f
  U0_ALU/B[3] (ALU_IN_Width8)                             0.00       0.55 f
  U0_ALU/U144/Y (INVX2M)                                  0.12       0.67 r
  U0_ALU/U121/Y (OAI21X2M)                                0.08       0.75 f
  U0_ALU/U56/Y (AOI221XLM)                                0.18       0.94 r
  U0_ALU/U53/Y (AOI31X2M)                                 0.12       1.06 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.06 f
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U15/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U17/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[2]/Q (DFFRQX1M)         0.57       0.57 f
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.18       0.75 r
  SYS_Cntroller/U19/Y (INVX2M)                            0.12       0.87 f
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.87 f
  U0_ALU/EN (ALU_IN_Width8)                               0.00       0.87 f
  U0_ALU/U27/Y (NAND2X2M)                                 0.16       1.03 r
  U0_ALU/U16/Y (OAI2BB1X2M)                               0.07       1.10 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[1]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[1]/QN (DFFRX1M)         0.40       0.40 r
  SYS_Cntroller/U7/Y (OAI22X1M)                           0.17       0.57 f
  SYS_Cntroller/FUN[1] (SYS_CTRL_D_Width8_Addr_Size4)     0.00       0.57 f
  U0_ALU/ALU_FUN[1] (ALU_IN_Width8)                       0.00       0.57 f
  U0_ALU/U91/Y (INVX2M)                                   0.13       0.71 r
  U0_ALU/U5/Y (NOR3X2M)                                   0.13       0.83 f
  U0_ALU/U68/Y (AOI222X1M)                                0.18       1.01 r
  U0_ALU/U65/Y (AOI31X2M)                                 0.11       1.12 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.12 f
  data arrival time                                                  1.12

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[7]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[7]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U121/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[7]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[7]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[4]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[4]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U118/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[4]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[4]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[7]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[7]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U125/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame2_reg[7]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[7]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[4]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[4]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U122/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame2_reg[4]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[4]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[0]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U114/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[0]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[0]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[6]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[6]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U124/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame2_reg[6]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[6]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[5]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[5]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U123/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame2_reg[5]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[5]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[6]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[6]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U120/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[6]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[6]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[5]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[5]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U119/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[5]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[5]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[3]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[3]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U117/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[3]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[3]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[2]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[2]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U116/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[2]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[2]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: SYS_Cntroller/Stored_Frame3_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame3_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame3_reg[1]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame3_reg[1]/QN (DFFRX1M)         0.35       0.35 r
  SYS_Cntroller/U115/Y (OAI22X1M)                         0.09       0.44 f
  SYS_Cntroller/Stored_Frame3_reg[1]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame3_reg[1]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: REF_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: REF_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  REF_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  REF_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)               0.46       0.46 f
  REF_RST_SYNC/sync_reg_reg[1]/D (DFFRQX1M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REF_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: Data_SYNC/en_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_SYNC/en_sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/en_sync_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  Data_SYNC/en_sync_reg_reg[0]/Q (DFFRQX2M)               0.46       0.46 f
  Data_SYNC/en_sync_reg_reg[1]/D (DFFRQX1M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/en_sync_reg_reg[1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[3]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[3]/QN (DFFRX1M)         0.36       0.36 r
  SYS_Cntroller/U112/Y (OAI22X1M)                         0.09       0.45 f
  SYS_Cntroller/Stored_Frame1_reg[3]/D (DFFRX1M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[3]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[7]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[7]/QN (DFFRX1M)         0.36       0.36 r
  SYS_Cntroller/U113/Y (OAI22X1M)                         0.10       0.46 f
  SYS_Cntroller/Stored_Frame1_reg[7]/D (DFFRX1M)          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[7]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ALU/OUT_Valid_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_Cntroller/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_Valid_reg/CK (DFFRQX2M)                      0.00       0.00 r
  U0_ALU/OUT_Valid_reg/Q (DFFRQX2M)                       0.37       0.37 r
  U0_ALU/OUT_Valid (ALU_IN_Width8)                        0.00       0.37 r
  SYS_Cntroller/OUT_Valid (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       0.37 r
  SYS_Cntroller/U129/Y (OAI211X2M)                        0.10       0.47 f
  SYS_Cntroller/current_state_reg[3]/D (DFFRQX1M)         0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[0]/QN (DFFRX1M)         0.40       0.40 r
  UART_FIFO/U0_FIFO_W/U6/Y (XNOR2X2M)                     0.08       0.49 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/D (DFFRQX1M)          0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: Data_SYNC/en_sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_SYNC/Pulse_FF_Out_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/en_sync_reg_reg[1]/CK (DFFRQX1M)              0.00       0.00 r
  Data_SYNC/en_sync_reg_reg[1]/Q (DFFRQX1M)               0.51       0.51 f
  Data_SYNC/Pulse_FF_Out_reg/D (DFFRQX1M)                 0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/Pulse_FF_Out_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[0]/QN (DFFRX1M)         0.40       0.40 r
  SYS_Cntroller/U111/Y (OAI22X1M)                         0.11       0.51 f
  SYS_Cntroller/Stored_Frame2_reg[0]/D (DFFRX1M)          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[0]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[2]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[2]/QN (DFFRX1M)         0.40       0.40 r
  SYS_Cntroller/U109/Y (OAI22X1M)                         0.11       0.51 f
  SYS_Cntroller/Stored_Frame2_reg[2]/D (DFFRX1M)          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[2]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[1]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[1]/QN (DFFRX1M)         0.40       0.40 r
  SYS_Cntroller/U108/Y (OAI22X1M)                         0.11       0.51 f
  SYS_Cntroller/Stored_Frame2_reg[1]/D (DFFRX1M)          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[1]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: SYS_Cntroller/Stored_Frame2_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame2_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame2_reg[3]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame2_reg[3]/QN (DFFRX1M)         0.43       0.43 r
  SYS_Cntroller/U110/Y (OAI22X1M)                         0.12       0.54 f
  SYS_Cntroller/Stored_Frame2_reg[3]/D (DFFRX1M)          0.00       0.54 f
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame2_reg[3]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[3]/Q (DFFRQX1M)         0.50       0.50 r
  UART_FIFO/U0_FIFO_W/U9/Y (XNOR2X2M)                     0.06       0.56 f
  UART_FIFO/U0_FIFO_W/Address_reg[3]/D (DFFRQX1M)         0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[3]/Q (DFFRQX1M)         0.56       0.56 f
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/D (DFFRQX1M)          0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[0]/QN (DFFRX1M)         0.38       0.38 f
  UART_FIFO/U0_FIFO_W/U19/Y (CLKXOR2X2M)                  0.18       0.56 f
  UART_FIFO/U0_FIFO_W/Address_reg[0]/D (DFFRX1M)          0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[2]/Q (DFFRQX1M)         0.54       0.54 r
  UART_FIFO/U0_FIFO_W/U8/Y (XNOR2X2M)                     0.07       0.61 f
  UART_FIFO/U0_FIFO_W/Address_reg[2]/D (DFFRQX1M)         0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[2]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ALU/OUT_Valid_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_Cntroller/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_Valid_reg/CK (DFFRQX2M)                      0.00       0.00 r
  U0_ALU/OUT_Valid_reg/Q (DFFRQX2M)                       0.47       0.47 f
  U0_ALU/OUT_Valid (ALU_IN_Width8)                        0.00       0.47 f
  SYS_Cntroller/OUT_Valid (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       0.47 f
  SYS_Cntroller/U126/Y (OAI2B11X2M)                       0.20       0.67 f
  SYS_Cntroller/current_state_reg[1]/D (DFFRQX1M)         0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/current_state_reg[1]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RegFile/memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[3][5]/CK (DFFSQX2M)                  0.00       0.00 r
  RegFile/memory_reg[3][5]/Q (DFFSQX2M)                   0.46       0.46 r
  RegFile/U237/Y (OAI2BB2X1M)                             0.16       0.62 r
  RegFile/memory_reg[3][5]/D (DFFSQX2M)                   0.00       0.62 r
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[3][5]/CK (DFFSQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_CLK_GATE/U0_TLATNCAX12M
            (gating element for clock REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[7]/CK (DFFRX1M)         0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[7]/QN (DFFRX1M)         0.36       0.36 r
  SYS_Cntroller/U49/Y (NOR2X2M)                           0.08       0.44 f
  SYS_Cntroller/U54/Y (NAND4X2M)                          0.11       0.56 r
  SYS_Cntroller/U36/Y (OAI211X2M)                         0.19       0.75 f
  SYS_Cntroller/Gate_En (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       0.75 f
  U_CLK_GATE/CLK_EN (CLK_GATE)                            0.00       0.75 f
  U_CLK_GATE/U0_TLATNCAX12M/E (TLATNCAX12M)               0.00       0.75 f
  data arrival time                                                  0.75

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_GATE/U0_TLATNCAX12M/CK (TLATNCAX12M)              0.00       0.10 r
  clock gating hold time                                  0.07       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[2]/Q (DFFRQX1M)         0.52       0.52 f
  SYS_Cntroller/U58/Y (INVX2M)                            0.07       0.60 r
  SYS_Cntroller/U38/Y (OAI22X1M)                          0.08       0.68 f
  SYS_Cntroller/Stored_Frame1_reg[2]/D (DFFRQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[2]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[1]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[1]/Q (DFFRQX1M)         0.52       0.52 f
  SYS_Cntroller/U98/Y (INVX2M)                            0.07       0.60 r
  SYS_Cntroller/U37/Y (OAI22X1M)                          0.08       0.68 f
  SYS_Cntroller/Stored_Frame1_reg[1]/D (DFFRQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[1]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[6]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[6]/Q (DFFRQX1M)         0.52       0.52 f
  SYS_Cntroller/U59/Y (INVX2M)                            0.08       0.60 r
  SYS_Cntroller/U41/Y (OAI22X1M)                          0.08       0.68 f
  SYS_Cntroller/Stored_Frame1_reg[6]/D (DFFRQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[6]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SYS_Cntroller/Stored_Frame1_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_Cntroller/Stored_Frame1_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/Stored_Frame1_reg[5]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/Stored_Frame1_reg[5]/Q (DFFRQX1M)         0.52       0.52 f
  SYS_Cntroller/U99/Y (INVX2M)                            0.08       0.60 r
  SYS_Cntroller/U40/Y (OAI22X1M)                          0.08       0.68 f
  SYS_Cntroller/Stored_Frame1_reg[5]/D (DFFRQX1M)         0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_Cntroller/Stored_Frame1_reg[5]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_FIFO/U0_FIFO_W/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U0_FIFO_W/Address_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U0_FIFO_W/Address_reg[0]/QN (DFFRX1M)         0.40       0.40 r
  UART_FIFO/U0_FIFO_W/U7/Y (NOR2X2M)                      0.08       0.48 f
  UART_FIFO/U0_FIFO_W/U18/Y (CLKXOR2X2M)                  0.20       0.69 f
  UART_FIFO/U0_FIFO_W/Address_reg[1]/D (DFFRQX1M)         0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U0_FIFO_W/Address_reg[1]/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Data_SYNC/Pulse_FF_Out_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_SYNC/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_SYNC/Pulse_FF_Out_reg/CK (DFFRQX1M)                0.00       0.00 r
  Data_SYNC/Pulse_FF_Out_reg/Q (DFFRQX1M)                 0.42       0.42 r
  Data_SYNC/U4/Y (NAND2BX2M)                              0.17       0.59 r
  Data_SYNC/U3/Y (INVX2M)                                 0.10       0.69 f
  Data_SYNC/enable_pulse_d_reg/D (DFFRQX1M)               0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_SYNC/enable_pulse_d_reg/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U74/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U73/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U72/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U71/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U70/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U69/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U68/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U67/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][7]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][7]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U197/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][7]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][6]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][6]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U196/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][6]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][5]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][5]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U195/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][5]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][4]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][4]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U194/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][4]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][3]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][3]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U193/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][2]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][2]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U192/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][1]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][1]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U191/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][1]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[14][0]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[14][0]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U190/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[14][0]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[14][0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][7]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][7]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U151/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][7]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][6]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][6]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U150/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][6]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][5]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][5]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U149/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][5]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][4]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][4]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U148/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][4]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][3]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][3]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U147/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][2]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][2]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U146/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][1]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][1]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U145/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][1]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[10][0]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[10][0]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U144/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[10][0]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[10][0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][7]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U189/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][7]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][6]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][6]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U188/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][6]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][5]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][5]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U187/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][5]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][4]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][4]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U186/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][4]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][3]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][3]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U185/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][3]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][2]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][2]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U184/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][1]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U183/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[6][0]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[6][0]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U182/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[6][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[6][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U78/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U77/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U76/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/Q (DFFRQX2M)     0.38       0.38 r
  UART_FIFO/U4_FIFO_MEM/U75/Y (OAI2BB2X1M)                0.15       0.53 r
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][7]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][7]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U175/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][7]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][6]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][6]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U174/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][6]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][5]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][5]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U173/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][5]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][4]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][4]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U172/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][4]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][3]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][3]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U171/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][2]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][2]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U170/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][1]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][1]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U169/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][1]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[13][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[13][0]/CK (DFFRQX2M)                 0.00       0.00 r
  RegFile/memory_reg[13][0]/Q (DFFRQX2M)                  0.38       0.38 r
  RegFile/U168/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[13][0]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[13][0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][7]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U221/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][7]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][6]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][6]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U220/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][6]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][5]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][5]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U219/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][5]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][4]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][4]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U218/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][4]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][3]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][3]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U217/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][3]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][2]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][2]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U216/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][1]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U215/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[9][0]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[9][0]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U214/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[9][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[9][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][7]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U143/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][7]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][6]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][6]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U142/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][6]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][5]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][5]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U141/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][5]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][4]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][4]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U140/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][4]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][3]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][3]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U139/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][3]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][2]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][2]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U138/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][2]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][1]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U137/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][1]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile/memory_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[5][0]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[5][0]/Q (DFFRQX2M)                   0.38       0.38 r
  RegFile/U136/Y (OAI2BB2X1M)                             0.15       0.53 r
  RegFile/memory_reg[5][0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile/memory_reg[5][0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_RX_ClkDiv/Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[1]/QN (DFFRX1M)                0.33       0.33 r
  UART_RX_ClkDiv/U16/Y (OAI32X1M)                         0.09       0.41 f
  UART_RX_ClkDiv/Count_reg[2]/D (DFFRX1M)                 0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: UART_RX_ClkDiv/New_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00       0.00 r
  UART_RX_ClkDiv/New_clk_reg/QN (DFFSX1M)                 0.38       0.38 r
  UART_RX_ClkDiv/U17/Y (OAI21X2M)                         0.08       0.46 f
  UART_RX_ClkDiv/New_clk_reg/D (DFFSX1M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: UART_RX_ClkDiv/Flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX_ClkDiv/Flag_reg/QN (DFFRX1M)                    0.36       0.36 r
  UART_RX_ClkDiv/U24/Y (OAI32X1M)                         0.09       0.45 f
  UART_RX_ClkDiv/Flag_reg/D (DFFRX1M)                     0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_TX_ClkDiv/New_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00       0.00 r
  UART_TX_ClkDiv/New_clk_reg/QN (DFFSX1M)                 0.36       0.36 r
  UART_TX_ClkDiv/U17/Y (MXI2X1M)                          0.10       0.46 f
  UART_TX_ClkDiv/New_clk_reg/D (DFFSX1M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: UART_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  UART_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)              0.46       0.46 f
  UART_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)              0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[0]/Q (DFFRX1M)                 0.52       0.52 r
  UART_RX_ClkDiv/U22/Y (NOR2X2M)                          0.05       0.56 f
  UART_RX_ClkDiv/Count_reg[0]/D (DFFRX1M)                 0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_RX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[0]/QN (DFFRX1M)                0.40       0.40 r
  UART_RX_ClkDiv/U21/Y (CLKXOR2X2M)                       0.18       0.58 r
  UART_RX_ClkDiv/U20/Y (NOR2X2M)                          0.04       0.61 f
  UART_RX_ClkDiv/Count_reg[1]/D (DFFRX1M)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_TX_ClkDiv/Flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00       0.00 r
  UART_TX_ClkDiv/Flag_reg/Q (DFFRX1M)                     0.54       0.54 f
  UART_TX_ClkDiv/U20/Y (MXI2X1M)                          0.11       0.65 r
  UART_TX_ClkDiv/U19/Y (NOR2X1M)                          0.06       0.71 f
  UART_TX_ClkDiv/Flag_reg/D (DFFRX1M)                     0.00       0.71 f
  data arrival time                                                  0.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: UART_TX_ClkDiv/Count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[4]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[4]/Q (DFFRX1M)                 0.50       0.50 r
  UART_TX_ClkDiv/add_73/A[4] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.50 r
  UART_TX_ClkDiv/add_73/U1_1_4/S (ADDHX1M)                0.09       0.59 f
  UART_TX_ClkDiv/add_73/SUM[4] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.59 f
  UART_TX_ClkDiv/U25/Y (NOR2BX1M)                         0.15       0.74 f
  UART_TX_ClkDiv/Count_reg[4]/D (DFFRX1M)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[4]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: UART_TX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[0]/Q (DFFRX1M)                 0.53       0.53 r
  UART_TX_ClkDiv/add_73/A[0] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.53 r
  UART_TX_ClkDiv/add_73/U1_1_1/S (ADDHX1M)                0.06       0.60 f
  UART_TX_ClkDiv/add_73/SUM[1] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.60 f
  UART_TX_ClkDiv/U28/Y (NOR2BX1M)                         0.15       0.75 f
  UART_TX_ClkDiv/Count_reg[1]/D (DFFRX1M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: UART_TX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[0]/Q (DFFRX1M)                 0.53       0.53 r
  UART_TX_ClkDiv/add_73/A[0] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.53 r
  UART_TX_ClkDiv/add_73/U2/Y (CLKINVX1M)                  0.07       0.60 f
  UART_TX_ClkDiv/add_73/SUM[0] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.60 f
  UART_TX_ClkDiv/U29/Y (NOR2BX1M)                         0.16       0.76 f
  UART_TX_ClkDiv/Count_reg[0]/D (DFFRX1M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: UART_TX_ClkDiv/Count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[5]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[5]/Q (DFFRX1M)                 0.52       0.52 r
  UART_TX_ClkDiv/add_73/A[5] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.52 r
  UART_TX_ClkDiv/add_73/U1_1_5/S (ADDHX1M)                0.10       0.61 f
  UART_TX_ClkDiv/add_73/SUM[5] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.61 f
  UART_TX_ClkDiv/U24/Y (NOR2BX1M)                         0.15       0.76 f
  UART_TX_ClkDiv/Count_reg[5]/D (DFFRX1M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[5]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: UART_TX_ClkDiv/Count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[3]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[3]/Q (DFFRX1M)                 0.54       0.54 r
  UART_TX_ClkDiv/add_73/A[3] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.54 r
  UART_TX_ClkDiv/add_73/U1_1_3/S (ADDHX1M)                0.10       0.64 f
  UART_TX_ClkDiv/add_73/SUM[3] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.64 f
  UART_TX_ClkDiv/U26/Y (NOR2BX1M)                         0.15       0.79 f
  UART_TX_ClkDiv/Count_reg[3]/D (DFFRX1M)                 0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[3]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/add_73/A[2] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.56 r
  UART_TX_ClkDiv/add_73/U1_1_2/S (ADDHX1M)                0.11       0.67 f
  UART_TX_ClkDiv/add_73/SUM[2] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.67 f
  UART_TX_ClkDiv/U27/Y (NOR2BX1M)                         0.15       0.82 f
  UART_TX_ClkDiv/Count_reg[2]/D (DFFRX1M)                 0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: UART_TX_ClkDiv/Count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[6]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[6]/Q (DFFRX1M)                 0.51       0.51 f
  UART_TX_ClkDiv/add_73/A[6] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.51 f
  UART_TX_ClkDiv/add_73/U1/Y (CLKXOR2X2M)                 0.22       0.73 f
  UART_TX_ClkDiv/add_73/SUM[6] (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                                          0.00       0.73 f
  UART_TX_ClkDiv/U23/Y (NOR2BX1M)                         0.16       0.88 f
  UART_TX_ClkDiv/Count_reg[6]/D (DFFRX1M)                 0.00       0.88 f
  data arrival time                                                  0.88

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_ClkDiv/Count_reg[6]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: UART_RX/U6/Stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U6/Stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_RX/U6/Stp_err_reg/CK (DFFRX1M)      0.00       0.00 r
  UART_RX/U6/Stp_err_reg/QN (DFFRX1M)      0.32       0.32 r
  UART_RX/U6/U3/Y (OAI32X1M)               0.08       0.39 f
  UART_RX/U6/Stp_err_reg/D (DFFRX1M)       0.00       0.39 f
  data arrival time                                   0.39

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_RX/U6/Stp_err_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: UART_RX/U2/P_out_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[1]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[1]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U9/Y (OAI22X1M)                              0.07       0.41 f
  UART_RX/U2/P_out_reg[1]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[1]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U2/P_out_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[5]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[5]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U13/Y (OAI22X1M)                             0.07       0.41 f
  UART_RX/U2/P_out_reg[5]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[5]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U2/P_out_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[4]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[4]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U12/Y (OAI22X1M)                             0.07       0.41 f
  UART_RX/U2/P_out_reg[4]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[4]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U2/P_out_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[3]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[3]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U11/Y (OAI22X1M)                             0.07       0.41 f
  UART_RX/U2/P_out_reg[3]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[3]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U2/P_out_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[2]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U10/Y (OAI22X1M)                             0.07       0.41 f
  UART_RX/U2/P_out_reg[2]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[2]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U2/P_out_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[6]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[6]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U14/Y (OAI22X1M)                             0.07       0.41 f
  UART_RX/U2/P_out_reg[6]/D (DFFRX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[6]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX/U4/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Data_Valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U4/par_err_reg/CK (DFFRQX2M)                    0.00       0.00 r
  UART_RX/U4/par_err_reg/Q (DFFRQX2M)                     0.39       0.39 r
  UART_RX/U4/par_err (Parity_Check_Data_Width8)           0.00       0.39 r
  UART_RX/U7/Par_err (RX_FSM_Data_Width8)                 0.00       0.39 r
  UART_RX/U7/U84/Y (NOR3BX1M)                             0.06       0.45 f
  UART_RX/U7/Data_Valid_reg/D (DFFRQX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/Data_Valid_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RX/U2/P_out_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[7]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[7]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U21/Y (OAI2BB2X1M)                           0.10       0.44 f
  UART_RX/U2/P_out_reg[7]/D (DFFRX1M)                     0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[7]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RX/U2/P_out_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[1]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[1]/QN (DFFRX1M)                    0.34       0.34 r
  UART_RX/U2/U26/Y (OAI2BB2X1M)                           0.10       0.44 f
  UART_RX/U2/P_out_reg[0]/D (DFFRQX2M)                    0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U2/P_out_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_RX/U7/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[2]/Q (DFFRQX2M)            0.38       0.38 r
  UART_RX/U7/U35/Y (OAI21X1M)                             0.08       0.46 f
  UART_RX/U7/current_state_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/current_state_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX/U2/N_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_RX/U2/N_reg[3]/CK (DFFRX1M)         0.00       0.00 r
  UART_RX/U2/N_reg[3]/QN (DFFRX1M)         0.38       0.38 r
  UART_RX/U2/U18/Y (OAI21X2M)              0.09       0.47 f
  UART_RX/U2/N_reg[3]/D (DFFRX1M)          0.00       0.47 f
  data arrival time                                   0.47

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_RX/U2/N_reg[3]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: UART_RX/U2/N_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_RX/U2/N_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  UART_RX/U2/N_reg[0]/Q (DFFRQX2M)         0.41       0.41 r
  UART_RX/U2/U8/Y (OAI22X1M)               0.09       0.49 f
  UART_RX/U2/N_reg[0]/D (DFFRQX2M)         0.00       0.49 f
  data arrival time                                   0.49

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_RX/U2/N_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: UART_RX/U3/Bit_Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[2]/Q (DFFRQX2M)                0.41       0.41 r
  UART_RX/U3/U13/Y (OAI32X1M)                             0.10       0.51 f
  UART_RX/U3/Bit_Count_reg[2]/D (DFFRQX2M)                0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Bit_Count_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_RX/U3/Bit_Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[1]/Q (DFFRQX2M)                0.42       0.42 r
  UART_RX/U3/U20/Y (OAI22X1M)                             0.09       0.51 f
  UART_RX/U3/Bit_Count_reg[1]/D (DFFRQX2M)                0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Bit_Count_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_RX/U4/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U4/par_err_reg/CK (DFFRQX2M)                    0.00       0.00 r
  UART_RX/U4/par_err_reg/Q (DFFRQX2M)                     0.39       0.39 r
  UART_RX/U4/par_err (Parity_Check_Data_Width8)           0.00       0.39 r
  UART_RX/U7/Par_err (RX_FSM_Data_Width8)                 0.00       0.39 r
  UART_RX/U7/U67/Y (AND2X1M)                              0.14       0.53 r
  UART_RX/U7/Parity_Error_reg/D (DFFRHQX2M)               0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/Parity_Error_reg/CK (DFFRHQX2M)              0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_RX/U4/Calc_parity_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U4/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U4/Calc_parity_reg/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/U4/Calc_parity_reg/Q (DFFRQX2M)                 0.37       0.37 r
  UART_RX/U4/U5/Y (XNOR2X2M)                              0.10       0.47 r
  UART_RX/U4/U4/Y (OAI31X1M)                              0.09       0.56 f
  UART_RX/U4/par_err_reg/D (DFFRQX2M)                     0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U4/par_err_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_RX/U3/Bit_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[0]/Q (DFFRQX2M)                0.46       0.46 r
  UART_RX/U3/U12/Y (OAI32X1M)                             0.11       0.57 f
  UART_RX/U3/Bit_Count_reg[0]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Bit_Count_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: UART_RX/U3/Bit_Count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[3]/Q (DFFRQX2M)                0.44       0.44 r
  UART_RX/U3/Bit_Count[3] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.44 r
  UART_RX/U7/Bit_Count[3] (RX_FSM_Data_Width8)            0.00       0.44 r
  UART_RX/U7/U50/Y (OAI211X1M)                            0.13       0.57 f
  UART_RX/U7/current_state_reg[0]/D (DFFRQX2M)            0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/current_state_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: UART_RX/U1/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U1/Samples_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/U1/Samples_reg[2]/Q (DFFRQX2M)                  0.47       0.47 f
  UART_RX/U1/U25/Y (CLKNAND2X2M)                          0.06       0.52 r
  UART_RX/U1/U16/Y (MXI2X1M)                              0.08       0.60 f
  UART_RX/U1/Samples_reg[2]/D (DFFRQX2M)                  0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U1/Samples_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_RX/U1/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U1/Samples_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/U1/Samples_reg[1]/Q (DFFRQX2M)                  0.48       0.48 f
  UART_RX/U1/U35/Y (CLKNAND2X2M)                          0.06       0.54 r
  UART_RX/U1/U26/Y (MXI2X1M)                              0.07       0.61 f
  UART_RX/U1/Samples_reg[1]/D (DFFRQX2M)                  0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U1/Samples_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_RX/U1/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U1/Samples_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/U1/Samples_reg[0]/Q (DFFRQX2M)                  0.48       0.48 f
  UART_RX/U1/U45/Y (CLKNAND2X2M)                          0.06       0.54 r
  UART_RX/U1/U36/Y (MXI2X1M)                              0.07       0.61 f
  UART_RX/U1/Samples_reg[0]/D (DFFRQX2M)                  0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U1/Samples_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_RX/U1/Sampeld_Bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U5/Str_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U1/Sampeld_Bit_reg/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/U1/Sampeld_Bit_reg/Q (DFFRQX2M)                 0.49       0.49 f
  UART_RX/U1/Sampeld_Bit (Data_Sampling)                  0.00       0.49 f
  UART_RX/U5/Start_bit (Start_Check)                      0.00       0.49 f
  UART_RX/U5/U3/Y (AND2X2M)                               0.14       0.63 f
  UART_RX/U5/Str_err_reg/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U5/Str_err_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_RX/U3/Bit_Count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[3]/Q (DFFRQX2M)                0.51       0.51 f
  UART_RX/U3/U17/Y (INVX2M)                               0.08       0.59 r
  UART_RX/U3/U15/Y (OAI22X1M)                             0.05       0.64 f
  UART_RX/U3/Bit_Count_reg[3]/D (DFFRQX2M)                0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Bit_Count_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/U3/Bit_Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Bit_Count_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/U3/Bit_Count_reg[2]/Q (DFFRQX2M)                0.41       0.41 r
  UART_RX/U3/Bit_Count[2] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.41 r
  UART_RX/U7/Bit_Count[2] (RX_FSM_Data_Width8)            0.00       0.41 r
  UART_RX/U7/U54/Y (NOR4X1M)                              0.08       0.49 f
  UART_RX/U7/U53/Y (CLKNAND2X2M)                          0.08       0.56 r
  UART_RX/U7/U32/Y (OAI32X1M)                             0.08       0.65 f
  UART_RX/U7/current_state_reg[2]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/U2/N_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_RX/U2/N_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  UART_RX/U2/N_reg[2]/Q (DFFRQX2M)         0.50       0.50 f
  UART_RX/U2/U24/Y (AOI32X1M)              0.12       0.61 r
  UART_RX/U2/U23/Y (INVX2M)                0.04       0.66 f
  UART_RX/U2/N_reg[2]/D (DFFRQX2M)         0.00       0.66 f
  data arrival time                                   0.66

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_RX/U2/N_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: UART_RX/U4/Calc_parity_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U4/Calc_parity_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U4/Calc_parity_reg/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/U4/Calc_parity_reg/Q (DFFRQX2M)                 0.47       0.47 f
  UART_RX/U4/U9/Y (OAI2BB2X1M)                            0.19       0.66 f
  UART_RX/U4/Calc_parity_reg/D (DFFRQX2M)                 0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U4/Calc_parity_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_RX/U2/N_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_RX/U2/N_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  UART_RX/U2/N_reg[0]/Q (DFFRQX2M)         0.41       0.41 r
  UART_RX/U2/U22/Y (OA21X2M)               0.18       0.58 r
  UART_RX/U2/U16/Y (OAI2BB2X1M)            0.08       0.66 f
  UART_RX/U2/N_reg[1]/D (DFFRQX2M)         0.00       0.66 f
  data arrival time                                   0.66

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_RX/U2/N_reg[1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: UART_RX/U6/Stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U6/Stp_err_reg/CK (DFFRX1M)                     0.00       0.00 r
  UART_RX/U6/Stp_err_reg/Q (DFFRX1M)                      0.49       0.49 r
  UART_RX/U6/Stp_err (Stop_Check)                         0.00       0.49 r
  UART_RX/U7/Stop_err (RX_FSM_Data_Width8)                0.00       0.49 r
  UART_RX/U7/U66/Y (AND2X1M)                              0.14       0.63 r
  UART_RX/U7/Stop_Error_reg/D (DFFRHQX1M)                 0.00       0.63 r
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U7/Stop_Error_reg/CK (DFFRHQX1M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.51       0.51 r
  UART_RX/U3/U27/S (ADDHX1M)                              0.08       0.59 f
  UART_RX/U3/U7/Y (AND2X2M)                               0.14       0.73 f
  UART_RX/U3/Edge_Count_reg[1]/D (DFFRQX2M)               0.00       0.73 f
  data arrival time                                                  0.73

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: UART_RX/U3/Edge_Count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[4]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[4]/Q (DFFRQX2M)               0.48       0.48 r
  UART_RX/U3/U29/S (ADDHX1M)                              0.12       0.61 f
  UART_RX/U3/U10/Y (AND2X2M)                              0.13       0.74 f
  UART_RX/U3/Edge_Count_reg[4]/D (DFFRQX2M)               0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.51       0.51 r
  UART_RX/U3/U41/Y (CLKINVX1M)                            0.09       0.60 f
  UART_RX/U3/U22/Y (AND2X2M)                              0.14       0.74 f
  UART_RX/U3/Edge_Count_reg[0]/D (DFFRQX2M)               0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: UART_RX/U3/Edge_Count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[3]/Q (DFFRQX2M)               0.49       0.49 r
  UART_RX/U3/U26/S (ADDHX1M)                              0.13       0.61 f
  UART_RX/U3/U9/Y (AND2X2M)                               0.13       0.74 f
  UART_RX/U3/Edge_Count_reg[3]/D (DFFRQX2M)               0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: UART_RX/U3/Edge_Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[2]/Q (DFFRQX2M)               0.49       0.49 r
  UART_RX/U3/U25/S (ADDHX1M)                              0.13       0.61 f
  UART_RX/U3/U8/Y (AND2X2M)                               0.13       0.74 f
  UART_RX/U3/Edge_Count_reg[2]/D (DFFRQX2M)               0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: UART_RX/U1/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Sampeld_Bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U1/Samples_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/U1/Samples_reg[2]/Q (DFFRQX2M)                  0.47       0.47 f
  UART_RX/U1/U48/Y (OAI21X1M)                             0.06       0.53 r
  UART_RX/U1/U47/Y (AOI21BX1M)                            0.22       0.75 f
  UART_RX/U1/Sampeld_Bit_reg/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U1/Sampeld_Bit_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: UART_RX/U3/Edge_Count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[5]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[5]/Q (DFFRQX2M)               0.54       0.54 f
  UART_RX/U3/U42/Y (CLKXOR2X2M)                           0.24       0.78 f
  UART_RX/U3/U21/Y (AND2X2M)                              0.14       0.91 f
  UART_RX/U3/Edge_Count_reg[5]/D (DFFRQX2M)               0.00       0.91 f
  data arrival time                                                  0.91

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/U3/Edge_Count_reg[5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: UART_RX/U7/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Parity_Error_reg/CK (DFFRHQX2M)              0.00       0.00 r
  UART_RX/U7/Parity_Error_reg/Q (DFFRHQX2M)               0.51       0.51 f
  UART_RX/U7/Parity_Error (RX_FSM_Data_Width8)            0.00       0.51 f
  UART_RX/Paerity_Error (UART_RX_TOP_Data_Width8)         0.00       0.51 f
  parity_error (out)                                      0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                       54.67


  Startpoint: UART_RX/U7/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Stop_Error_reg/CK (DFFRHQX1M)                0.00       0.00 r
  UART_RX/U7/Stop_Error_reg/Q (DFFRHQX1M)                 0.23       0.23 f
  UART_RX/U7/U3/Y (INVXLM)                                0.09       0.32 r
  UART_RX/U7/U4/Y (INVX2M)                                0.30       0.62 f
  UART_RX/U7/Stop_Error (RX_FSM_Data_Width8)              0.00       0.62 f
  UART_RX/Stop_Error (UART_RX_TOP_Data_Width8)            0.00       0.62 f
  framing_error (out)                                     0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                       54.78


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_TX/U4_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/Basy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[0]/Q (DFFRQX2M)        0.38       0.38 r
  UART_TX/U4_FSM/U12/Y (OAI21X2M)                         0.07       0.45 f
  UART_TX/U4_FSM/Basy_reg/D (DFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U4_FSM/Basy_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_TX/U4_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[1]/Q (DFFRQX2M)        0.38       0.38 r
  UART_TX/U4_FSM/U6/Y (OAI22X1M)                          0.08       0.46 f
  UART_TX/U4_FSM/current_state_reg[0]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U4_FSM/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[3]/Q (DFFRQX2M)         0.41       0.41 r
  UART_FIFO/U2_FIFO_R/U16/Y (XNOR2X2M)                    0.06       0.47 f
  UART_FIFO/U2_FIFO_R/Address_reg[3]/D (DFFRQX2M)         0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_TX/U4_FSM/Basy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/Basy_reg/CK (DFFRQX2M)                   0.00       0.00 r
  UART_TX/U4_FSM/Basy_reg/Q (DFFRQX2M)                    0.47       0.47 f
  UART_TX/U4_FSM/Basy (FSM)                               0.00       0.47 f
  UART_TX/busy (UART_TOP)                                 0.00       0.47 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.47 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[0]/QN (DFFRX1M)         0.39       0.39 r
  UART_FIFO/U2_FIFO_R/U5/Y (XNOR2X2M)                     0.08       0.48 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/D (DFFRQX2M)          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_TX/U4_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[2]/Q (DFFRQX2M)        0.43       0.43 r
  UART_TX/U4_FSM/U10/Y (AOI21X2M)                         0.07       0.49 f
  UART_TX/U4_FSM/current_state_reg[1]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U4_FSM/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_TX/U3_Serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3_Serializer/counter_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  UART_TX/U3_Serializer/U17/Y (OAI2BB2X1M)                0.09       0.49 f
  UART_TX/U3_Serializer/counter_reg[0]/D (DFFRQX2M)       0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/counter_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_TX/U3_Serializer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3_Serializer/counter_reg[2]/Q (DFFRQX2M)       0.41       0.41 r
  UART_TX/U3_Serializer/U15/Y (OAI2BB2X1M)                0.09       0.50 f
  UART_TX/U3_Serializer/counter_reg[2]/D (DFFRQX2M)       0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/counter_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[3]/Q (DFFRQX2M)         0.50       0.50 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/D (DFFRQX2M)          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[0]/QN (DFFRX1M)         0.37       0.37 f
  UART_FIFO/U2_FIFO_R/U19/Y (CLKXOR2X2M)                  0.18       0.55 f
  UART_FIFO/U2_FIFO_R/Address_reg[0]/D (DFFRX1M)          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U1_MUX_4x1/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[0]/Q (DFFRQX2M)      0.37       0.37 r
  UART_TX/U3_Serializer/Out_Data (Serializer_1byte)       0.00       0.37 r
  UART_TX/U1_MUX_4x1/input_3 (MUX_4x1)                    0.00       0.37 r
  UART_TX/U1_MUX_4x1/U5/Y (AOI22X1M)                      0.08       0.44 f
  UART_TX/U1_MUX_4x1/U3/Y (OAI2B2X1M)                     0.10       0.55 r
  UART_TX/U1_MUX_4x1/OUT_reg/D (DFFSQX2M)                 0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U1_MUX_4x1/OUT_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3_Serializer/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3_Serializer/counter_reg[1]/Q (DFFRQX2M)       0.38       0.38 r
  UART_TX/U3_Serializer/U36/Y (INVX2M)                    0.07       0.45 f
  UART_TX/U3_Serializer/U7/Y (NAND3X2M)                   0.09       0.55 r
  UART_TX/U3_Serializer/U6/Y (OAI21X2M)                   0.05       0.59 f
  UART_TX/U3_Serializer/counter_reg[1]/D (DFFRQX2M)       0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/counter_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_TX/U4_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[0]/Q (DFFRQX2M)        0.38       0.38 r
  UART_TX/U4_FSM/U8/Y (INVX2M)                            0.07       0.46 f
  UART_TX/U4_FSM/U14/Y (AOI2B1X1M)                        0.09       0.55 r
  UART_TX/U4_FSM/U13/Y (NOR2BX2M)                         0.05       0.60 f
  UART_TX/U4_FSM/current_state_reg[2]/D (DFFRQX2M)        0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/counter_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3_Serializer/counter_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  UART_TX/U3_Serializer/U13/Y (OAI21X2M)                  0.07       0.55 r
  UART_TX/U3_Serializer/U12/Y (OAI211X2M)                 0.06       0.60 f
  UART_TX/U3_Serializer/counter_reg[3]/D (DFFRQX2M)       0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/counter_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[6]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U32/Y (OAI2BB1X2M)                0.15       0.61 f
  UART_TX/U3_Serializer/S_R_Data_reg[6]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[5]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U30/Y (OAI2BB1X2M)                0.15       0.61 f
  UART_TX/U3_Serializer/S_R_Data_reg[5]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[4]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U28/Y (OAI2BB1X2M)                0.15       0.61 f
  UART_TX/U3_Serializer/S_R_Data_reg[4]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[3]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U26/Y (OAI2BB1X2M)                0.15       0.61 f
  UART_TX/U3_Serializer/S_R_Data_reg[3]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[2]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U24/Y (OAI2BB1X2M)                0.15       0.61 f
  UART_TX/U3_Serializer/S_R_Data_reg[2]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[0]/QN (DFFRX1M)         0.39       0.39 r
  UART_FIFO/U2_FIFO_R/U12/Y (NOR2X2M)                     0.08       0.47 f
  UART_FIFO/U2_FIFO_R/U14/Y (NAND2X2M)                    0.07       0.54 r
  UART_FIFO/U2_FIFO_R/U13/Y (XNOR2X2M)                    0.09       0.63 f
  UART_FIFO/U2_FIFO_R/Address_reg[2]/D (DFFRQX2M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[1]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U22/Y (OAI2BB1X2M)                0.17       0.63 f
  UART_TX/U3_Serializer/S_R_Data_reg[1]/D (DFFRQX2M)      0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[0]/Q (DFFRQX2M)      0.46       0.46 f
  UART_TX/U3_Serializer/U20/Y (OAI2BB1X2M)                0.17       0.63 f
  UART_TX/U3_Serializer/S_R_Data_reg[0]/D (DFFRQX2M)      0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U16/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U11/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U15/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U3_Serializer/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3_Serializer/counter_reg[1]/Q (DFFRQX2M)       0.38       0.38 r
  UART_TX/U3_Serializer/U16/Y (NOR3X2M)                   0.07       0.45 f
  UART_TX/U3_Serializer/U19/Y (AOI32X1M)                  0.15       0.60 r
  UART_TX/U3_Serializer/U18/Y (INVX2M)                    0.04       0.64 f
  UART_TX/U3_Serializer/ser_done_reg/D (DFFRQX2M)         0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/ser_done_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U10/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U14/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U12/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  UART_TX/U2_Parity_Calc/U13/Y (AO2B2X2M)                 0.13       0.50 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/D (DFFRQX2M)       0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX/U3_Serializer/S_R_Data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (DFFRQX2M)     0.00       0.00 r
  UART_TX/U3_Serializer/S_R_Data_reg[7]/Q (DFFRQX2M)      0.37       0.37 r
  UART_TX/U3_Serializer/U34/Y (AO22X1M)                   0.14       0.51 r
  UART_TX/U3_Serializer/S_R_Data_reg[7]/D (DFFRQX2M)      0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/Q (DFFRQX2M)       0.38       0.38 r
  UART_TX/U2_Parity_Calc/U17/Y (AO2B2X2M)                 0.13       0.51 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/D (DFFRQX2M)       0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_TX/U4_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[2]/Q (DFFRQX2M)        0.43       0.43 r
  UART_TX/U4_FSM/U10/Y (AOI21X2M)                         0.07       0.49 f
  UART_TX/U4_FSM/Parity_Calc_En (FSM)                     0.00       0.49 f
  UART_TX/U2_Parity_Calc/Parity_Calc_En (Parity_Calc)     0.00       0.49 f
  UART_TX/U2_Parity_Calc/U8/Y (NAND2BX2M)                 0.07       0.56 r
  UART_TX/U2_Parity_Calc/U6/Y (OAI2BB2X1M)                0.09       0.66 f
  UART_TX/U2_Parity_Calc/par_bit_reg/D (DFFRQX2M)         0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U2_Parity_Calc/par_bit_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[3]/Q (DFFRQX2M)         0.41       0.41 r
  UART_FIFO/U2_FIFO_R/U11/Y (CLKXOR2X2M)                  0.24       0.65 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/D (DFFRQX2M)          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[0]/QN (DFFRX1M)         0.39       0.39 r
  UART_FIFO/U2_FIFO_R/U12/Y (NOR2X2M)                     0.08       0.47 f
  UART_FIFO/U2_FIFO_R/U18/Y (CLKXOR2X2M)                  0.20       0.67 f
  UART_FIFO/U2_FIFO_R/Address_reg[1]/D (DFFRQX2M)         0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[2]/Q (DFFRQX2M)         0.61       0.61 f
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.29       0.90 f
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/D (DFFRQX2M)          0.00       0.90 f
  data arrival time                                                  0.90

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: UART_TX/U1_MUX_4x1/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U1_MUX_4x1/OUT_reg/CK (DFFSQX2M)                0.00       0.00 r
  UART_TX/U1_MUX_4x1/OUT_reg/Q (DFFSQX2M)                 0.74       0.74 f
  UART_TX/U1_MUX_4x1/OUT (MUX_4x1)                        0.00       0.74 f
  UART_TX/TX_OUT (UART_TOP)                               0.00       0.74 f
  UART_TX_O (out)                                         0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.29   -1736.19
  data required time                                             -1736.19
  --------------------------------------------------------------------------
  data required time                                             -1736.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.93


1
