verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/frequency_divider_3.v"
verilog work "G:/Github/Mojo/Full_Adder_Tester/work/planAhead/Full_Adder_Tester/Full_Adder_Tester.srcs/sources_1/imports/verilog/mojo_top_0.v"
