{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721495559195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495559196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:12:38 2024 " "Processing started: Sat Jul 20 14:12:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495559196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721495559196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721495559196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721495560169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1721495560258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Verilog/pratica2desenv/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Verilog/pratica2desenv/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(22) " "Verilog HDL information at controle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1721495560278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Verilog/pratica2desenv/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tol.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2tol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Verilog/pratica2desenv/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_controle " "Found entity 1: test_bench_controle" {  } { { "test_bench_controle.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_mux " "Found entity 1: test_bench_mux" {  } { { "test_bench_mux.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721495560300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721495560300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721495560388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pratica2.v(82) " "Verilog HDL assignment warning at pratica2.v(82): truncated value with size 32 to match size of target (2)" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1721495560389 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "pratica2.v" "reg0" { Text "C:/Verilog/pratica2desenv/pratica2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721495560393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "pratica2.v" "mux_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721495560414 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "mux.v(11) " "Verilog HDL warning at mux.v(11): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(11) " "Verilog HDL Case Statement warning at mux.v(11): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(11) " "Verilog HDL Always Construct warning at mux.v(11): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(11) " "Inferred latch for \"buswires\[0\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(11) " "Inferred latch for \"buswires\[1\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(11) " "Inferred latch for \"buswires\[2\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560415 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(11) " "Inferred latch for \"buswires\[3\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(11) " "Inferred latch for \"buswires\[4\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(11) " "Inferred latch for \"buswires\[5\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(11) " "Inferred latch for \"buswires\[6\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(11) " "Inferred latch for \"buswires\[7\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(11) " "Inferred latch for \"buswires\[8\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(11) " "Inferred latch for \"buswires\[9\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(11) " "Inferred latch for \"buswires\[10\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(11) " "Inferred latch for \"buswires\[11\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(11) " "Inferred latch for \"buswires\[12\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(11) " "Inferred latch for \"buswires\[13\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(11) " "Inferred latch for \"buswires\[14\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(11) " "Inferred latch for \"buswires\[15\]\" at mux.v(11)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721495560416 "|pratica2|mux:mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:add_sub_inst " "Elaborating entity \"addSub\" for hierarchy \"addSub:add_sub_inst\"" {  } { { "pratica2.v" "add_sub_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721495560420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:ctrl " "Elaborating entity \"controle\" for hierarchy \"controle:ctrl\"" {  } { { "pratica2.v" "ctrl" { Text "C:/Verilog/pratica2desenv/pratica2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721495560422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instrucion controle.v(13) " "Verilog HDL or VHDL warning at controle.v(13): object \"Instrucion\" assigned a value but never read" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721495560426 "|pratica2|controle:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Instrucion controle.v(15) " "Verilog HDL warning at controle.v(15): initial value for variable Instrucion should be constant" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1721495560426 "|pratica2|controle:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:buswire_mux_inst " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:buswire_mux_inst\"" {  } { { "pratica2.v" "buswire_mux_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721495560430 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1721495561212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[1\] " "Latch mux:mux_inst\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561234 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[2\] " "Latch mux:mux_inst\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561234 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[3\] " "Latch mux:mux_inst\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561234 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[4\] " "Latch mux:mux_inst\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[5\] " "Latch mux:mux_inst\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[6\] " "Latch mux:mux_inst\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[7\] " "Latch mux:mux_inst\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[8\] " "Latch mux:mux_inst\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[9\] " "Latch mux:mux_inst\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[10\] " "Latch mux:mux_inst\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561237 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[11\] " "Latch mux:mux_inst\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[12\] " "Latch mux:mux_inst\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[13\] " "Latch mux:mux_inst\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[14\] " "Latch mux:mux_inst\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[0\] " "Latch mux:mux_inst\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[15\] " "Latch mux:mux_inst\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|r0_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721495561238 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721495561238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[0\] GND " "Pin \"r7\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[1\] GND " "Pin \"r7\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[2\] GND " "Pin \"r7\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[3\] GND " "Pin \"r7\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[4\] GND " "Pin \"r7\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[5\] GND " "Pin \"r7\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[6\] GND " "Pin \"r7\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[7\] GND " "Pin \"r7\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[8\] GND " "Pin \"r7\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[9\] GND " "Pin \"r7\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[10\] GND " "Pin \"r7\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[11\] GND " "Pin \"r7\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[12\] GND " "Pin \"r7\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[13\] GND " "Pin \"r7\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[14\] GND " "Pin \"r7\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[15\] GND " "Pin \"r7\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7_out GND " "Pin \"r7_out\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721495561389 "|pratica2|r7_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721495561389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721495561556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1721495561653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721495562155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[0\] " "No output dependent on input pin \"din\[0\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[1\] " "No output dependent on input pin \"din\[1\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[2\] " "No output dependent on input pin \"din\[2\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[3\] " "No output dependent on input pin \"din\[3\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[5\] " "No output dependent on input pin \"din\[5\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[7\] " "No output dependent on input pin \"din\[7\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[8\] " "No output dependent on input pin \"din\[8\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[9\] " "No output dependent on input pin \"din\[9\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[10\] " "No output dependent on input pin \"din\[10\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[11\] " "No output dependent on input pin \"din\[11\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[12\] " "No output dependent on input pin \"din\[12\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[13\] " "No output dependent on input pin \"din\[13\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[14\] " "No output dependent on input pin \"din\[14\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[15\] " "No output dependent on input pin \"din\[15\]\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495562285 "|pratica2|din[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721495562285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721495562285 ""} { "Info" "ICUT_CUT_TM_OPINS" "186 " "Implemented 186 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721495562285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721495562285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721495562285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495562352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:12:42 2024 " "Processing ended: Sat Jul 20 14:12:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495562352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495562352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495562352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721495562352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721495564051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495564052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:12:43 2024 " "Processing started: Sat Jul 20 14:12:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495564052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721495564052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721495564052 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721495564211 ""}
{ "Info" "0" "" "Project  = pratica2" {  } {  } 0 0 "Project  = pratica2" 0 0 "Fitter" 0 0 1721495564212 ""}
{ "Info" "0" "" "Revision = pratica2" {  } {  } 0 0 "Revision = pratica2" 0 0 "Fitter" 0 0 1721495564212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1721495564352 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pratica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721495564356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721495564402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721495564402 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721495564510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721495564520 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721495565491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721495565491 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721495565491 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721495565491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721495565491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721495565491 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721495565491 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "214 214 " "No exact pin location assignment(s) for 214 pins of 214 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[8\] " "Pin din\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[9\] " "Pin din\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[10\] " "Pin din\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[11\] " "Pin din\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[0\] " "Pin r0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[1\] " "Pin r0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[2\] " "Pin r0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[3\] " "Pin r0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[4\] " "Pin r0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[5\] " "Pin r0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[6\] " "Pin r0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[7\] " "Pin r0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[8\] " "Pin r0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[9\] " "Pin r0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[10\] " "Pin r0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[11\] " "Pin r0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[12\] " "Pin r0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[13\] " "Pin r0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[14\] " "Pin r0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0\[15\] " "Pin r0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[0\] " "Pin r3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[1\] " "Pin r3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[2\] " "Pin r3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[3\] " "Pin r3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[4\] " "Pin r3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[5\] " "Pin r3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[6\] " "Pin r3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[7\] " "Pin r3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[8\] " "Pin r3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[9\] " "Pin r3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[10\] " "Pin r3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[11\] " "Pin r3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[12\] " "Pin r3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[13\] " "Pin r3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[14\] " "Pin r3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[15\] " "Pin r3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[0\] " "Pin r4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[1\] " "Pin r4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[2\] " "Pin r4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[3\] " "Pin r4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[4\] " "Pin r4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[5\] " "Pin r4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[6\] " "Pin r4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[7\] " "Pin r4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[8\] " "Pin r4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[9\] " "Pin r4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[10\] " "Pin r4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[11\] " "Pin r4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[12\] " "Pin r4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[13\] " "Pin r4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[14\] " "Pin r4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[15\] " "Pin r4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[0\] " "Pin r5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[1\] " "Pin r5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[2\] " "Pin r5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[3\] " "Pin r5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[4\] " "Pin r5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[5\] " "Pin r5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[6\] " "Pin r5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[7\] " "Pin r5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[8\] " "Pin r5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[9\] " "Pin r5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[10\] " "Pin r5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[11\] " "Pin r5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[12\] " "Pin r5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[13\] " "Pin r5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[14\] " "Pin r5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[15\] " "Pin r5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[0\] " "Pin r6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[1\] " "Pin r6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[2\] " "Pin r6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[3\] " "Pin r6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[4\] " "Pin r6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[5\] " "Pin r6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[6\] " "Pin r6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[7\] " "Pin r6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[8\] " "Pin r6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[9\] " "Pin r6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[10\] " "Pin r6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[11\] " "Pin r6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[12\] " "Pin r6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[13\] " "Pin r6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[14\] " "Pin r6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[15\] " "Pin r6\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[0\] " "Pin r7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[1\] " "Pin r7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[2\] " "Pin r7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[3\] " "Pin r7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[4\] " "Pin r7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[5\] " "Pin r7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[6\] " "Pin r7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[7\] " "Pin r7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[8\] " "Pin r7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[9\] " "Pin r7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[10\] " "Pin r7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[11\] " "Pin r7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[12\] " "Pin r7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[13\] " "Pin r7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[14\] " "Pin r7\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[15\] " "Pin r7\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[0\] " "Pin G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[1\] " "Pin G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[2\] " "Pin G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[3\] " "Pin G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[4\] " "Pin G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[5\] " "Pin G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[6\] " "Pin G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[7\] " "Pin G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[8\] " "Pin G\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[9\] " "Pin G\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[10\] " "Pin G\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[11\] " "Pin G\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[12\] " "Pin G\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[13\] " "Pin G\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[14\] " "Pin G\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G\[15\] " "Pin G\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0_out " "Pin r0_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1_out " "Pin r1_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2_out " "Pin r2_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3_out " "Pin r3_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4_out " "Pin r4_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5_out " "Pin r5_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6_out " "Pin r6_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7_out " "Pin r7_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_out " "Pin g_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { g_out } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinout " "Pin dinout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dinout } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Pin resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { resetn } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "run " "Pin run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { run } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721495565703 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1721495565703 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1721495565958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721495565960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721495565963 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|dataa " "Node \"add_sub_inst\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|combout " "Node \"add_sub_inst\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|datab " "Node \"buswire_mux_inst\|out\[15\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|combout " "Node \"buswire_mux_inst\|out\[15\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|dataa " "Node \"buswire_mux_inst\|out\[15\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|combout " "Node \"buswire_mux_inst\|out\[15\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|dataa " "Node \"add_sub_inst\|Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|combout " "Node \"add_sub_inst\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|datad " "Node \"buswire_mux_inst\|out\[15\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565970 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565970 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|dataa " "Node \"add_sub_inst\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|combout " "Node \"add_sub_inst\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datab " "Node \"buswire_mux_inst\|out\[14\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|combout " "Node \"buswire_mux_inst\|out\[14\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|dataa " "Node \"buswire_mux_inst\|out\[14\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|combout " "Node \"buswire_mux_inst\|out\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|dataa " "Node \"add_sub_inst\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|combout " "Node \"add_sub_inst\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datac " "Node \"buswire_mux_inst\|out\[14\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565971 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565971 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|dataa " "Node \"add_sub_inst\|Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|combout " "Node \"add_sub_inst\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|datab " "Node \"buswire_mux_inst\|out\[13\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|combout " "Node \"buswire_mux_inst\|out\[13\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|dataa " "Node \"buswire_mux_inst\|out\[13\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|combout " "Node \"buswire_mux_inst\|out\[13\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|dataa " "Node \"add_sub_inst\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|combout " "Node \"add_sub_inst\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|datac " "Node \"buswire_mux_inst\|out\[13\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565973 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|dataa " "Node \"add_sub_inst\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|combout " "Node \"add_sub_inst\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|datab " "Node \"buswire_mux_inst\|out\[12\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|combout " "Node \"buswire_mux_inst\|out\[12\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|dataa " "Node \"buswire_mux_inst\|out\[12\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|combout " "Node \"buswire_mux_inst\|out\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|dataa " "Node \"add_sub_inst\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|combout " "Node \"add_sub_inst\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|datac " "Node \"buswire_mux_inst\|out\[12\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565973 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565973 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|dataa " "Node \"add_sub_inst\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|combout " "Node \"add_sub_inst\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|datab " "Node \"buswire_mux_inst\|out\[11\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|combout " "Node \"buswire_mux_inst\|out\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|dataa " "Node \"buswire_mux_inst\|out\[11\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|combout " "Node \"buswire_mux_inst\|out\[11\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|dataa " "Node \"add_sub_inst\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|combout " "Node \"add_sub_inst\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|datac " "Node \"buswire_mux_inst\|out\[11\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565974 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|dataa " "Node \"add_sub_inst\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|combout " "Node \"add_sub_inst\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datab " "Node \"buswire_mux_inst\|out\[10\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|combout " "Node \"buswire_mux_inst\|out\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|dataa " "Node \"buswire_mux_inst\|out\[10\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|combout " "Node \"buswire_mux_inst\|out\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|dataa " "Node \"add_sub_inst\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|combout " "Node \"add_sub_inst\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datac " "Node \"buswire_mux_inst\|out\[10\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565974 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565974 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|dataa " "Node \"add_sub_inst\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|combout " "Node \"add_sub_inst\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|datab " "Node \"buswire_mux_inst\|out\[9\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|combout " "Node \"buswire_mux_inst\|out\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|dataa " "Node \"buswire_mux_inst\|out\[9\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|combout " "Node \"buswire_mux_inst\|out\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|dataa " "Node \"add_sub_inst\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|combout " "Node \"add_sub_inst\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|datac " "Node \"buswire_mux_inst\|out\[9\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565976 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|dataa " "Node \"add_sub_inst\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|combout " "Node \"add_sub_inst\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|datab " "Node \"buswire_mux_inst\|out\[8\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|combout " "Node \"buswire_mux_inst\|out\[8\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|dataa " "Node \"buswire_mux_inst\|out\[8\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|combout " "Node \"buswire_mux_inst\|out\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|dataa " "Node \"add_sub_inst\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|combout " "Node \"add_sub_inst\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|datac " "Node \"buswire_mux_inst\|out\[8\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565976 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565976 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|dataa " "Node \"add_sub_inst\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|combout " "Node \"add_sub_inst\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|datab " "Node \"buswire_mux_inst\|out\[7\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|combout " "Node \"buswire_mux_inst\|out\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|dataa " "Node \"buswire_mux_inst\|out\[7\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|combout " "Node \"buswire_mux_inst\|out\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|dataa " "Node \"add_sub_inst\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|combout " "Node \"add_sub_inst\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|datac " "Node \"buswire_mux_inst\|out\[7\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565978 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|dataa " "Node \"add_sub_inst\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|combout " "Node \"add_sub_inst\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|datab " "Node \"buswire_mux_inst\|out\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|combout " "Node \"buswire_mux_inst\|out\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|dataa " "Node \"buswire_mux_inst\|out\[6\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|combout " "Node \"buswire_mux_inst\|out\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|dataa " "Node \"add_sub_inst\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|combout " "Node \"add_sub_inst\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|datac " "Node \"buswire_mux_inst\|out\[6\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565978 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565978 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|dataa " "Node \"add_sub_inst\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|combout " "Node \"add_sub_inst\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|datab " "Node \"buswire_mux_inst\|out\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|combout " "Node \"buswire_mux_inst\|out\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|dataa " "Node \"buswire_mux_inst\|out\[5\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|combout " "Node \"buswire_mux_inst\|out\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|dataa " "Node \"add_sub_inst\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|combout " "Node \"add_sub_inst\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|datac " "Node \"buswire_mux_inst\|out\[5\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565979 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|dataa " "Node \"add_sub_inst\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|combout " "Node \"add_sub_inst\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|datab " "Node \"buswire_mux_inst\|out\[4\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|combout " "Node \"buswire_mux_inst\|out\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|dataa " "Node \"buswire_mux_inst\|out\[4\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|combout " "Node \"buswire_mux_inst\|out\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|dataa " "Node \"add_sub_inst\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|combout " "Node \"add_sub_inst\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|datac " "Node \"buswire_mux_inst\|out\[4\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565979 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565979 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|dataa " "Node \"add_sub_inst\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|combout " "Node \"add_sub_inst\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|datab " "Node \"buswire_mux_inst\|out\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|combout " "Node \"buswire_mux_inst\|out\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|dataa " "Node \"buswire_mux_inst\|out\[3\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|combout " "Node \"buswire_mux_inst\|out\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|dataa " "Node \"add_sub_inst\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|combout " "Node \"add_sub_inst\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|datac " "Node \"buswire_mux_inst\|out\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565981 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|dataa " "Node \"add_sub_inst\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|combout " "Node \"add_sub_inst\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|datab " "Node \"buswire_mux_inst\|out\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|combout " "Node \"buswire_mux_inst\|out\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|dataa " "Node \"buswire_mux_inst\|out\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|combout " "Node \"buswire_mux_inst\|out\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|dataa " "Node \"add_sub_inst\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|combout " "Node \"add_sub_inst\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|datac " "Node \"buswire_mux_inst\|out\[2\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565981 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565981 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|dataa " "Node \"add_sub_inst\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|combout " "Node \"add_sub_inst\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|datab " "Node \"buswire_mux_inst\|out\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|combout " "Node \"buswire_mux_inst\|out\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|dataa " "Node \"buswire_mux_inst\|out\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|combout " "Node \"buswire_mux_inst\|out\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|dataa " "Node \"add_sub_inst\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|combout " "Node \"add_sub_inst\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|datac " "Node \"buswire_mux_inst\|out\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565983 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565983 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|dataa " "Node \"add_sub_inst\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|combout " "Node \"add_sub_inst\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|datab " "Node \"buswire_mux_inst\|out\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|combout " "Node \"buswire_mux_inst\|out\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|dataa " "Node \"buswire_mux_inst\|out\[0\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|combout " "Node \"buswire_mux_inst\|out\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|dataa " "Node \"add_sub_inst\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|combout " "Node \"add_sub_inst\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|datac " "Node \"buswire_mux_inst\|out\[0\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495565984 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1721495565984 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1721495565986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r6_out " "Destination node controle:ctrl\|r6_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r6_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r5_out " "Destination node controle:ctrl\|r5_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r5_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r4_out " "Destination node controle:ctrl\|r4_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r4_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r3_out " "Destination node controle:ctrl\|r3_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r3_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r2_out " "Destination node controle:ctrl\|r2_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r2_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r1_out " "Destination node controle:ctrl\|r1_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r1_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r0_out " "Destination node controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r0_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1721495566054 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721495566054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:mux_inst\|always0~4  " "Automatically promoted node mux:mux_inst\|always0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:mux_inst|always0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721495566054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|add_sub " "Destination node controle:ctrl\|add_sub" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|add_sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r0_out " "Destination node controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r0_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r1_out " "Destination node controle:ctrl\|r1_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r1_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r2_out " "Destination node controle:ctrl\|r2_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r2_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r3_out " "Destination node controle:ctrl\|r3_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r3_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r4_out " "Destination node controle:ctrl\|r4_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r4_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r5_out " "Destination node controle:ctrl\|r5_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r5_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r6_out " "Destination node controle:ctrl\|r6_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r6_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|dinout " "Destination node controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|dinout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|g_out " "Destination node controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|g_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721495566054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495566054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1721495566054 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { resetn } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721495566054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721495566205 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721495566205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721495566205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721495566214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721495566219 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721495566221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721495566221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721495566222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721495566254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1721495566254 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721495566254 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "212 unused 3.3V 26 186 0 " "Number of I/O pins in group: 212 (unused VREF, 3.3V VCCIO, 26 input, 186 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1721495566261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1721495566261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721495566261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721495566261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1721495566261 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721495566261 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721495566419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721495570188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721495570478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721495570496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721495573489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721495573489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721495573656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1721495575609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721495575609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721495577440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1721495577440 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721495577440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1721495577456 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721495577474 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "186 " "Found 186 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[0\] 0 " "Pin \"r0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[1\] 0 " "Pin \"r0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[2\] 0 " "Pin \"r0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[3\] 0 " "Pin \"r0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[4\] 0 " "Pin \"r0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[5\] 0 " "Pin \"r0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[6\] 0 " "Pin \"r0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[7\] 0 " "Pin \"r0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[8\] 0 " "Pin \"r0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[9\] 0 " "Pin \"r0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[10\] 0 " "Pin \"r0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[11\] 0 " "Pin \"r0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[12\] 0 " "Pin \"r0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[13\] 0 " "Pin \"r0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[14\] 0 " "Pin \"r0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0\[15\] 0 " "Pin \"r0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[0\] 0 " "Pin \"r1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[1\] 0 " "Pin \"r1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[2\] 0 " "Pin \"r1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[3\] 0 " "Pin \"r1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[4\] 0 " "Pin \"r1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[5\] 0 " "Pin \"r1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[6\] 0 " "Pin \"r1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[7\] 0 " "Pin \"r1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[8\] 0 " "Pin \"r1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[9\] 0 " "Pin \"r1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[10\] 0 " "Pin \"r1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[11\] 0 " "Pin \"r1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[12\] 0 " "Pin \"r1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[13\] 0 " "Pin \"r1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[14\] 0 " "Pin \"r1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[15\] 0 " "Pin \"r1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[0\] 0 " "Pin \"r2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[1\] 0 " "Pin \"r2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[2\] 0 " "Pin \"r2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[3\] 0 " "Pin \"r2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[4\] 0 " "Pin \"r2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[5\] 0 " "Pin \"r2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[6\] 0 " "Pin \"r2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[7\] 0 " "Pin \"r2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[8\] 0 " "Pin \"r2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[9\] 0 " "Pin \"r2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[10\] 0 " "Pin \"r2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[11\] 0 " "Pin \"r2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[12\] 0 " "Pin \"r2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[13\] 0 " "Pin \"r2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[14\] 0 " "Pin \"r2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[15\] 0 " "Pin \"r2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[0\] 0 " "Pin \"r3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[1\] 0 " "Pin \"r3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[2\] 0 " "Pin \"r3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[3\] 0 " "Pin \"r3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[4\] 0 " "Pin \"r3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[5\] 0 " "Pin \"r3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[6\] 0 " "Pin \"r3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[7\] 0 " "Pin \"r3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[8\] 0 " "Pin \"r3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[9\] 0 " "Pin \"r3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[10\] 0 " "Pin \"r3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[11\] 0 " "Pin \"r3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[12\] 0 " "Pin \"r3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[13\] 0 " "Pin \"r3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[14\] 0 " "Pin \"r3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[15\] 0 " "Pin \"r3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[0\] 0 " "Pin \"r4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[1\] 0 " "Pin \"r4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[2\] 0 " "Pin \"r4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[3\] 0 " "Pin \"r4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[4\] 0 " "Pin \"r4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[5\] 0 " "Pin \"r4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[6\] 0 " "Pin \"r4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[7\] 0 " "Pin \"r4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[8\] 0 " "Pin \"r4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[9\] 0 " "Pin \"r4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[10\] 0 " "Pin \"r4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[11\] 0 " "Pin \"r4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[12\] 0 " "Pin \"r4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[13\] 0 " "Pin \"r4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[14\] 0 " "Pin \"r4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[15\] 0 " "Pin \"r4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[0\] 0 " "Pin \"r5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[1\] 0 " "Pin \"r5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[2\] 0 " "Pin \"r5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[3\] 0 " "Pin \"r5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[4\] 0 " "Pin \"r5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[5\] 0 " "Pin \"r5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[6\] 0 " "Pin \"r5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[7\] 0 " "Pin \"r5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[8\] 0 " "Pin \"r5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[9\] 0 " "Pin \"r5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[10\] 0 " "Pin \"r5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[11\] 0 " "Pin \"r5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[12\] 0 " "Pin \"r5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[13\] 0 " "Pin \"r5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[14\] 0 " "Pin \"r5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[15\] 0 " "Pin \"r5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[0\] 0 " "Pin \"r6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[1\] 0 " "Pin \"r6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[2\] 0 " "Pin \"r6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[3\] 0 " "Pin \"r6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[4\] 0 " "Pin \"r6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[5\] 0 " "Pin \"r6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[6\] 0 " "Pin \"r6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[7\] 0 " "Pin \"r6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[8\] 0 " "Pin \"r6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[9\] 0 " "Pin \"r6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[10\] 0 " "Pin \"r6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[11\] 0 " "Pin \"r6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[12\] 0 " "Pin \"r6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[13\] 0 " "Pin \"r6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[14\] 0 " "Pin \"r6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[15\] 0 " "Pin \"r6\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[0\] 0 " "Pin \"r7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[1\] 0 " "Pin \"r7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[2\] 0 " "Pin \"r7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[3\] 0 " "Pin \"r7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[4\] 0 " "Pin \"r7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[5\] 0 " "Pin \"r7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[6\] 0 " "Pin \"r7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[7\] 0 " "Pin \"r7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[8\] 0 " "Pin \"r7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[9\] 0 " "Pin \"r7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[10\] 0 " "Pin \"r7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[11\] 0 " "Pin \"r7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[12\] 0 " "Pin \"r7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[13\] 0 " "Pin \"r7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[14\] 0 " "Pin \"r7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[15\] 0 " "Pin \"r7\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[8\] 0 " "Pin \"A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[9\] 0 " "Pin \"A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[10\] 0 " "Pin \"A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[11\] 0 " "Pin \"A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[12\] 0 " "Pin \"A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[13\] 0 " "Pin \"A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[14\] 0 " "Pin \"A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[15\] 0 " "Pin \"A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[0\] 0 " "Pin \"G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[1\] 0 " "Pin \"G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[2\] 0 " "Pin \"G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[3\] 0 " "Pin \"G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[4\] 0 " "Pin \"G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[5\] 0 " "Pin \"G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[6\] 0 " "Pin \"G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[7\] 0 " "Pin \"G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[8\] 0 " "Pin \"G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[9\] 0 " "Pin \"G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[10\] 0 " "Pin \"G\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[11\] 0 " "Pin \"G\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[12\] 0 " "Pin \"G\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[13\] 0 " "Pin \"G\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[14\] 0 " "Pin \"G\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[15\] 0 " "Pin \"G\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0_out 0 " "Pin \"r0_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1_out 0 " "Pin \"r1_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2_out 0 " "Pin \"r2_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3_out 0 " "Pin \"r3_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4_out 0 " "Pin \"r4_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5_out 0 " "Pin \"r5_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6_out 0 " "Pin \"r6_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7_out 0 " "Pin \"r7_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out 0 " "Pin \"g_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dinout 0 " "Pin \"dinout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721495577476 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1721495577476 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721495577826 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721495577891 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721495578243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721495578743 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721495579060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.fit.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721495579322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495579627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:12:59 2024 " "Processing ended: Sat Jul 20 14:12:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495579627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495579627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495579627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721495579627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721495581017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495581018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:13:00 2024 " "Processing started: Sat Jul 20 14:13:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495581018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721495581018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721495581018 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721495583271 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721495583360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495584398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:13:04 2024 " "Processing ended: Sat Jul 20 14:13:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495584398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495584398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495584398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721495584398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721495585045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721495586119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:13:05 2024 " "Processing started: Sat Jul 20 14:13:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495586129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721495586129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica2 -c pratica2 " "Command: quartus_sta pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721495586130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1721495586322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721495586634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721495586713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721495586713 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1721495586853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1721495586879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1721495586880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:ctrl\|g_out controle:ctrl\|g_out " "create_clock -period 1.000 -name controle:ctrl\|g_out controle:ctrl\|g_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586881 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586881 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|datab " "Node \"add_sub_inst\|Add1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|combout " "Node \"add_sub_inst\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|datad " "Node \"buswire_mux_inst\|out\[15\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|combout " "Node \"buswire_mux_inst\|out\[15\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|datac " "Node \"buswire_mux_inst\|out\[15\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|combout " "Node \"buswire_mux_inst\|out\[15\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|datad " "Node \"add_sub_inst\|Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|combout " "Node \"add_sub_inst\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|dataa " "Node \"buswire_mux_inst\|out\[15\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586881 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586881 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|datab " "Node \"add_sub_inst\|Add0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|combout " "Node \"add_sub_inst\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datad " "Node \"buswire_mux_inst\|out\[14\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|combout " "Node \"buswire_mux_inst\|out\[14\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|datad " "Node \"buswire_mux_inst\|out\[14\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|combout " "Node \"buswire_mux_inst\|out\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|dataa " "Node \"add_sub_inst\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|combout " "Node \"add_sub_inst\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datac " "Node \"buswire_mux_inst\|out\[14\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586885 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586885 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|dataa " "Node \"add_sub_inst\|Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|combout " "Node \"add_sub_inst\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|datad " "Node \"buswire_mux_inst\|out\[13\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|combout " "Node \"buswire_mux_inst\|out\[13\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|dataa " "Node \"buswire_mux_inst\|out\[13\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|combout " "Node \"buswire_mux_inst\|out\[13\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|dataa " "Node \"add_sub_inst\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|combout " "Node \"add_sub_inst\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|dataa " "Node \"buswire_mux_inst\|out\[13\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586886 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|datab " "Node \"add_sub_inst\|Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|combout " "Node \"add_sub_inst\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|datad " "Node \"buswire_mux_inst\|out\[12\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|combout " "Node \"buswire_mux_inst\|out\[12\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|datac " "Node \"buswire_mux_inst\|out\[12\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|combout " "Node \"buswire_mux_inst\|out\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|dataa " "Node \"add_sub_inst\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|combout " "Node \"add_sub_inst\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|dataa " "Node \"buswire_mux_inst\|out\[12\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586886 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586886 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|dataa " "Node \"add_sub_inst\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|combout " "Node \"add_sub_inst\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|dataa " "Node \"buswire_mux_inst\|out\[11\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|combout " "Node \"buswire_mux_inst\|out\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|datad " "Node \"buswire_mux_inst\|out\[11\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|combout " "Node \"buswire_mux_inst\|out\[11\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|dataa " "Node \"add_sub_inst\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|combout " "Node \"add_sub_inst\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|datad " "Node \"buswire_mux_inst\|out\[11\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586888 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|dataa " "Node \"add_sub_inst\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|combout " "Node \"add_sub_inst\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datad " "Node \"buswire_mux_inst\|out\[10\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|combout " "Node \"buswire_mux_inst\|out\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|datad " "Node \"buswire_mux_inst\|out\[10\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|combout " "Node \"buswire_mux_inst\|out\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|dataa " "Node \"add_sub_inst\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|combout " "Node \"add_sub_inst\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datab " "Node \"buswire_mux_inst\|out\[10\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586888 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586888 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|dataa " "Node \"add_sub_inst\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|combout " "Node \"add_sub_inst\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|datac " "Node \"buswire_mux_inst\|out\[9\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|combout " "Node \"buswire_mux_inst\|out\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|dataa " "Node \"buswire_mux_inst\|out\[9\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|combout " "Node \"buswire_mux_inst\|out\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|dataa " "Node \"add_sub_inst\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|combout " "Node \"add_sub_inst\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|datab " "Node \"buswire_mux_inst\|out\[9\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586889 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|dataa " "Node \"add_sub_inst\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|combout " "Node \"add_sub_inst\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|datad " "Node \"buswire_mux_inst\|out\[8\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|combout " "Node \"buswire_mux_inst\|out\[8\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|datad " "Node \"buswire_mux_inst\|out\[8\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|combout " "Node \"buswire_mux_inst\|out\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|dataa " "Node \"add_sub_inst\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|combout " "Node \"add_sub_inst\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|dataa " "Node \"buswire_mux_inst\|out\[8\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586889 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586889 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|dataa " "Node \"add_sub_inst\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|combout " "Node \"add_sub_inst\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|datab " "Node \"buswire_mux_inst\|out\[7\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|combout " "Node \"buswire_mux_inst\|out\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|datad " "Node \"buswire_mux_inst\|out\[7\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|combout " "Node \"buswire_mux_inst\|out\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|datab " "Node \"add_sub_inst\|Add1~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|combout " "Node \"add_sub_inst\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|datac " "Node \"buswire_mux_inst\|out\[7\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586891 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|datab " "Node \"add_sub_inst\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|combout " "Node \"add_sub_inst\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|dataa " "Node \"buswire_mux_inst\|out\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|combout " "Node \"buswire_mux_inst\|out\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|dataa " "Node \"buswire_mux_inst\|out\[6\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|combout " "Node \"buswire_mux_inst\|out\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|datab " "Node \"add_sub_inst\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|combout " "Node \"add_sub_inst\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|datab " "Node \"buswire_mux_inst\|out\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586891 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586891 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|datab " "Node \"add_sub_inst\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|combout " "Node \"add_sub_inst\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|dataa " "Node \"buswire_mux_inst\|out\[5\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|combout " "Node \"buswire_mux_inst\|out\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|datab " "Node \"buswire_mux_inst\|out\[5\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|combout " "Node \"buswire_mux_inst\|out\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|dataa " "Node \"add_sub_inst\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|combout " "Node \"add_sub_inst\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|datab " "Node \"buswire_mux_inst\|out\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586893 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586893 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|datab " "Node \"add_sub_inst\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|combout " "Node \"add_sub_inst\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|datab " "Node \"buswire_mux_inst\|out\[4\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|combout " "Node \"buswire_mux_inst\|out\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|datab " "Node \"buswire_mux_inst\|out\[4\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|combout " "Node \"buswire_mux_inst\|out\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|dataa " "Node \"add_sub_inst\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|combout " "Node \"add_sub_inst\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|dataa " "Node \"buswire_mux_inst\|out\[4\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586894 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586894 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|datab " "Node \"add_sub_inst\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|combout " "Node \"add_sub_inst\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|datab " "Node \"buswire_mux_inst\|out\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|combout " "Node \"buswire_mux_inst\|out\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|datab " "Node \"buswire_mux_inst\|out\[3\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|combout " "Node \"buswire_mux_inst\|out\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|datab " "Node \"add_sub_inst\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|combout " "Node \"add_sub_inst\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|dataa " "Node \"buswire_mux_inst\|out\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586895 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|dataa " "Node \"add_sub_inst\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|combout " "Node \"add_sub_inst\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|dataa " "Node \"buswire_mux_inst\|out\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|combout " "Node \"buswire_mux_inst\|out\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|datab " "Node \"buswire_mux_inst\|out\[2\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|combout " "Node \"buswire_mux_inst\|out\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|datab " "Node \"add_sub_inst\|Add1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|combout " "Node \"add_sub_inst\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|datab " "Node \"buswire_mux_inst\|out\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586895 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586895 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|dataa " "Node \"add_sub_inst\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|combout " "Node \"add_sub_inst\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|datab " "Node \"buswire_mux_inst\|out\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|combout " "Node \"buswire_mux_inst\|out\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|datab " "Node \"buswire_mux_inst\|out\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|combout " "Node \"buswire_mux_inst\|out\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|datab " "Node \"add_sub_inst\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|combout " "Node \"add_sub_inst\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|dataa " "Node \"buswire_mux_inst\|out\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586896 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586896 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|dataa " "Node \"add_sub_inst\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|combout " "Node \"add_sub_inst\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|dataa " "Node \"buswire_mux_inst\|out\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|combout " "Node \"buswire_mux_inst\|out\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|datab " "Node \"buswire_mux_inst\|out\[0\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|combout " "Node \"buswire_mux_inst\|out\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|dataa " "Node \"add_sub_inst\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|combout " "Node \"add_sub_inst\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|datac " "Node \"buswire_mux_inst\|out\[0\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495586897 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495586897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1721495586898 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1721495586922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721495586931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.495 " "Worst-case setup slack is -69.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.495     -5553.828 clock  " "  -69.495     -5553.828 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.023       -73.279 controle:ctrl\|g_out  " "   -5.023       -73.279 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495586937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 controle:ctrl\|g_out  " "    0.375         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495586943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495586948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495586951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -170.380 clock  " "   -1.380      -170.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|g_out  " "    0.500         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495586955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495586955 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721495587698 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1721495587700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721495587777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.717 " "Worst-case setup slack is -29.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.717     -2340.915 clock  " "  -29.717     -2340.915 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010       -29.555 controle:ctrl\|g_out  " "   -2.010       -29.555 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495587786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688         0.000 controle:ctrl\|g_out  " "    0.688         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495587809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495587819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495587839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -170.380 clock  " "   -1.380      -170.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|g_out  " "    0.500         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495587852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495587852 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721495588107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721495588196 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721495588198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495588432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:13:08 2024 " "Processing ended: Sat Jul 20 14:13:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495588432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495588432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495588432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721495588432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721495589838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495589839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:13:09 2024 " "Processing started: Sat Jul 20 14:13:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495589839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721495589839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721495589839 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pratica2.vo\", \"pratica2_fast.vo pratica2_v.sdo pratica2_v_fast.sdo C:/Verilog/pratica2desenv/simulation/modelsim/ simulation " "Generated files \"pratica2.vo\", \"pratica2_fast.vo\", \"pratica2_v.sdo\" and \"pratica2_v_fast.sdo\" in directory \"C:/Verilog/pratica2desenv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1721495590869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495590969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:13:10 2024 " "Processing ended: Sat Jul 20 14:13:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495590969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495590969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495590969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721495590969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 408 s " "Quartus II Full Compilation was successful. 0 errors, 408 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721495591665 ""}
