m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Baseline_v2.3/mips_cpu/simulation/modelsim
valtera_avalon_st_pipeline_base
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1617850231
!i10b 1
!s100 cGCeQ81QUBhXX?C>8;47E2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IY01flTFoQYG6R^3fF]ZXj3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1617647124
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v
!i122 29
L0 22 118
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1617850231.000000
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v|-work|sdram_controller_s1_burst_adapter|
!i113 1
Z8 o-sv -work sdram_controller_s1_burst_adapter
Z9 tCvgOpt 0
valtera_avalon_st_pipeline_stage
R1
R2
!i10b 1
!s100 P0Tn6inUZG>=8TYCUDfMb0
R3
IdKR50eGGJ:Hc==KPgAd`z3
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv
!i122 28
L0 22 143
R6
r1
!s85 0
31
R7
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_default_burst_converter
R1
Z10 !s110 1617850230
!i10b 1
!s100 <4WHm<O`l=dbZ71Vk8h2_0
R3
IogMhIe?4ihOP?0kh6;l@J0
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv
!i122 26
L0 30 160
R6
r1
!s85 0
31
Z11 !s108 1617850230.000000
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_incr_burst_converter
R1
R10
!i10b 1
!s100 9XnYLVoZ9NiheHSi;S@6Q2
R3
IbLTc=ID0ilf^QkYiW8CF_2
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv
!i122 24
L0 28 283
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_address_alignment
R1
R10
!i10b 1
!s100 d[l4mS4WfF?SDFFCfRDR=1
R3
IfMc^_bzedLK1OWINE8I1L2
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv
!i122 27
L0 26 238
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter
R1
R10
!i10b 1
!s100 P3@hR?F[9FNQkMic4Yn=32
R3
IhIOhiBl>boEG[5:fjzVKd3
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv
!i122 20
L0 21 241
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_13_1
R1
R10
!i10b 1
!s100 fj_HL1:4BRiR9cm7cX;=d3
R3
IR]TfS<:SSC`dFId@oLbj]0
R4
S1
R0
R5
Z12 8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Z13 FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
!i122 22
L0 264 909
R6
r1
!s85 0
31
R11
Z14 !s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
Z15 !s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_adder
R1
R10
!i10b 1
!s100 5B1`Ck[i_zliOnETSWE@V2
R3
IXn5>B?<h?B;XN[T2:GUKW2
R4
S1
R0
R5
R12
R13
!i122 22
L0 55 20
R6
r1
!s85 0
31
R11
R14
R15
!i113 1
R8
R9
valtera_merlin_burst_adapter_burstwrap_increment
R1
R10
!i10b 1
!s100 EB<J0_k`UPfeS]nWPRZbJ1
R3
Io`?<4LdS^F?Q3kPVlSb]32
R4
S1
R0
R5
R12
R13
!i122 22
L0 40 14
R6
r1
!s85 0
31
R11
R14
R15
!i113 1
R8
R9
valtera_merlin_burst_adapter_min
R1
R10
!i10b 1
!s100 _aBNXo[b80ezR39L^F9MP0
R3
IQS>:@nP5BJkJ;@N@fS8MY3
R4
S1
R0
R5
R12
R13
!i122 22
L0 98 164
R6
r1
!s85 0
31
R11
R14
R15
!i113 1
R8
R9
valtera_merlin_burst_adapter_new
R1
R10
!i10b 1
!s100 P1DJd<dH7_cNnVj7ncP;l3
R3
I;h_zA<2H4acj_ZS:UFalB0
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv
!i122 23
L0 25 1865
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_subtractor
R1
R10
!i10b 1
!s100 ;5O<IebR[R5^CNMc94J[g0
R3
IP0J3;84JXUjC3K9]b1?l52
R4
S1
R0
R5
R12
R13
!i122 22
L0 77 13
R6
r1
!s85 0
31
R11
R14
R15
!i113 1
R8
R9
valtera_merlin_burst_adapter_uncompressed_only
R1
R10
!i10b 1
!s100 8`CF0X];9[bDChnXF0SNf0
R3
I6QHH?YCJXM0zBnG@LW`[52
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
!i122 21
L0 39 53
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_wrap_burst_converter
R1
R10
!i10b 1
!s100 >5Z0MlJWBMhMHg^LJmTLn1
R3
IISbYNT@mRVDEYVf7ben=U0
R4
S1
R0
R5
8D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv
FD:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv
!i122 25
L0 27 309
R6
r1
!s85 0
31
R11
!s107 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
