// Seed: 267296382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(-1 or posedge id_3) begin : LABEL_0
    disable id_6;
  end
  logic [1 : 1] id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output logic id_4,
    output supply1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input wor id_8
    , id_10
);
  initial id_4 = "";
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
