// Seed: 707510582
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7
);
  always @(posedge 1 or posedge id_5) id_7 = id_4;
  tri1 id_9;
  assign id_9 = 1;
  assign id_9 = (id_4);
  assign module_1.id_4 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2
);
  assign id_4 = 1;
  always @(posedge id_2) id_4 = id_2;
  wire id_5, id_6;
  wire id_7 = id_5;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_4
  );
endmodule
