Source Block: amiga2000-gfxcard/z2-minispartan/z2.v@205:215@HdlIdDef
reg [1:0] znAS_sync  = 2'b11;
reg [2:0] znUDS_sync = 3'b000;
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;

reg [6:0] state = 0;
reg row_fetched = 0;
parameter IDLE = 0;
parameter WAIT_READ = 1;

Diff Content:
+ 210 reg [2:0] znCFGIN_sync = 3'b000;
+ 210 reg [23:0] last_addr = 0;
+ 210 reg [23:0] last_read_addr = 0;
+ 210 reg [15:0] last_data = 0;
+ 210 reg [15:0] last_read_data = 0;
+ 210 reg [7:0] palette_r [0:255];
+ 210 reg [7:0] palette_g [0:255];
+ 210 reg [7:0] palette_b [0:255];
+ 210 /*reg [15:0] sprite_a1 [0:127];
+ 210 reg [15:0] sprite_a2 [0:127];
+ 210 reg [10:0] sprite_ax = 0;
+ 210 reg [10:0] sprite_ay = 0;
+ 210 reg [10:0] sprite_ax2 = 15;
+ 210 reg [10:0] sprite_ay2 = 15;
+ 210 reg [7:0] sprite_ptr  = 0;
+ 210 reg [4:0] sprite_bit = 15;
+ 210 reg [1:0] sprite_pidx = 0;
+ 210 reg [7:0] sprite_palette_r [0:3];
+ 210 reg [7:0] sprite_palette_g [0:3];
+ 210 reg [7:0] sprite_palette_b [0:3];*/
+ 210 reg [2:0] colormode = 3;
+ 210 reg [1:0] scalemode = 0;
+ 210 reg [1:0] counter_scale = 0;
+ 210 reg [15:0] REVISION = 'h0004;
+ 210 parameter reg_size = 32'h001000;
+ 210 parameter autoconf_low  = 24'he80000;
+ 210 parameter autoconf_high = 24'he80080;
+ 210 reg [31:0] z3_ram_low = 32'h48000000; 
+ 210 parameter z3_ram_size = 32'h02000000;
+ 210 reg [31:0] z3_ram_high = 32'h48000000 + z3_ram_size-'h10000-4;
+ 210 reg [31:0] z3_reg_low  = 32'h48000000 + z3_ram_size-'h10000;
+ 210 reg [31:0] z3_reg_high = 32'h48000000 + z3_ram_size-'h10000 + reg_size;
+ 210 reg [31:0] ram_low = 32'h600000;
+ 210 parameter ram_size = 32'h400000;
+ 210 reg [31:0] ram_high = 32'h9f0000;
+ 210 reg [31:0] reg_low  = 32'h9f0000;
+ 210 reg [31:0] reg_high = 32'h9f1000;
+ 210 reg [7:0] read_counter = 0;
+ 210 reg [7:0] dataout_time = 'h02;
+ 210 reg [7:0] datain_time = 'h10;
+ 210 reg [7:0] datain_counter = 0;
+ 210 reg [4:0] margin_x = 8; // CHECK was 9
+ 210 reg [10:0] safe_x1 = 0;
+ 210 reg [10:0] safe_x2 = 'h60;
+ 210 reg [11:0] blitter_x1 = 0;     // 20
+ 210 reg [11:0] blitter_y1 = 0;     // 22
+ 210 reg [11:0] blitter_x2 = 1279;  // 24
+ 210 reg [11:0] blitter_y2 = 719;   // 26
+ 210 reg [11:0] blitter_x3 = 0; // 2c
+ 210 reg [11:0] blitter_y3 = 0; // 2e
+ 210 reg [11:0] blitter_x4 = 'h100; // 30
+ 210 reg [11:0] blitter_y4 = 'h100; // 32
+ 210 reg [15:0] blitter_rgb = 'h0008; // 28
+ 210 reg [15:0] blitter_copy_rgb = 'h0000;
+ 210 reg [15:0] blitter_rgb32 [0:1];
+ 210 reg blitter_rgb32_t = 1;
+ 210 reg [2:0]  blitter_enable = 0; // 2a
+ 210 reg [23:0] blitter_base = 0;
+ 210 reg [23:0] blitter_ptr = 0;
+ 210 reg [23:0] blitter_ptr2 = 0;
+ 210 reg [11:0] blitter_curx = 0;
+ 210 reg [11:0] blitter_cury = 0;
+ 210 reg [11:0] blitter_curx2 = 0;
+ 210 reg [11:0] blitter_cury2 = 0;
+ 210 reg write_stall = 0;
+ 210 /*reg capture_mode = 0;
+ 210 reg [13:0] capture_x = 0;
+ 210 reg [13:0] capture_y = 0;
+ 210 reg [23:0] capture_ptr = 0;
+ 210 reg [5:0] capture_subx = 0;
+ 210 reg [5:0] capture_freq = 'h0a;
+ 210 reg [7:0] capture_prex = 0;
+ 210 reg [7:0] capture_prey = 0;
+ 210 reg [7:0] capture_porch = 'h80;
+ 210 reg [9:0] capture_shift = 512;
+ 210 reg [9:0] hs_sync = 0;
+ 210 reg [9:0] vs_sync = 0;
+ 210 reg [7:0] vs_sync_count = 0;
+ 210 reg [2:0] cap_state = 0;*/
+ 210 /*reg [17:0] capture_rgb = 0;
+ 210 reg [17:0] capture_rgb1 = 0;
+ 210 reg [17:0] capture_rgb2 = 0;
+ 210 reg [17:0] capture_rgb3 = 0;
+ 210 reg [17:0] capture_rgb4 = 0;
+ 210 reg [18:0] capture_rgbavg = 0;*/
+ 210 parameter RESET = 0;
+ 210 parameter Z2_CONFIGURING = 1;
+ 210 parameter Z2_IDLE = 2;
+ 210 parameter WAIT_WRITE = 3;
+ 210 parameter WAIT_WRITE2 = 4;
+ 210 parameter Z2_WRITE_FINALIZE = 5;
+ 210 parameter WAIT_READ = 6;
+ 210 parameter WAIT_READ2 = 7;
+ 210 parameter WAIT_READ3 = 8;
+ 210 parameter CONFIGURED = 9;
+ 210 parameter PAUSE = 10;
+ 210 parameter Z3_IDLE = 11;
+ 210 parameter Z3_WRITE_UPPER = 12;
+ 210 parameter Z3_WRITE_LOWER = 13;
+ 210 parameter Z3_READ_UPPER = 14;
+ 210 parameter Z3_READ_LOWER = 15;
+ 210 parameter Z3_READ_DELAY = 16;
+ 210 parameter Z3_READ_DELAY1 = 30;
+ 210 parameter Z3_READ_DELAY2 = 31;
+ 210 parameter Z3_WRITE_PRE = 32;
+ 210 parameter Z3_WRITE_FINALIZE = 33;
+ 210 parameter Z3_ENDCYCLE = 17;
+ 210 parameter Z3_DTACK = 18;
+ 210 parameter Z3_CONFIGURING = 19;
+ 210 parameter WAIT_REGWRITE = 20;
+ 210 parameter REGWRITE = 21;
+ 210 parameter REGREAD = 22;
+ 210 parameter REGREAD_POST = 23;
+ 210 parameter RESET_DVID = 24;
+ 210 parameter Z2_PRE_CONFIGURED = 25;
+ 210 parameter Z2_ENDCYCLE = 26;
+ 210 reg [6:0] zorro_state = RESET;
+ 210 reg zorro_read = 0;
+ 210 reg zorro_write = 0;
+ 210 reg z2_read = 0;
+ 210 reg z2_write = 0;
+ 210 reg datastrobe_synced = 0;
+ 210 reg zaddr_in_ram = 0;
+ 210 reg zaddr_in_reg = 0;
+ 210 reg zaddr_autoconfig = 0;
+ 210 reg z_cfgin = 0;
+ 210 reg z_cfgin_lo = 0;
+ 210 reg z_reset = 0;
+ 210 reg z3addr_in_ram = 0;
+ 210 reg z3addr_in_reg = 0;
+ 210 reg z3addr_autoconfig = 0;
+ 210 reg [15:0] zaddr_regpart = 0;
+ 210 parameter ANSIZE = 639;
+ 210 `ifdef ANALYZER
+ 210 reg rec_enable = 0;
+ 210 reg [11:0] rec_idx;
+ 210 reg rec_zreadraw [0:ANSIZE];
+ 210 reg rec_zread [0:ANSIZE];
+ 210 reg rec_zwrite [0:ANSIZE];
+ 210 reg rec_zas0 [0:ANSIZE];
+ 210 reg rec_zas1 [0:ANSIZE];
+ 210 reg rec_zaddr_in_ram [0:ANSIZE];
+ 210 reg rec_state [0:ANSIZE];
+ 210 reg rec_statew [0:ANSIZE];
+ 210 reg rec_ready [0:ANSIZE];
+ 210 reg rec_endcycle [0:ANSIZE];
+ 210 `endif

Clone Blocks:
Clone Blocks 1:
amiga2000-gfxcard/z2-minispartan/z2.v@201:211
reg [15:0] writeq_data [0:max_fill-1];
reg [12:0] writeq_fill = 0;
reg [12:0] writeq_drain = 0;

reg [1:0] znAS_sync  = 2'b11;
reg [2:0] znUDS_sync = 3'b000;
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;


Clone Blocks 2:
amiga2000-gfxcard/z2-minispartan/z2.v@202:212
reg [12:0] writeq_fill = 0;
reg [12:0] writeq_drain = 0;

reg [1:0] znAS_sync  = 2'b11;
reg [2:0] znUDS_sync = 3'b000;
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;

reg [6:0] state = 0;

Clone Blocks 3:
amiga2000-gfxcard/z2-minispartan/z2.v@207:217
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;

reg [6:0] state = 0;
reg row_fetched = 0;
parameter IDLE = 0;
parameter WAIT_READ = 1;
parameter WAIT_WRITE = 2;
parameter WAIT_READ_ROM = 4;

Clone Blocks 4:
amiga2000-gfxcard/z2-minispartan/z2.v@204:214

reg [1:0] znAS_sync  = 2'b11;
reg [2:0] znUDS_sync = 3'b000;
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;

reg [6:0] state = 0;
reg row_fetched = 0;
parameter IDLE = 0;

Clone Blocks 5:
amiga2000-gfxcard/z2-minispartan/z2.v@203:213
reg [12:0] writeq_drain = 0;

reg [1:0] znAS_sync  = 2'b11;
reg [2:0] znUDS_sync = 3'b000;
reg [2:0] znLDS_sync = 3'b000;
reg [1:0] zREAD_sync = 2'b00;
reg [1:0] zDOE_sync = 2'b00;
reg [1:0] zE7M_sync = 2'b00;

reg [6:0] state = 0;
reg row_fetched = 0;

