<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:54:57 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_49 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">81, 81, 0.810 us, 0.810 us, 82, 82, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_504">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_512">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_521">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_533">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_544">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_585">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2680, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 196, 1628, 4571, 0</column>
<column name="Memory">0, -, 694, 23, 0</column>
<column name="Multiplexer">-, -, -, 1376, -</column>
<column name="Register">-, -, 3213, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 7, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_504">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_512">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 50, 75, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_585">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_521">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 16, 77, 520, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_533">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 8, 62, 504, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_544">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 0, 0, 390, 1451, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U78">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U79">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U80">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U81">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U82">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U83">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U84">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U85">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U86">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U87">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U88">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U89">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U90">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U91">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U92">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U93">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U94">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U95">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U96">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U97">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U98">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U99">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U100">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U101">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U102">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U103">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U104">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U109">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U110">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U111">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U112">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U113">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U114">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U115">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U116">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U117">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U118">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U120">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U119">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U121">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U122">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arg1_r_U">arg1_r_RAM_AUTO_1R1W, 0, 64, 3, 0, 5, 32, 1, 160</column>
<column name="arg1_r_1_U">arg1_r_RAM_AUTO_1R1W, 0, 64, 3, 0, 5, 32, 1, 160</column>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 3, 0, 3, 64, 1, 192</column>
<column name="arr_1_U">arr_RAM_AUTO_1R1W, 0, 128, 3, 0, 3, 64, 1, 192</column>
<column name="arr_2_U">arr_RAM_AUTO_1R1W, 0, 128, 3, 0, 3, 64, 1, 192</column>
<column name="arr_3_U">arr_RAM_AUTO_1R1W, 0, 128, 3, 0, 3, 64, 1, 192</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln113_10_fu_1680_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln113_1_fu_1412_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1446_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1480_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1510_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1540_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1627_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1660_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1694_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1739_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1378_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1776_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1565_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1752_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1809_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1571_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1789_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_fu_1577_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln117_fu_1583_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln118_1_fu_1589_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln118_fu_1595_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln119_1_fu_1600_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln119_2_fu_1605_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln119_fu_1610_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln120_1_fu_1709_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln120_fu_1713_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln121_fu_1719_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln122_fu_1725_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln50_1_fu_955_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_2_fu_961_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_3_fu_967_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln50_4_fu_981_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_fu_949_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_1_fu_1187_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_2_fu_1193_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_3_fu_1199_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_fu_1181_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_1_fu_1212_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_2_fu_1294_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_3_fu_1302_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_4_fu_1616_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln61_fu_1206_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln62_1_fu_1246_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln62_2_fu_1232_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln62_3_fu_1272_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_4_fu_1256_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln62_5_fu_1266_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_fu_1226_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_1_fu_1284_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln64_2_fu_1320_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_fu_1278_p2">+, 0, 0, 64, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="arg1_r_1_address0">37, 7, 3, 21</column>
<column name="arg1_r_1_address1">20, 4, 3, 12</column>
<column name="arg1_r_1_ce0">26, 5, 1, 5</column>
<column name="arg1_r_1_ce1">14, 3, 1, 3</column>
<column name="arg1_r_1_we0">9, 2, 1, 2</column>
<column name="arg1_r_address0">37, 7, 3, 21</column>
<column name="arg1_r_address1">20, 4, 3, 12</column>
<column name="arg1_r_ce0">26, 5, 1, 5</column>
<column name="arg1_r_ce1">14, 3, 1, 3</column>
<column name="arg1_r_we0">9, 2, 1, 2</column>
<column name="arr_1_address0">37, 7, 2, 14</column>
<column name="arr_1_address1">31, 6, 2, 12</column>
<column name="arr_1_ce0">26, 5, 1, 5</column>
<column name="arr_1_ce1">20, 4, 1, 4</column>
<column name="arr_1_d0">31, 6, 64, 384</column>
<column name="arr_1_we0">26, 5, 1, 5</column>
<column name="arr_2_address0">31, 6, 2, 12</column>
<column name="arr_2_address1">26, 5, 2, 10</column>
<column name="arr_2_ce0">26, 5, 1, 5</column>
<column name="arr_2_ce1">20, 4, 1, 4</column>
<column name="arr_2_d0">26, 5, 64, 320</column>
<column name="arr_2_we0">26, 5, 1, 5</column>
<column name="arr_3_address0">37, 7, 2, 14</column>
<column name="arr_3_address1">20, 4, 2, 8</column>
<column name="arr_3_ce0">26, 5, 1, 5</column>
<column name="arr_3_ce1">20, 4, 1, 4</column>
<column name="arr_3_d0">26, 5, 64, 320</column>
<column name="arr_3_we0">26, 5, 1, 5</column>
<column name="arr_address0">37, 7, 2, 14</column>
<column name="arr_address1">31, 6, 2, 12</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">26, 5, 64, 320</column>
<column name="arr_d1">14, 3, 64, 192</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_773_p0">20, 4, 32, 128</column>
<column name="grp_fu_773_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
<column name="reg_798">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln114_2_reg_2315">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2321">26, 0, 26, 0</column>
<column name="add_ln116_reg_2326">25, 0, 25, 0</column>
<column name="add_ln117_reg_2331">26, 0, 26, 0</column>
<column name="add_ln118_reg_2336">25, 0, 25, 0</column>
<column name="add_ln119_reg_2341">26, 0, 26, 0</column>
<column name="add_ln120_reg_2351">25, 0, 25, 0</column>
<column name="add_ln121_reg_2356">26, 0, 26, 0</column>
<column name="add_ln122_reg_2361">25, 0, 25, 0</column>
<column name="add_ln50_4_reg_2102">64, 0, 64, 0</column>
<column name="add_ln60_3_reg_2207">64, 0, 64, 0</column>
<column name="add_ln61_1_reg_2217">64, 0, 64, 0</column>
<column name="add_ln61_3_reg_2294">64, 0, 64, 0</column>
<column name="add_ln61_reg_2212">64, 0, 64, 0</column>
<column name="add_ln62_3_reg_2247">64, 0, 64, 0</column>
<column name="add_ln62_4_reg_2237">26, 0, 26, 0</column>
<column name="add_ln64_1_reg_2253">64, 0, 64, 0</column>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="arg1_r_1_load_2_reg_2003">32, 0, 32, 0</column>
<column name="arg1_r_1_load_3_reg_1973">32, 0, 32, 0</column>
<column name="arg1_r_1_load_5_reg_2032">32, 0, 32, 0</column>
<column name="arg1_r_1_load_reg_1912">32, 0, 32, 0</column>
<column name="arg1_r_load_2_reg_1963">32, 0, 32, 0</column>
<column name="arg1_r_load_3_reg_2010">32, 0, 32, 0</column>
<column name="arg1_r_load_4_reg_2021">32, 0, 32, 0</column>
<column name="arg1_r_load_reg_1930">32, 0, 32, 0</column>
<column name="arr_1_load_3_reg_2278">64, 0, 64, 0</column>
<column name="arr_2_load_2_reg_2273">64, 0, 64, 0</column>
<column name="arr_3_load_2_reg_2268">64, 0, 64, 0</column>
<column name="arr_load_3_reg_2263">64, 0, 64, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_504_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_512_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_585_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_521_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_533_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_544_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_6_reg_2305">38, 0, 38, 0</column>
<column name="mul16_reg_1918">32, 0, 32, 0</column>
<column name="mul202_reg_2107">64, 0, 64, 0</column>
<column name="mul211_reg_2112">64, 0, 64, 0</column>
<column name="mul219_reg_2040">32, 0, 32, 0</column>
<column name="mul221_reg_2117">64, 0, 64, 0</column>
<column name="mul229_reg_2122">64, 0, 64, 0</column>
<column name="mul237_reg_2127">64, 0, 64, 0</column>
<column name="mul244_reg_2052">32, 0, 32, 0</column>
<column name="mul246_reg_2132">64, 0, 64, 0</column>
<column name="mul254_reg_2137">64, 0, 64, 0</column>
<column name="mul262_reg_2142">64, 0, 64, 0</column>
<column name="mul290_reg_2157">64, 0, 64, 0</column>
<column name="mul299_reg_2162">64, 0, 64, 0</column>
<column name="mul2_reg_2147">63, 0, 64, 1</column>
<column name="mul316_reg_2075">32, 0, 32, 0</column>
<column name="mul318_reg_2172">64, 0, 64, 0</column>
<column name="mul325_reg_2177">64, 0, 64, 0</column>
<column name="mul344_reg_2187">64, 0, 64, 0</column>
<column name="mul353_reg_2192">64, 0, 64, 0</column>
<column name="mul360_reg_2197">64, 0, 64, 0</column>
<column name="mul369_reg_2202">64, 0, 64, 0</column>
<column name="mul3_reg_2152">63, 0, 64, 1</column>
<column name="mul45_reg_1936">32, 0, 32, 0</column>
<column name="mul4_reg_2167">63, 0, 64, 1</column>
<column name="mul5_reg_2182">63, 0, 64, 1</column>
<column name="reg_798">64, 0, 64, 0</column>
<column name="tmp_reg_2366">1, 0, 1, 0</column>
<column name="trunc_ln113_10_reg_2310">25, 0, 25, 0</column>
<column name="trunc_ln113_14_reg_2346">39, 0, 39, 0</column>
<column name="trunc_ln113_reg_2299">26, 0, 26, 0</column>
<column name="trunc_ln50_1_reg_2097">25, 0, 25, 0</column>
<column name="trunc_ln50_reg_2092">25, 0, 25, 0</column>
<column name="trunc_ln61_1_reg_2227">25, 0, 25, 0</column>
<column name="trunc_ln61_2_reg_2289">25, 0, 25, 0</column>
<column name="trunc_ln61_reg_2222">25, 0, 25, 0</column>
<column name="trunc_ln62_2_reg_2232">25, 0, 25, 0</column>
<column name="trunc_ln62_3_reg_2242">26, 0, 26, 0</column>
<column name="trunc_ln64_1_reg_2258">25, 0, 25, 0</column>
<column name="trunc_ln9_reg_1896">62, 0, 62, 0</column>
<column name="trunc_ln_reg_1890">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
