

================================================================
== Vivado HLS Report for 'dot_product'
================================================================
* Date:           Mon Mar 29 17:26:53 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cg4002
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.286 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      390|      390| 3.900 us | 3.900 us |  390|  390|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Loop 2  |       64|       64|         2|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 265
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%a_int_63 = alloca float"   --->   Operation 266 'alloca' 'a_int_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%a_int_63_1 = alloca float"   --->   Operation 267 'alloca' 'a_int_63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%a_int_63_2 = alloca float"   --->   Operation 268 'alloca' 'a_int_63_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%a_int_63_3 = alloca float"   --->   Operation 269 'alloca' 'a_int_63_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%a_int_63_4 = alloca float"   --->   Operation 270 'alloca' 'a_int_63_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%a_int_63_5 = alloca float"   --->   Operation 271 'alloca' 'a_int_63_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%a_int_63_6 = alloca float"   --->   Operation 272 'alloca' 'a_int_63_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%a_int_63_7 = alloca float"   --->   Operation 273 'alloca' 'a_int_63_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%a_int_63_8 = alloca float"   --->   Operation 274 'alloca' 'a_int_63_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%a_int_63_9 = alloca float"   --->   Operation 275 'alloca' 'a_int_63_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%a_int_63_10 = alloca float"   --->   Operation 276 'alloca' 'a_int_63_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%a_int_63_11 = alloca float"   --->   Operation 277 'alloca' 'a_int_63_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%a_int_63_12 = alloca float"   --->   Operation 278 'alloca' 'a_int_63_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%a_int_63_13 = alloca float"   --->   Operation 279 'alloca' 'a_int_63_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%a_int_63_14 = alloca float"   --->   Operation 280 'alloca' 'a_int_63_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%a_int_63_15 = alloca float"   --->   Operation 281 'alloca' 'a_int_63_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%a_int_63_16 = alloca float"   --->   Operation 282 'alloca' 'a_int_63_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%a_int_63_17 = alloca float"   --->   Operation 283 'alloca' 'a_int_63_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%a_int_63_18 = alloca float"   --->   Operation 284 'alloca' 'a_int_63_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%a_int_63_19 = alloca float"   --->   Operation 285 'alloca' 'a_int_63_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%a_int_63_20 = alloca float"   --->   Operation 286 'alloca' 'a_int_63_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%a_int_63_21 = alloca float"   --->   Operation 287 'alloca' 'a_int_63_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%a_int_63_22 = alloca float"   --->   Operation 288 'alloca' 'a_int_63_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%a_int_63_23 = alloca float"   --->   Operation 289 'alloca' 'a_int_63_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%a_int_63_24 = alloca float"   --->   Operation 290 'alloca' 'a_int_63_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%a_int_63_25 = alloca float"   --->   Operation 291 'alloca' 'a_int_63_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%a_int_63_26 = alloca float"   --->   Operation 292 'alloca' 'a_int_63_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%a_int_63_27 = alloca float"   --->   Operation 293 'alloca' 'a_int_63_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%a_int_63_28 = alloca float"   --->   Operation 294 'alloca' 'a_int_63_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%a_int_63_29 = alloca float"   --->   Operation 295 'alloca' 'a_int_63_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%a_int_63_30 = alloca float"   --->   Operation 296 'alloca' 'a_int_63_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%a_int_63_31 = alloca float"   --->   Operation 297 'alloca' 'a_int_63_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%a_int_63_32 = alloca float"   --->   Operation 298 'alloca' 'a_int_63_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%a_int_63_33 = alloca float"   --->   Operation 299 'alloca' 'a_int_63_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%a_int_63_34 = alloca float"   --->   Operation 300 'alloca' 'a_int_63_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%a_int_63_35 = alloca float"   --->   Operation 301 'alloca' 'a_int_63_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%a_int_63_36 = alloca float"   --->   Operation 302 'alloca' 'a_int_63_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%a_int_63_37 = alloca float"   --->   Operation 303 'alloca' 'a_int_63_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%a_int_63_38 = alloca float"   --->   Operation 304 'alloca' 'a_int_63_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%a_int_63_39 = alloca float"   --->   Operation 305 'alloca' 'a_int_63_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%a_int_63_40 = alloca float"   --->   Operation 306 'alloca' 'a_int_63_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%a_int_63_41 = alloca float"   --->   Operation 307 'alloca' 'a_int_63_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%a_int_63_42 = alloca float"   --->   Operation 308 'alloca' 'a_int_63_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%a_int_63_43 = alloca float"   --->   Operation 309 'alloca' 'a_int_63_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%a_int_63_44 = alloca float"   --->   Operation 310 'alloca' 'a_int_63_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%a_int_63_45 = alloca float"   --->   Operation 311 'alloca' 'a_int_63_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%a_int_63_46 = alloca float"   --->   Operation 312 'alloca' 'a_int_63_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%a_int_63_47 = alloca float"   --->   Operation 313 'alloca' 'a_int_63_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%a_int_63_48 = alloca float"   --->   Operation 314 'alloca' 'a_int_63_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%a_int_63_49 = alloca float"   --->   Operation 315 'alloca' 'a_int_63_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%a_int_63_50 = alloca float"   --->   Operation 316 'alloca' 'a_int_63_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%a_int_63_51 = alloca float"   --->   Operation 317 'alloca' 'a_int_63_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%a_int_63_52 = alloca float"   --->   Operation 318 'alloca' 'a_int_63_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%a_int_63_53 = alloca float"   --->   Operation 319 'alloca' 'a_int_63_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%a_int_63_54 = alloca float"   --->   Operation 320 'alloca' 'a_int_63_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%a_int_63_55 = alloca float"   --->   Operation 321 'alloca' 'a_int_63_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%a_int_63_56 = alloca float"   --->   Operation 322 'alloca' 'a_int_63_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%a_int_63_57 = alloca float"   --->   Operation 323 'alloca' 'a_int_63_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%a_int_63_58 = alloca float"   --->   Operation 324 'alloca' 'a_int_63_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%a_int_63_59 = alloca float"   --->   Operation 325 'alloca' 'a_int_63_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%a_int_63_60 = alloca float"   --->   Operation 326 'alloca' 'a_int_63_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%a_int_63_61 = alloca float"   --->   Operation 327 'alloca' 'a_int_63_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%a_int_63_62 = alloca float"   --->   Operation 328 'alloca' 'a_int_63_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%a_int_63_63 = alloca float"   --->   Operation 329 'alloca' 'a_int_63_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%a_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %a_offset)" [cg4002/solution1/main.cpp:23]   --->   Operation 330 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.75ns)   --->   "br label %1" [cg4002/solution1/main.cpp:30]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_3_end ]"   --->   Operation 332 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp eq i7 %i_0, -64" [cg4002/solution1/main.cpp:30]   --->   Operation 333 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 334 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.89ns)   --->   "%i = add i7 %i_0, 1" [cg4002/solution1/main.cpp:30]   --->   Operation 335 'add' 'i' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader1.preheader, label %hls_label_3_begin" [cg4002/solution1/main.cpp:30]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_257 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i1.i7(i7 %a_offset_read, i1 false, i7 %i_0)" [cg4002/solution1/main.cpp:32]   --->   Operation 337 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i15 %tmp_257 to i64" [cg4002/solution1/main.cpp:32]   --->   Operation 338 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16384 x float]* %a, i64 0, i64 %zext_ln32" [cg4002/solution1/main.cpp:32]   --->   Operation 339 'getelementptr' 'a_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 340 [2/2] (1.35ns)   --->   "%a_int_0 = load float* %a_addr, align 4" [cg4002/solution1/main.cpp:32]   --->   Operation 340 'load' 'a_int_0' <Predicate = (!icmp_ln30)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %i_0 to i6" [cg4002/solution1/main.cpp:32]   --->   Operation 341 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.85ns)   --->   "switch i6 %trunc_ln32, label %branch63 [
    i6 0, label %hls_label_3_begin.hls_label_3_end_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [cg4002/solution1/main.cpp:32]   --->   Operation 342 'switch' <Predicate = (!icmp_ln30)> <Delay = 0.85>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 343 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 62)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 344 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 61)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 345 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 60)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 346 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 59)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 347 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 58)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 348 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 57)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 349 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 56)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 350 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 55)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 351 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 54)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 352 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 53)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 353 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 52)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 354 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 51)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 355 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 50)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 356 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 49)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 357 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 48)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 358 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 47)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 359 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 46)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 360 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 45)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 361 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 44)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 362 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 43)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 363 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 42)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 364 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 41)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 365 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 40)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 366 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 39)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 367 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 38)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 368 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 37)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 369 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 36)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 370 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 35)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 371 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 34)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 372 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 33)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 373 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 32)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 374 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 31)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 375 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 30)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 376 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 29)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 377 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 28)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 378 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 27)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 379 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 26)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 380 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 25)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 381 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 24)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 382 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 23)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 383 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 22)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 384 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 21)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 385 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 20)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 386 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 19)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 387 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 18)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 388 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 17)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 389 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 16)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 390 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 15)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 391 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 14)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 392 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 13)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 393 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 12)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 394 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 11)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 395 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 10)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 396 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 9)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 397 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 8)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 398 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 7)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 399 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 6)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 400 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 5)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 401 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 4)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 402 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 3)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 403 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 2)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 404 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 1)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 405 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 0)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [cg4002/solution1/main.cpp:32]   --->   Operation 406 'br' <Predicate = (!icmp_ln30 & trunc_ln32 == 63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [cg4002/solution1/main.cpp:30]   --->   Operation 407 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cg4002/solution1/main.cpp:31]   --->   Operation 408 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/2] (1.35ns)   --->   "%a_int_0 = load float* %a_addr, align 4" [cg4002/solution1/main.cpp:32]   --->   Operation 409 'load' 'a_int_0' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_62" [cg4002/solution1/main.cpp:32]   --->   Operation 410 'store' <Predicate = (trunc_ln32 == 62)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_61" [cg4002/solution1/main.cpp:32]   --->   Operation 411 'store' <Predicate = (trunc_ln32 == 61)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_60" [cg4002/solution1/main.cpp:32]   --->   Operation 412 'store' <Predicate = (trunc_ln32 == 60)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_59" [cg4002/solution1/main.cpp:32]   --->   Operation 413 'store' <Predicate = (trunc_ln32 == 59)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_58" [cg4002/solution1/main.cpp:32]   --->   Operation 414 'store' <Predicate = (trunc_ln32 == 58)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_57" [cg4002/solution1/main.cpp:32]   --->   Operation 415 'store' <Predicate = (trunc_ln32 == 57)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_56" [cg4002/solution1/main.cpp:32]   --->   Operation 416 'store' <Predicate = (trunc_ln32 == 56)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_55" [cg4002/solution1/main.cpp:32]   --->   Operation 417 'store' <Predicate = (trunc_ln32 == 55)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_54" [cg4002/solution1/main.cpp:32]   --->   Operation 418 'store' <Predicate = (trunc_ln32 == 54)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_53" [cg4002/solution1/main.cpp:32]   --->   Operation 419 'store' <Predicate = (trunc_ln32 == 53)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_52" [cg4002/solution1/main.cpp:32]   --->   Operation 420 'store' <Predicate = (trunc_ln32 == 52)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_51" [cg4002/solution1/main.cpp:32]   --->   Operation 421 'store' <Predicate = (trunc_ln32 == 51)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_50" [cg4002/solution1/main.cpp:32]   --->   Operation 422 'store' <Predicate = (trunc_ln32 == 50)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_49" [cg4002/solution1/main.cpp:32]   --->   Operation 423 'store' <Predicate = (trunc_ln32 == 49)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_48" [cg4002/solution1/main.cpp:32]   --->   Operation 424 'store' <Predicate = (trunc_ln32 == 48)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_47" [cg4002/solution1/main.cpp:32]   --->   Operation 425 'store' <Predicate = (trunc_ln32 == 47)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_46" [cg4002/solution1/main.cpp:32]   --->   Operation 426 'store' <Predicate = (trunc_ln32 == 46)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_45" [cg4002/solution1/main.cpp:32]   --->   Operation 427 'store' <Predicate = (trunc_ln32 == 45)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_44" [cg4002/solution1/main.cpp:32]   --->   Operation 428 'store' <Predicate = (trunc_ln32 == 44)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_43" [cg4002/solution1/main.cpp:32]   --->   Operation 429 'store' <Predicate = (trunc_ln32 == 43)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_42" [cg4002/solution1/main.cpp:32]   --->   Operation 430 'store' <Predicate = (trunc_ln32 == 42)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_41" [cg4002/solution1/main.cpp:32]   --->   Operation 431 'store' <Predicate = (trunc_ln32 == 41)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_40" [cg4002/solution1/main.cpp:32]   --->   Operation 432 'store' <Predicate = (trunc_ln32 == 40)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_39" [cg4002/solution1/main.cpp:32]   --->   Operation 433 'store' <Predicate = (trunc_ln32 == 39)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_38" [cg4002/solution1/main.cpp:32]   --->   Operation 434 'store' <Predicate = (trunc_ln32 == 38)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_37" [cg4002/solution1/main.cpp:32]   --->   Operation 435 'store' <Predicate = (trunc_ln32 == 37)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_36" [cg4002/solution1/main.cpp:32]   --->   Operation 436 'store' <Predicate = (trunc_ln32 == 36)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_35" [cg4002/solution1/main.cpp:32]   --->   Operation 437 'store' <Predicate = (trunc_ln32 == 35)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_34" [cg4002/solution1/main.cpp:32]   --->   Operation 438 'store' <Predicate = (trunc_ln32 == 34)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_33" [cg4002/solution1/main.cpp:32]   --->   Operation 439 'store' <Predicate = (trunc_ln32 == 33)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_32" [cg4002/solution1/main.cpp:32]   --->   Operation 440 'store' <Predicate = (trunc_ln32 == 32)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_31" [cg4002/solution1/main.cpp:32]   --->   Operation 441 'store' <Predicate = (trunc_ln32 == 31)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_30" [cg4002/solution1/main.cpp:32]   --->   Operation 442 'store' <Predicate = (trunc_ln32 == 30)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_29" [cg4002/solution1/main.cpp:32]   --->   Operation 443 'store' <Predicate = (trunc_ln32 == 29)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_28" [cg4002/solution1/main.cpp:32]   --->   Operation 444 'store' <Predicate = (trunc_ln32 == 28)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_27" [cg4002/solution1/main.cpp:32]   --->   Operation 445 'store' <Predicate = (trunc_ln32 == 27)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_26" [cg4002/solution1/main.cpp:32]   --->   Operation 446 'store' <Predicate = (trunc_ln32 == 26)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_25" [cg4002/solution1/main.cpp:32]   --->   Operation 447 'store' <Predicate = (trunc_ln32 == 25)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_24" [cg4002/solution1/main.cpp:32]   --->   Operation 448 'store' <Predicate = (trunc_ln32 == 24)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_23" [cg4002/solution1/main.cpp:32]   --->   Operation 449 'store' <Predicate = (trunc_ln32 == 23)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_22" [cg4002/solution1/main.cpp:32]   --->   Operation 450 'store' <Predicate = (trunc_ln32 == 22)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_21" [cg4002/solution1/main.cpp:32]   --->   Operation 451 'store' <Predicate = (trunc_ln32 == 21)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_20" [cg4002/solution1/main.cpp:32]   --->   Operation 452 'store' <Predicate = (trunc_ln32 == 20)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_19" [cg4002/solution1/main.cpp:32]   --->   Operation 453 'store' <Predicate = (trunc_ln32 == 19)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_18" [cg4002/solution1/main.cpp:32]   --->   Operation 454 'store' <Predicate = (trunc_ln32 == 18)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_17" [cg4002/solution1/main.cpp:32]   --->   Operation 455 'store' <Predicate = (trunc_ln32 == 17)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_16" [cg4002/solution1/main.cpp:32]   --->   Operation 456 'store' <Predicate = (trunc_ln32 == 16)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_15" [cg4002/solution1/main.cpp:32]   --->   Operation 457 'store' <Predicate = (trunc_ln32 == 15)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_14" [cg4002/solution1/main.cpp:32]   --->   Operation 458 'store' <Predicate = (trunc_ln32 == 14)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_13" [cg4002/solution1/main.cpp:32]   --->   Operation 459 'store' <Predicate = (trunc_ln32 == 13)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_12" [cg4002/solution1/main.cpp:32]   --->   Operation 460 'store' <Predicate = (trunc_ln32 == 12)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_11" [cg4002/solution1/main.cpp:32]   --->   Operation 461 'store' <Predicate = (trunc_ln32 == 11)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_10" [cg4002/solution1/main.cpp:32]   --->   Operation 462 'store' <Predicate = (trunc_ln32 == 10)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_9" [cg4002/solution1/main.cpp:32]   --->   Operation 463 'store' <Predicate = (trunc_ln32 == 9)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_8" [cg4002/solution1/main.cpp:32]   --->   Operation 464 'store' <Predicate = (trunc_ln32 == 8)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_7" [cg4002/solution1/main.cpp:32]   --->   Operation 465 'store' <Predicate = (trunc_ln32 == 7)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_6" [cg4002/solution1/main.cpp:32]   --->   Operation 466 'store' <Predicate = (trunc_ln32 == 6)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_5" [cg4002/solution1/main.cpp:32]   --->   Operation 467 'store' <Predicate = (trunc_ln32 == 5)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_4" [cg4002/solution1/main.cpp:32]   --->   Operation 468 'store' <Predicate = (trunc_ln32 == 4)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_3" [cg4002/solution1/main.cpp:32]   --->   Operation 469 'store' <Predicate = (trunc_ln32 == 3)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_2" [cg4002/solution1/main.cpp:32]   --->   Operation 470 'store' <Predicate = (trunc_ln32 == 2)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_1" [cg4002/solution1/main.cpp:32]   --->   Operation 471 'store' <Predicate = (trunc_ln32 == 1)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63" [cg4002/solution1/main.cpp:32]   --->   Operation 472 'store' <Predicate = (trunc_ln32 == 0)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "store float %a_int_0, float* %a_int_63_63" [cg4002/solution1/main.cpp:32]   --->   Operation 473 'store' <Predicate = (trunc_ln32 == 63)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [cg4002/solution1/main.cpp:33]   --->   Operation 474 'specregionend' 'empty_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "br label %1" [cg4002/solution1/main.cpp:30]   --->   Operation 475 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%b_int_63 = alloca float"   --->   Operation 476 'alloca' 'b_int_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%b_int_63_1 = alloca float"   --->   Operation 477 'alloca' 'b_int_63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%b_int_63_2 = alloca float"   --->   Operation 478 'alloca' 'b_int_63_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%b_int_63_3 = alloca float"   --->   Operation 479 'alloca' 'b_int_63_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%b_int_63_4 = alloca float"   --->   Operation 480 'alloca' 'b_int_63_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%b_int_63_5 = alloca float"   --->   Operation 481 'alloca' 'b_int_63_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%b_int_63_6 = alloca float"   --->   Operation 482 'alloca' 'b_int_63_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%b_int_63_7 = alloca float"   --->   Operation 483 'alloca' 'b_int_63_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%b_int_63_8 = alloca float"   --->   Operation 484 'alloca' 'b_int_63_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%b_int_63_9 = alloca float"   --->   Operation 485 'alloca' 'b_int_63_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%b_int_63_10 = alloca float"   --->   Operation 486 'alloca' 'b_int_63_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%b_int_63_11 = alloca float"   --->   Operation 487 'alloca' 'b_int_63_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%b_int_63_12 = alloca float"   --->   Operation 488 'alloca' 'b_int_63_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%b_int_63_13 = alloca float"   --->   Operation 489 'alloca' 'b_int_63_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%b_int_63_14 = alloca float"   --->   Operation 490 'alloca' 'b_int_63_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%b_int_63_15 = alloca float"   --->   Operation 491 'alloca' 'b_int_63_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%b_int_63_16 = alloca float"   --->   Operation 492 'alloca' 'b_int_63_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%b_int_63_17 = alloca float"   --->   Operation 493 'alloca' 'b_int_63_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%b_int_63_18 = alloca float"   --->   Operation 494 'alloca' 'b_int_63_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%b_int_63_19 = alloca float"   --->   Operation 495 'alloca' 'b_int_63_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%b_int_63_20 = alloca float"   --->   Operation 496 'alloca' 'b_int_63_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%b_int_63_21 = alloca float"   --->   Operation 497 'alloca' 'b_int_63_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%b_int_63_22 = alloca float"   --->   Operation 498 'alloca' 'b_int_63_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%b_int_63_23 = alloca float"   --->   Operation 499 'alloca' 'b_int_63_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%b_int_63_24 = alloca float"   --->   Operation 500 'alloca' 'b_int_63_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%b_int_63_25 = alloca float"   --->   Operation 501 'alloca' 'b_int_63_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%b_int_63_26 = alloca float"   --->   Operation 502 'alloca' 'b_int_63_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%b_int_63_27 = alloca float"   --->   Operation 503 'alloca' 'b_int_63_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%b_int_63_28 = alloca float"   --->   Operation 504 'alloca' 'b_int_63_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%b_int_63_29 = alloca float"   --->   Operation 505 'alloca' 'b_int_63_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%b_int_63_30 = alloca float"   --->   Operation 506 'alloca' 'b_int_63_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%b_int_63_31 = alloca float"   --->   Operation 507 'alloca' 'b_int_63_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%b_int_63_32 = alloca float"   --->   Operation 508 'alloca' 'b_int_63_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%b_int_63_33 = alloca float"   --->   Operation 509 'alloca' 'b_int_63_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%b_int_63_34 = alloca float"   --->   Operation 510 'alloca' 'b_int_63_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%b_int_63_35 = alloca float"   --->   Operation 511 'alloca' 'b_int_63_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%b_int_63_36 = alloca float"   --->   Operation 512 'alloca' 'b_int_63_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%b_int_63_37 = alloca float"   --->   Operation 513 'alloca' 'b_int_63_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%b_int_63_38 = alloca float"   --->   Operation 514 'alloca' 'b_int_63_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%b_int_63_39 = alloca float"   --->   Operation 515 'alloca' 'b_int_63_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%b_int_63_40 = alloca float"   --->   Operation 516 'alloca' 'b_int_63_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%b_int_63_41 = alloca float"   --->   Operation 517 'alloca' 'b_int_63_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%b_int_63_42 = alloca float"   --->   Operation 518 'alloca' 'b_int_63_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%b_int_63_43 = alloca float"   --->   Operation 519 'alloca' 'b_int_63_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%b_int_63_44 = alloca float"   --->   Operation 520 'alloca' 'b_int_63_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%b_int_63_45 = alloca float"   --->   Operation 521 'alloca' 'b_int_63_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%b_int_63_46 = alloca float"   --->   Operation 522 'alloca' 'b_int_63_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%b_int_63_47 = alloca float"   --->   Operation 523 'alloca' 'b_int_63_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%b_int_63_48 = alloca float"   --->   Operation 524 'alloca' 'b_int_63_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%b_int_63_49 = alloca float"   --->   Operation 525 'alloca' 'b_int_63_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%b_int_63_50 = alloca float"   --->   Operation 526 'alloca' 'b_int_63_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%b_int_63_51 = alloca float"   --->   Operation 527 'alloca' 'b_int_63_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%b_int_63_52 = alloca float"   --->   Operation 528 'alloca' 'b_int_63_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%b_int_63_53 = alloca float"   --->   Operation 529 'alloca' 'b_int_63_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%b_int_63_54 = alloca float"   --->   Operation 530 'alloca' 'b_int_63_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%b_int_63_55 = alloca float"   --->   Operation 531 'alloca' 'b_int_63_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%b_int_63_56 = alloca float"   --->   Operation 532 'alloca' 'b_int_63_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%b_int_63_57 = alloca float"   --->   Operation 533 'alloca' 'b_int_63_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%b_int_63_58 = alloca float"   --->   Operation 534 'alloca' 'b_int_63_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%b_int_63_59 = alloca float"   --->   Operation 535 'alloca' 'b_int_63_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%b_int_63_60 = alloca float"   --->   Operation 536 'alloca' 'b_int_63_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%b_int_63_61 = alloca float"   --->   Operation 537 'alloca' 'b_int_63_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%b_int_63_62 = alloca float"   --->   Operation 538 'alloca' 'b_int_63_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%b_int_63_63 = alloca float"   --->   Operation 539 'alloca' 'b_int_63_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.75ns)   --->   "br label %.preheader1" [cg4002/solution1/main.cpp:34]   --->   Operation 540 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_3, %hls_label_4_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 541 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp eq i7 %i1_0, -64" [cg4002/solution1/main.cpp:34]   --->   Operation 542 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 543 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.89ns)   --->   "%i_3 = add i7 %i1_0, 1" [cg4002/solution1/main.cpp:34]   --->   Operation 544 'add' 'i_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.0, label %hls_label_4_begin" [cg4002/solution1/main.cpp:34]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i1_0 to i64" [cg4002/solution1/main.cpp:36]   --->   Operation 546 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [256 x float]* %b, i64 0, i64 %zext_ln36" [cg4002/solution1/main.cpp:36]   --->   Operation 547 'getelementptr' 'b_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 548 [2/2] (1.35ns)   --->   "%b_int_0 = load float* %b_addr, align 4" [cg4002/solution1/main.cpp:36]   --->   Operation 548 'load' 'b_int_0' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i7 %i1_0 to i6" [cg4002/solution1/main.cpp:36]   --->   Operation 549 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.85ns)   --->   "switch i6 %trunc_ln36, label %branch127 [
    i6 0, label %hls_label_4_begin.hls_label_4_end_crit_edge
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]" [cg4002/solution1/main.cpp:36]   --->   Operation 550 'switch' <Predicate = (!icmp_ln34)> <Delay = 0.85>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 551 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 62)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 552 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 61)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 553 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 60)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 554 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 59)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 555 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 58)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 556 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 57)> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 557 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 56)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 558 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 55)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 559 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 54)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 560 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 53)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 561 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 52)> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 562 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 51)> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 563 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 50)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 564 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 49)> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 565 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 48)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 566 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 47)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 567 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 46)> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 568 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 45)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 569 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 44)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 570 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 43)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 571 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 42)> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 572 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 41)> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 573 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 40)> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 574 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 39)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 575 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 38)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 576 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 37)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 577 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 36)> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 578 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 35)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 579 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 34)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 580 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 33)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 581 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 32)> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 582 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 31)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 583 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 30)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 584 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 29)> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 585 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 28)> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 586 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 27)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 587 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 26)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 588 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 25)> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 589 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 24)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 590 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 23)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 591 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 22)> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 592 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 21)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 593 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 20)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 594 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 19)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 595 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 18)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 596 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 17)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 597 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 16)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 598 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 15)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 599 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 14)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 600 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 13)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 601 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 12)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 602 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 11)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 603 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 10)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 604 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 9)> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 605 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 8)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 606 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 7)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 607 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 6)> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 608 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 5)> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 609 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 4)> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 610 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 3)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 611 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 2)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 612 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 1)> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 613 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 0)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [cg4002/solution1/main.cpp:36]   --->   Operation 614 'br' <Predicate = (!icmp_ln34 & trunc_ln36 == 63)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [cg4002/solution1/main.cpp:34]   --->   Operation 615 'specregionbegin' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cg4002/solution1/main.cpp:35]   --->   Operation 616 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 617 [1/2] (1.35ns)   --->   "%b_int_0 = load float* %b_addr, align 4" [cg4002/solution1/main.cpp:36]   --->   Operation 617 'load' 'b_int_0' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_62" [cg4002/solution1/main.cpp:36]   --->   Operation 618 'store' <Predicate = (trunc_ln36 == 62)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_61" [cg4002/solution1/main.cpp:36]   --->   Operation 619 'store' <Predicate = (trunc_ln36 == 61)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_60" [cg4002/solution1/main.cpp:36]   --->   Operation 620 'store' <Predicate = (trunc_ln36 == 60)> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_59" [cg4002/solution1/main.cpp:36]   --->   Operation 621 'store' <Predicate = (trunc_ln36 == 59)> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_58" [cg4002/solution1/main.cpp:36]   --->   Operation 622 'store' <Predicate = (trunc_ln36 == 58)> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_57" [cg4002/solution1/main.cpp:36]   --->   Operation 623 'store' <Predicate = (trunc_ln36 == 57)> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_56" [cg4002/solution1/main.cpp:36]   --->   Operation 624 'store' <Predicate = (trunc_ln36 == 56)> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_55" [cg4002/solution1/main.cpp:36]   --->   Operation 625 'store' <Predicate = (trunc_ln36 == 55)> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_54" [cg4002/solution1/main.cpp:36]   --->   Operation 626 'store' <Predicate = (trunc_ln36 == 54)> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_53" [cg4002/solution1/main.cpp:36]   --->   Operation 627 'store' <Predicate = (trunc_ln36 == 53)> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_52" [cg4002/solution1/main.cpp:36]   --->   Operation 628 'store' <Predicate = (trunc_ln36 == 52)> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_51" [cg4002/solution1/main.cpp:36]   --->   Operation 629 'store' <Predicate = (trunc_ln36 == 51)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_50" [cg4002/solution1/main.cpp:36]   --->   Operation 630 'store' <Predicate = (trunc_ln36 == 50)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_49" [cg4002/solution1/main.cpp:36]   --->   Operation 631 'store' <Predicate = (trunc_ln36 == 49)> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_48" [cg4002/solution1/main.cpp:36]   --->   Operation 632 'store' <Predicate = (trunc_ln36 == 48)> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_47" [cg4002/solution1/main.cpp:36]   --->   Operation 633 'store' <Predicate = (trunc_ln36 == 47)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_46" [cg4002/solution1/main.cpp:36]   --->   Operation 634 'store' <Predicate = (trunc_ln36 == 46)> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_45" [cg4002/solution1/main.cpp:36]   --->   Operation 635 'store' <Predicate = (trunc_ln36 == 45)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_44" [cg4002/solution1/main.cpp:36]   --->   Operation 636 'store' <Predicate = (trunc_ln36 == 44)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_43" [cg4002/solution1/main.cpp:36]   --->   Operation 637 'store' <Predicate = (trunc_ln36 == 43)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_42" [cg4002/solution1/main.cpp:36]   --->   Operation 638 'store' <Predicate = (trunc_ln36 == 42)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_41" [cg4002/solution1/main.cpp:36]   --->   Operation 639 'store' <Predicate = (trunc_ln36 == 41)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_40" [cg4002/solution1/main.cpp:36]   --->   Operation 640 'store' <Predicate = (trunc_ln36 == 40)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_39" [cg4002/solution1/main.cpp:36]   --->   Operation 641 'store' <Predicate = (trunc_ln36 == 39)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_38" [cg4002/solution1/main.cpp:36]   --->   Operation 642 'store' <Predicate = (trunc_ln36 == 38)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_37" [cg4002/solution1/main.cpp:36]   --->   Operation 643 'store' <Predicate = (trunc_ln36 == 37)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_36" [cg4002/solution1/main.cpp:36]   --->   Operation 644 'store' <Predicate = (trunc_ln36 == 36)> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_35" [cg4002/solution1/main.cpp:36]   --->   Operation 645 'store' <Predicate = (trunc_ln36 == 35)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_34" [cg4002/solution1/main.cpp:36]   --->   Operation 646 'store' <Predicate = (trunc_ln36 == 34)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_33" [cg4002/solution1/main.cpp:36]   --->   Operation 647 'store' <Predicate = (trunc_ln36 == 33)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_32" [cg4002/solution1/main.cpp:36]   --->   Operation 648 'store' <Predicate = (trunc_ln36 == 32)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_31" [cg4002/solution1/main.cpp:36]   --->   Operation 649 'store' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_30" [cg4002/solution1/main.cpp:36]   --->   Operation 650 'store' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_29" [cg4002/solution1/main.cpp:36]   --->   Operation 651 'store' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_28" [cg4002/solution1/main.cpp:36]   --->   Operation 652 'store' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_27" [cg4002/solution1/main.cpp:36]   --->   Operation 653 'store' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_26" [cg4002/solution1/main.cpp:36]   --->   Operation 654 'store' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_25" [cg4002/solution1/main.cpp:36]   --->   Operation 655 'store' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_24" [cg4002/solution1/main.cpp:36]   --->   Operation 656 'store' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_23" [cg4002/solution1/main.cpp:36]   --->   Operation 657 'store' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_22" [cg4002/solution1/main.cpp:36]   --->   Operation 658 'store' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_21" [cg4002/solution1/main.cpp:36]   --->   Operation 659 'store' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_20" [cg4002/solution1/main.cpp:36]   --->   Operation 660 'store' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_19" [cg4002/solution1/main.cpp:36]   --->   Operation 661 'store' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_18" [cg4002/solution1/main.cpp:36]   --->   Operation 662 'store' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_17" [cg4002/solution1/main.cpp:36]   --->   Operation 663 'store' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_16" [cg4002/solution1/main.cpp:36]   --->   Operation 664 'store' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_15" [cg4002/solution1/main.cpp:36]   --->   Operation 665 'store' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_14" [cg4002/solution1/main.cpp:36]   --->   Operation 666 'store' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_13" [cg4002/solution1/main.cpp:36]   --->   Operation 667 'store' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_12" [cg4002/solution1/main.cpp:36]   --->   Operation 668 'store' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_11" [cg4002/solution1/main.cpp:36]   --->   Operation 669 'store' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_10" [cg4002/solution1/main.cpp:36]   --->   Operation 670 'store' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_9" [cg4002/solution1/main.cpp:36]   --->   Operation 671 'store' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_8" [cg4002/solution1/main.cpp:36]   --->   Operation 672 'store' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_7" [cg4002/solution1/main.cpp:36]   --->   Operation 673 'store' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_6" [cg4002/solution1/main.cpp:36]   --->   Operation 674 'store' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_5" [cg4002/solution1/main.cpp:36]   --->   Operation 675 'store' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_4" [cg4002/solution1/main.cpp:36]   --->   Operation 676 'store' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_3" [cg4002/solution1/main.cpp:36]   --->   Operation 677 'store' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_2" [cg4002/solution1/main.cpp:36]   --->   Operation 678 'store' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_1" [cg4002/solution1/main.cpp:36]   --->   Operation 679 'store' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63" [cg4002/solution1/main.cpp:36]   --->   Operation 680 'store' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "store float %b_int_0, float* %b_int_63_63" [cg4002/solution1/main.cpp:36]   --->   Operation 681 'store' <Predicate = (trunc_ln36 == 63)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_63)" [cg4002/solution1/main.cpp:37]   --->   Operation 682 'specregionend' 'empty_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "br label %.preheader1" [cg4002/solution1/main.cpp:34]   --->   Operation 683 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.28>
ST_7 : Operation 684 [1/1] (0.00ns)   --->   "%b_int_63_load = load float* %b_int_63" [cg4002/solution1/main.cpp:41]   --->   Operation 684 'load' 'b_int_63_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "%a_int_63_load = load float* %a_int_63" [cg4002/solution1/main.cpp:41]   --->   Operation 685 'load' 'a_int_63_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 686 [3/3] (8.28ns)   --->   "%tmp1 = fmul float %a_int_63_load, %b_int_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 686 'fmul' 'tmp1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 8.28>
ST_8 : Operation 687 [2/3] (8.28ns)   --->   "%tmp1 = fmul float %a_int_63_load, %b_int_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 687 'fmul' 'tmp1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 8.28>
ST_9 : Operation 688 [1/3] (8.28ns)   --->   "%tmp1 = fmul float %a_int_63_load, %b_int_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 688 'fmul' 'tmp1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.71>
ST_10 : Operation 689 [4/4] (7.71ns)   --->   "%product = fadd float %tmp1, 0.000000e+00" [cg4002/solution1/main.cpp:41]   --->   Operation 689 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 8.28>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%b_int_63_1_load = load float* %b_int_63_1" [cg4002/solution1/main.cpp:41]   --->   Operation 690 'load' 'b_int_63_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%a_int_63_1_load = load float* %a_int_63_1" [cg4002/solution1/main.cpp:41]   --->   Operation 691 'load' 'a_int_63_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 692 [3/4] (7.71ns)   --->   "%product = fadd float %tmp1, 0.000000e+00" [cg4002/solution1/main.cpp:41]   --->   Operation 692 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 693 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_int_63_1_load, %b_int_63_1_load" [cg4002/solution1/main.cpp:41]   --->   Operation 693 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 8.28>
ST_12 : Operation 694 [2/4] (7.71ns)   --->   "%product = fadd float %tmp1, 0.000000e+00" [cg4002/solution1/main.cpp:41]   --->   Operation 694 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 695 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_int_63_1_load, %b_int_63_1_load" [cg4002/solution1/main.cpp:41]   --->   Operation 695 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 8.28>
ST_13 : Operation 696 [1/4] (7.71ns)   --->   "%product = fadd float %tmp1, 0.000000e+00" [cg4002/solution1/main.cpp:41]   --->   Operation 696 'fadd' 'product' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 697 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %a_int_63_1_load, %b_int_63_1_load" [cg4002/solution1/main.cpp:41]   --->   Operation 697 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.71>
ST_14 : Operation 698 [4/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [cg4002/solution1/main.cpp:41]   --->   Operation 698 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 8.28>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%b_int_63_2_load = load float* %b_int_63_2" [cg4002/solution1/main.cpp:41]   --->   Operation 699 'load' 'b_int_63_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 700 [1/1] (0.00ns)   --->   "%a_int_63_2_load = load float* %a_int_63_2" [cg4002/solution1/main.cpp:41]   --->   Operation 700 'load' 'a_int_63_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 701 [3/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [cg4002/solution1/main.cpp:41]   --->   Operation 701 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 702 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_int_63_2_load, %b_int_63_2_load" [cg4002/solution1/main.cpp:41]   --->   Operation 702 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 8.28>
ST_16 : Operation 703 [2/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [cg4002/solution1/main.cpp:41]   --->   Operation 703 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 704 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_int_63_2_load, %b_int_63_2_load" [cg4002/solution1/main.cpp:41]   --->   Operation 704 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 8.28>
ST_17 : Operation 705 [1/4] (7.71ns)   --->   "%product_1 = fadd float %product, %tmp_1" [cg4002/solution1/main.cpp:41]   --->   Operation 705 'fadd' 'product_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 706 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %a_int_63_2_load, %b_int_63_2_load" [cg4002/solution1/main.cpp:41]   --->   Operation 706 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.71>
ST_18 : Operation 707 [4/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [cg4002/solution1/main.cpp:41]   --->   Operation 707 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 8.28>
ST_19 : Operation 708 [1/1] (0.00ns)   --->   "%b_int_63_3_load = load float* %b_int_63_3" [cg4002/solution1/main.cpp:41]   --->   Operation 708 'load' 'b_int_63_3_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 709 [1/1] (0.00ns)   --->   "%a_int_63_3_load = load float* %a_int_63_3" [cg4002/solution1/main.cpp:41]   --->   Operation 709 'load' 'a_int_63_3_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 710 [3/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [cg4002/solution1/main.cpp:41]   --->   Operation 710 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [3/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_int_63_3_load, %b_int_63_3_load" [cg4002/solution1/main.cpp:41]   --->   Operation 711 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 8.28>
ST_20 : Operation 712 [2/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [cg4002/solution1/main.cpp:41]   --->   Operation 712 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [2/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_int_63_3_load, %b_int_63_3_load" [cg4002/solution1/main.cpp:41]   --->   Operation 713 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 8.28>
ST_21 : Operation 714 [1/4] (7.71ns)   --->   "%product_2 = fadd float %product_1, %tmp_2" [cg4002/solution1/main.cpp:41]   --->   Operation 714 'fadd' 'product_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 715 [1/3] (8.28ns)   --->   "%tmp_3 = fmul float %a_int_63_3_load, %b_int_63_3_load" [cg4002/solution1/main.cpp:41]   --->   Operation 715 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 7.71>
ST_22 : Operation 716 [4/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [cg4002/solution1/main.cpp:41]   --->   Operation 716 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 8.28>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%b_int_63_4_load = load float* %b_int_63_4" [cg4002/solution1/main.cpp:41]   --->   Operation 717 'load' 'b_int_63_4_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (0.00ns)   --->   "%a_int_63_4_load = load float* %a_int_63_4" [cg4002/solution1/main.cpp:41]   --->   Operation 718 'load' 'a_int_63_4_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 719 [3/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [cg4002/solution1/main.cpp:41]   --->   Operation 719 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 720 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_int_63_4_load, %b_int_63_4_load" [cg4002/solution1/main.cpp:41]   --->   Operation 720 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 8.28>
ST_24 : Operation 721 [2/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [cg4002/solution1/main.cpp:41]   --->   Operation 721 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_int_63_4_load, %b_int_63_4_load" [cg4002/solution1/main.cpp:41]   --->   Operation 722 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 8.28>
ST_25 : Operation 723 [1/4] (7.71ns)   --->   "%product_3 = fadd float %product_2, %tmp_3" [cg4002/solution1/main.cpp:41]   --->   Operation 723 'fadd' 'product_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 724 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %a_int_63_4_load, %b_int_63_4_load" [cg4002/solution1/main.cpp:41]   --->   Operation 724 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.71>
ST_26 : Operation 725 [4/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [cg4002/solution1/main.cpp:41]   --->   Operation 725 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 8.28>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%b_int_63_5_load = load float* %b_int_63_5" [cg4002/solution1/main.cpp:41]   --->   Operation 726 'load' 'b_int_63_5_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%a_int_63_5_load = load float* %a_int_63_5" [cg4002/solution1/main.cpp:41]   --->   Operation 727 'load' 'a_int_63_5_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [3/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [cg4002/solution1/main.cpp:41]   --->   Operation 728 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 729 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_int_63_5_load, %b_int_63_5_load" [cg4002/solution1/main.cpp:41]   --->   Operation 729 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 8.28>
ST_28 : Operation 730 [2/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [cg4002/solution1/main.cpp:41]   --->   Operation 730 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 731 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_int_63_5_load, %b_int_63_5_load" [cg4002/solution1/main.cpp:41]   --->   Operation 731 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 8.28>
ST_29 : Operation 732 [1/4] (7.71ns)   --->   "%product_4 = fadd float %product_3, %tmp_4" [cg4002/solution1/main.cpp:41]   --->   Operation 732 'fadd' 'product_4' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 733 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %a_int_63_5_load, %b_int_63_5_load" [cg4002/solution1/main.cpp:41]   --->   Operation 733 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 7.71>
ST_30 : Operation 734 [4/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [cg4002/solution1/main.cpp:41]   --->   Operation 734 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 8.28>
ST_31 : Operation 735 [1/1] (0.00ns)   --->   "%b_int_63_6_load = load float* %b_int_63_6" [cg4002/solution1/main.cpp:41]   --->   Operation 735 'load' 'b_int_63_6_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 736 [1/1] (0.00ns)   --->   "%a_int_63_6_load = load float* %a_int_63_6" [cg4002/solution1/main.cpp:41]   --->   Operation 736 'load' 'a_int_63_6_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 737 [3/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [cg4002/solution1/main.cpp:41]   --->   Operation 737 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 738 [3/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_int_63_6_load, %b_int_63_6_load" [cg4002/solution1/main.cpp:41]   --->   Operation 738 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 8.28>
ST_32 : Operation 739 [2/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [cg4002/solution1/main.cpp:41]   --->   Operation 739 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 740 [2/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_int_63_6_load, %b_int_63_6_load" [cg4002/solution1/main.cpp:41]   --->   Operation 740 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 8.28>
ST_33 : Operation 741 [1/4] (7.71ns)   --->   "%product_5 = fadd float %product_4, %tmp_5" [cg4002/solution1/main.cpp:41]   --->   Operation 741 'fadd' 'product_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 742 [1/3] (8.28ns)   --->   "%tmp_6 = fmul float %a_int_63_6_load, %b_int_63_6_load" [cg4002/solution1/main.cpp:41]   --->   Operation 742 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 7.71>
ST_34 : Operation 743 [4/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [cg4002/solution1/main.cpp:41]   --->   Operation 743 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 8.28>
ST_35 : Operation 744 [1/1] (0.00ns)   --->   "%b_int_63_7_load = load float* %b_int_63_7" [cg4002/solution1/main.cpp:41]   --->   Operation 744 'load' 'b_int_63_7_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 745 [1/1] (0.00ns)   --->   "%a_int_63_7_load = load float* %a_int_63_7" [cg4002/solution1/main.cpp:41]   --->   Operation 745 'load' 'a_int_63_7_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 746 [3/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [cg4002/solution1/main.cpp:41]   --->   Operation 746 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 747 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_int_63_7_load, %b_int_63_7_load" [cg4002/solution1/main.cpp:41]   --->   Operation 747 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 8.28>
ST_36 : Operation 748 [2/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [cg4002/solution1/main.cpp:41]   --->   Operation 748 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 749 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_int_63_7_load, %b_int_63_7_load" [cg4002/solution1/main.cpp:41]   --->   Operation 749 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 8.28>
ST_37 : Operation 750 [1/4] (7.71ns)   --->   "%product_6 = fadd float %product_5, %tmp_6" [cg4002/solution1/main.cpp:41]   --->   Operation 750 'fadd' 'product_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 751 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %a_int_63_7_load, %b_int_63_7_load" [cg4002/solution1/main.cpp:41]   --->   Operation 751 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 7.71>
ST_38 : Operation 752 [4/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [cg4002/solution1/main.cpp:41]   --->   Operation 752 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 8.28>
ST_39 : Operation 753 [1/1] (0.00ns)   --->   "%b_int_63_8_load = load float* %b_int_63_8" [cg4002/solution1/main.cpp:41]   --->   Operation 753 'load' 'b_int_63_8_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 754 [1/1] (0.00ns)   --->   "%a_int_63_8_load = load float* %a_int_63_8" [cg4002/solution1/main.cpp:41]   --->   Operation 754 'load' 'a_int_63_8_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 755 [3/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [cg4002/solution1/main.cpp:41]   --->   Operation 755 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 756 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_int_63_8_load, %b_int_63_8_load" [cg4002/solution1/main.cpp:41]   --->   Operation 756 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 8.28>
ST_40 : Operation 757 [2/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [cg4002/solution1/main.cpp:41]   --->   Operation 757 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 758 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_int_63_8_load, %b_int_63_8_load" [cg4002/solution1/main.cpp:41]   --->   Operation 758 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 8.28>
ST_41 : Operation 759 [1/4] (7.71ns)   --->   "%product_7 = fadd float %product_6, %tmp_7" [cg4002/solution1/main.cpp:41]   --->   Operation 759 'fadd' 'product_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 760 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %a_int_63_8_load, %b_int_63_8_load" [cg4002/solution1/main.cpp:41]   --->   Operation 760 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 7.71>
ST_42 : Operation 761 [4/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [cg4002/solution1/main.cpp:41]   --->   Operation 761 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 8.28>
ST_43 : Operation 762 [1/1] (0.00ns)   --->   "%b_int_63_9_load = load float* %b_int_63_9" [cg4002/solution1/main.cpp:41]   --->   Operation 762 'load' 'b_int_63_9_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 763 [1/1] (0.00ns)   --->   "%a_int_63_9_load = load float* %a_int_63_9" [cg4002/solution1/main.cpp:41]   --->   Operation 763 'load' 'a_int_63_9_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 764 [3/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [cg4002/solution1/main.cpp:41]   --->   Operation 764 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 765 [3/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_int_63_9_load, %b_int_63_9_load" [cg4002/solution1/main.cpp:41]   --->   Operation 765 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 8.28>
ST_44 : Operation 766 [2/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [cg4002/solution1/main.cpp:41]   --->   Operation 766 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 767 [2/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_int_63_9_load, %b_int_63_9_load" [cg4002/solution1/main.cpp:41]   --->   Operation 767 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 8.28>
ST_45 : Operation 768 [1/4] (7.71ns)   --->   "%product_8 = fadd float %product_7, %tmp_8" [cg4002/solution1/main.cpp:41]   --->   Operation 768 'fadd' 'product_8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 769 [1/3] (8.28ns)   --->   "%tmp_9 = fmul float %a_int_63_9_load, %b_int_63_9_load" [cg4002/solution1/main.cpp:41]   --->   Operation 769 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 7.71>
ST_46 : Operation 770 [4/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [cg4002/solution1/main.cpp:41]   --->   Operation 770 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 8.28>
ST_47 : Operation 771 [1/1] (0.00ns)   --->   "%b_int_63_10_load = load float* %b_int_63_10" [cg4002/solution1/main.cpp:41]   --->   Operation 771 'load' 'b_int_63_10_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 772 [1/1] (0.00ns)   --->   "%a_int_63_10_load = load float* %a_int_63_10" [cg4002/solution1/main.cpp:41]   --->   Operation 772 'load' 'a_int_63_10_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 773 [3/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [cg4002/solution1/main.cpp:41]   --->   Operation 773 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 774 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %a_int_63_10_load, %b_int_63_10_load" [cg4002/solution1/main.cpp:41]   --->   Operation 774 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 8.28>
ST_48 : Operation 775 [2/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [cg4002/solution1/main.cpp:41]   --->   Operation 775 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 776 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %a_int_63_10_load, %b_int_63_10_load" [cg4002/solution1/main.cpp:41]   --->   Operation 776 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 8.28>
ST_49 : Operation 777 [1/4] (7.71ns)   --->   "%product_9 = fadd float %product_8, %tmp_9" [cg4002/solution1/main.cpp:41]   --->   Operation 777 'fadd' 'product_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 778 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %a_int_63_10_load, %b_int_63_10_load" [cg4002/solution1/main.cpp:41]   --->   Operation 778 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 7.71>
ST_50 : Operation 779 [4/4] (7.71ns)   --->   "%product_s = fadd float %product_9, %tmp_s" [cg4002/solution1/main.cpp:41]   --->   Operation 779 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 8.28>
ST_51 : Operation 780 [1/1] (0.00ns)   --->   "%b_int_63_11_load = load float* %b_int_63_11" [cg4002/solution1/main.cpp:41]   --->   Operation 780 'load' 'b_int_63_11_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 781 [1/1] (0.00ns)   --->   "%a_int_63_11_load = load float* %a_int_63_11" [cg4002/solution1/main.cpp:41]   --->   Operation 781 'load' 'a_int_63_11_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 782 [3/4] (7.71ns)   --->   "%product_s = fadd float %product_9, %tmp_s" [cg4002/solution1/main.cpp:41]   --->   Operation 782 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 783 [3/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_int_63_11_load, %b_int_63_11_load" [cg4002/solution1/main.cpp:41]   --->   Operation 783 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 8.28>
ST_52 : Operation 784 [2/4] (7.71ns)   --->   "%product_s = fadd float %product_9, %tmp_s" [cg4002/solution1/main.cpp:41]   --->   Operation 784 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 785 [2/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_int_63_11_load, %b_int_63_11_load" [cg4002/solution1/main.cpp:41]   --->   Operation 785 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 8.28>
ST_53 : Operation 786 [1/4] (7.71ns)   --->   "%product_s = fadd float %product_9, %tmp_s" [cg4002/solution1/main.cpp:41]   --->   Operation 786 'fadd' 'product_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 787 [1/3] (8.28ns)   --->   "%tmp_10 = fmul float %a_int_63_11_load, %b_int_63_11_load" [cg4002/solution1/main.cpp:41]   --->   Operation 787 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 7.71>
ST_54 : Operation 788 [4/4] (7.71ns)   --->   "%product_10 = fadd float %product_s, %tmp_10" [cg4002/solution1/main.cpp:41]   --->   Operation 788 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 8.28>
ST_55 : Operation 789 [1/1] (0.00ns)   --->   "%b_int_63_12_load = load float* %b_int_63_12" [cg4002/solution1/main.cpp:41]   --->   Operation 789 'load' 'b_int_63_12_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 790 [1/1] (0.00ns)   --->   "%a_int_63_12_load = load float* %a_int_63_12" [cg4002/solution1/main.cpp:41]   --->   Operation 790 'load' 'a_int_63_12_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 791 [3/4] (7.71ns)   --->   "%product_10 = fadd float %product_s, %tmp_10" [cg4002/solution1/main.cpp:41]   --->   Operation 791 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 792 [3/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_int_63_12_load, %b_int_63_12_load" [cg4002/solution1/main.cpp:41]   --->   Operation 792 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 8.28>
ST_56 : Operation 793 [2/4] (7.71ns)   --->   "%product_10 = fadd float %product_s, %tmp_10" [cg4002/solution1/main.cpp:41]   --->   Operation 793 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 794 [2/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_int_63_12_load, %b_int_63_12_load" [cg4002/solution1/main.cpp:41]   --->   Operation 794 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 8.28>
ST_57 : Operation 795 [1/4] (7.71ns)   --->   "%product_10 = fadd float %product_s, %tmp_10" [cg4002/solution1/main.cpp:41]   --->   Operation 795 'fadd' 'product_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 796 [1/3] (8.28ns)   --->   "%tmp_11 = fmul float %a_int_63_12_load, %b_int_63_12_load" [cg4002/solution1/main.cpp:41]   --->   Operation 796 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 7.71>
ST_58 : Operation 797 [4/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [cg4002/solution1/main.cpp:41]   --->   Operation 797 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 8.28>
ST_59 : Operation 798 [1/1] (0.00ns)   --->   "%b_int_63_13_load = load float* %b_int_63_13" [cg4002/solution1/main.cpp:41]   --->   Operation 798 'load' 'b_int_63_13_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 799 [1/1] (0.00ns)   --->   "%a_int_63_13_load = load float* %a_int_63_13" [cg4002/solution1/main.cpp:41]   --->   Operation 799 'load' 'a_int_63_13_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 800 [3/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [cg4002/solution1/main.cpp:41]   --->   Operation 800 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 801 [3/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_int_63_13_load, %b_int_63_13_load" [cg4002/solution1/main.cpp:41]   --->   Operation 801 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 8.28>
ST_60 : Operation 802 [2/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [cg4002/solution1/main.cpp:41]   --->   Operation 802 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 803 [2/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_int_63_13_load, %b_int_63_13_load" [cg4002/solution1/main.cpp:41]   --->   Operation 803 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 8.28>
ST_61 : Operation 804 [1/4] (7.71ns)   --->   "%product_11 = fadd float %product_10, %tmp_11" [cg4002/solution1/main.cpp:41]   --->   Operation 804 'fadd' 'product_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 805 [1/3] (8.28ns)   --->   "%tmp_12 = fmul float %a_int_63_13_load, %b_int_63_13_load" [cg4002/solution1/main.cpp:41]   --->   Operation 805 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 7.71>
ST_62 : Operation 806 [4/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [cg4002/solution1/main.cpp:41]   --->   Operation 806 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 8.28>
ST_63 : Operation 807 [1/1] (0.00ns)   --->   "%b_int_63_14_load = load float* %b_int_63_14" [cg4002/solution1/main.cpp:41]   --->   Operation 807 'load' 'b_int_63_14_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 808 [1/1] (0.00ns)   --->   "%a_int_63_14_load = load float* %a_int_63_14" [cg4002/solution1/main.cpp:41]   --->   Operation 808 'load' 'a_int_63_14_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 809 [3/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [cg4002/solution1/main.cpp:41]   --->   Operation 809 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 810 [3/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_int_63_14_load, %b_int_63_14_load" [cg4002/solution1/main.cpp:41]   --->   Operation 810 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 8.28>
ST_64 : Operation 811 [2/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [cg4002/solution1/main.cpp:41]   --->   Operation 811 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 812 [2/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_int_63_14_load, %b_int_63_14_load" [cg4002/solution1/main.cpp:41]   --->   Operation 812 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 8.28>
ST_65 : Operation 813 [1/4] (7.71ns)   --->   "%product_12 = fadd float %product_11, %tmp_12" [cg4002/solution1/main.cpp:41]   --->   Operation 813 'fadd' 'product_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 814 [1/3] (8.28ns)   --->   "%tmp_13 = fmul float %a_int_63_14_load, %b_int_63_14_load" [cg4002/solution1/main.cpp:41]   --->   Operation 814 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 7.71>
ST_66 : Operation 815 [4/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [cg4002/solution1/main.cpp:41]   --->   Operation 815 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 8.28>
ST_67 : Operation 816 [1/1] (0.00ns)   --->   "%b_int_63_15_load = load float* %b_int_63_15" [cg4002/solution1/main.cpp:41]   --->   Operation 816 'load' 'b_int_63_15_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 817 [1/1] (0.00ns)   --->   "%a_int_63_15_load = load float* %a_int_63_15" [cg4002/solution1/main.cpp:41]   --->   Operation 817 'load' 'a_int_63_15_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 818 [3/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [cg4002/solution1/main.cpp:41]   --->   Operation 818 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 819 [3/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_int_63_15_load, %b_int_63_15_load" [cg4002/solution1/main.cpp:41]   --->   Operation 819 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 8.28>
ST_68 : Operation 820 [2/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [cg4002/solution1/main.cpp:41]   --->   Operation 820 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 821 [2/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_int_63_15_load, %b_int_63_15_load" [cg4002/solution1/main.cpp:41]   --->   Operation 821 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 8.28>
ST_69 : Operation 822 [1/4] (7.71ns)   --->   "%product_13 = fadd float %product_12, %tmp_13" [cg4002/solution1/main.cpp:41]   --->   Operation 822 'fadd' 'product_13' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 823 [1/3] (8.28ns)   --->   "%tmp_14 = fmul float %a_int_63_15_load, %b_int_63_15_load" [cg4002/solution1/main.cpp:41]   --->   Operation 823 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 7.71>
ST_70 : Operation 824 [4/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [cg4002/solution1/main.cpp:41]   --->   Operation 824 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 8.28>
ST_71 : Operation 825 [1/1] (0.00ns)   --->   "%b_int_63_16_load = load float* %b_int_63_16" [cg4002/solution1/main.cpp:41]   --->   Operation 825 'load' 'b_int_63_16_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 826 [1/1] (0.00ns)   --->   "%a_int_63_16_load = load float* %a_int_63_16" [cg4002/solution1/main.cpp:41]   --->   Operation 826 'load' 'a_int_63_16_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 827 [3/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [cg4002/solution1/main.cpp:41]   --->   Operation 827 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 828 [3/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_int_63_16_load, %b_int_63_16_load" [cg4002/solution1/main.cpp:41]   --->   Operation 828 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 8.28>
ST_72 : Operation 829 [2/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [cg4002/solution1/main.cpp:41]   --->   Operation 829 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 830 [2/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_int_63_16_load, %b_int_63_16_load" [cg4002/solution1/main.cpp:41]   --->   Operation 830 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 8.28>
ST_73 : Operation 831 [1/4] (7.71ns)   --->   "%product_14 = fadd float %product_13, %tmp_14" [cg4002/solution1/main.cpp:41]   --->   Operation 831 'fadd' 'product_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 832 [1/3] (8.28ns)   --->   "%tmp_15 = fmul float %a_int_63_16_load, %b_int_63_16_load" [cg4002/solution1/main.cpp:41]   --->   Operation 832 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 7.71>
ST_74 : Operation 833 [4/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [cg4002/solution1/main.cpp:41]   --->   Operation 833 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 72> <Delay = 8.28>
ST_75 : Operation 834 [1/1] (0.00ns)   --->   "%b_int_63_17_load = load float* %b_int_63_17" [cg4002/solution1/main.cpp:41]   --->   Operation 834 'load' 'b_int_63_17_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 835 [1/1] (0.00ns)   --->   "%a_int_63_17_load = load float* %a_int_63_17" [cg4002/solution1/main.cpp:41]   --->   Operation 835 'load' 'a_int_63_17_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 836 [3/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [cg4002/solution1/main.cpp:41]   --->   Operation 836 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 837 [3/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_int_63_17_load, %b_int_63_17_load" [cg4002/solution1/main.cpp:41]   --->   Operation 837 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 73> <Delay = 8.28>
ST_76 : Operation 838 [2/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [cg4002/solution1/main.cpp:41]   --->   Operation 838 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 839 [2/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_int_63_17_load, %b_int_63_17_load" [cg4002/solution1/main.cpp:41]   --->   Operation 839 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 8.28>
ST_77 : Operation 840 [1/4] (7.71ns)   --->   "%product_15 = fadd float %product_14, %tmp_15" [cg4002/solution1/main.cpp:41]   --->   Operation 840 'fadd' 'product_15' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 841 [1/3] (8.28ns)   --->   "%tmp_16 = fmul float %a_int_63_17_load, %b_int_63_17_load" [cg4002/solution1/main.cpp:41]   --->   Operation 841 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 7.71>
ST_78 : Operation 842 [4/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [cg4002/solution1/main.cpp:41]   --->   Operation 842 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 76> <Delay = 8.28>
ST_79 : Operation 843 [1/1] (0.00ns)   --->   "%b_int_63_18_load = load float* %b_int_63_18" [cg4002/solution1/main.cpp:41]   --->   Operation 843 'load' 'b_int_63_18_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 844 [1/1] (0.00ns)   --->   "%a_int_63_18_load = load float* %a_int_63_18" [cg4002/solution1/main.cpp:41]   --->   Operation 844 'load' 'a_int_63_18_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 845 [3/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [cg4002/solution1/main.cpp:41]   --->   Operation 845 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 846 [3/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_int_63_18_load, %b_int_63_18_load" [cg4002/solution1/main.cpp:41]   --->   Operation 846 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 8.28>
ST_80 : Operation 847 [2/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [cg4002/solution1/main.cpp:41]   --->   Operation 847 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 848 [2/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_int_63_18_load, %b_int_63_18_load" [cg4002/solution1/main.cpp:41]   --->   Operation 848 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 8.28>
ST_81 : Operation 849 [1/4] (7.71ns)   --->   "%product_16 = fadd float %product_15, %tmp_16" [cg4002/solution1/main.cpp:41]   --->   Operation 849 'fadd' 'product_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 850 [1/3] (8.28ns)   --->   "%tmp_17 = fmul float %a_int_63_18_load, %b_int_63_18_load" [cg4002/solution1/main.cpp:41]   --->   Operation 850 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 7.71>
ST_82 : Operation 851 [4/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [cg4002/solution1/main.cpp:41]   --->   Operation 851 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 8.28>
ST_83 : Operation 852 [1/1] (0.00ns)   --->   "%b_int_63_19_load = load float* %b_int_63_19" [cg4002/solution1/main.cpp:41]   --->   Operation 852 'load' 'b_int_63_19_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 853 [1/1] (0.00ns)   --->   "%a_int_63_19_load = load float* %a_int_63_19" [cg4002/solution1/main.cpp:41]   --->   Operation 853 'load' 'a_int_63_19_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 854 [3/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [cg4002/solution1/main.cpp:41]   --->   Operation 854 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 855 [3/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_int_63_19_load, %b_int_63_19_load" [cg4002/solution1/main.cpp:41]   --->   Operation 855 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 8.28>
ST_84 : Operation 856 [2/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [cg4002/solution1/main.cpp:41]   --->   Operation 856 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 857 [2/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_int_63_19_load, %b_int_63_19_load" [cg4002/solution1/main.cpp:41]   --->   Operation 857 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 8.28>
ST_85 : Operation 858 [1/4] (7.71ns)   --->   "%product_17 = fadd float %product_16, %tmp_17" [cg4002/solution1/main.cpp:41]   --->   Operation 858 'fadd' 'product_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 859 [1/3] (8.28ns)   --->   "%tmp_18 = fmul float %a_int_63_19_load, %b_int_63_19_load" [cg4002/solution1/main.cpp:41]   --->   Operation 859 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 83> <Delay = 7.71>
ST_86 : Operation 860 [4/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [cg4002/solution1/main.cpp:41]   --->   Operation 860 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 8.28>
ST_87 : Operation 861 [1/1] (0.00ns)   --->   "%b_int_63_20_load = load float* %b_int_63_20" [cg4002/solution1/main.cpp:41]   --->   Operation 861 'load' 'b_int_63_20_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 862 [1/1] (0.00ns)   --->   "%a_int_63_20_load = load float* %a_int_63_20" [cg4002/solution1/main.cpp:41]   --->   Operation 862 'load' 'a_int_63_20_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 863 [3/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [cg4002/solution1/main.cpp:41]   --->   Operation 863 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 864 [3/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_int_63_20_load, %b_int_63_20_load" [cg4002/solution1/main.cpp:41]   --->   Operation 864 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 8.28>
ST_88 : Operation 865 [2/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [cg4002/solution1/main.cpp:41]   --->   Operation 865 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 866 [2/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_int_63_20_load, %b_int_63_20_load" [cg4002/solution1/main.cpp:41]   --->   Operation 866 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 86> <Delay = 8.28>
ST_89 : Operation 867 [1/4] (7.71ns)   --->   "%product_18 = fadd float %product_17, %tmp_18" [cg4002/solution1/main.cpp:41]   --->   Operation 867 'fadd' 'product_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 868 [1/3] (8.28ns)   --->   "%tmp_19 = fmul float %a_int_63_20_load, %b_int_63_20_load" [cg4002/solution1/main.cpp:41]   --->   Operation 868 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 87> <Delay = 7.71>
ST_90 : Operation 869 [4/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [cg4002/solution1/main.cpp:41]   --->   Operation 869 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 88> <Delay = 8.28>
ST_91 : Operation 870 [1/1] (0.00ns)   --->   "%b_int_63_21_load = load float* %b_int_63_21" [cg4002/solution1/main.cpp:41]   --->   Operation 870 'load' 'b_int_63_21_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 871 [1/1] (0.00ns)   --->   "%a_int_63_21_load = load float* %a_int_63_21" [cg4002/solution1/main.cpp:41]   --->   Operation 871 'load' 'a_int_63_21_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 872 [3/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [cg4002/solution1/main.cpp:41]   --->   Operation 872 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 873 [3/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_int_63_21_load, %b_int_63_21_load" [cg4002/solution1/main.cpp:41]   --->   Operation 873 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 89> <Delay = 8.28>
ST_92 : Operation 874 [2/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [cg4002/solution1/main.cpp:41]   --->   Operation 874 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 875 [2/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_int_63_21_load, %b_int_63_21_load" [cg4002/solution1/main.cpp:41]   --->   Operation 875 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 8.28>
ST_93 : Operation 876 [1/4] (7.71ns)   --->   "%product_19 = fadd float %product_18, %tmp_19" [cg4002/solution1/main.cpp:41]   --->   Operation 876 'fadd' 'product_19' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 877 [1/3] (8.28ns)   --->   "%tmp_20 = fmul float %a_int_63_21_load, %b_int_63_21_load" [cg4002/solution1/main.cpp:41]   --->   Operation 877 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 7.71>
ST_94 : Operation 878 [4/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [cg4002/solution1/main.cpp:41]   --->   Operation 878 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 92> <Delay = 8.28>
ST_95 : Operation 879 [1/1] (0.00ns)   --->   "%b_int_63_22_load = load float* %b_int_63_22" [cg4002/solution1/main.cpp:41]   --->   Operation 879 'load' 'b_int_63_22_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 880 [1/1] (0.00ns)   --->   "%a_int_63_22_load = load float* %a_int_63_22" [cg4002/solution1/main.cpp:41]   --->   Operation 880 'load' 'a_int_63_22_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 881 [3/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [cg4002/solution1/main.cpp:41]   --->   Operation 881 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 882 [3/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_int_63_22_load, %b_int_63_22_load" [cg4002/solution1/main.cpp:41]   --->   Operation 882 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 93> <Delay = 8.28>
ST_96 : Operation 883 [2/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [cg4002/solution1/main.cpp:41]   --->   Operation 883 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 884 [2/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_int_63_22_load, %b_int_63_22_load" [cg4002/solution1/main.cpp:41]   --->   Operation 884 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 94> <Delay = 8.28>
ST_97 : Operation 885 [1/4] (7.71ns)   --->   "%product_20 = fadd float %product_19, %tmp_20" [cg4002/solution1/main.cpp:41]   --->   Operation 885 'fadd' 'product_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 886 [1/3] (8.28ns)   --->   "%tmp_21 = fmul float %a_int_63_22_load, %b_int_63_22_load" [cg4002/solution1/main.cpp:41]   --->   Operation 886 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 7.71>
ST_98 : Operation 887 [4/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [cg4002/solution1/main.cpp:41]   --->   Operation 887 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 8.28>
ST_99 : Operation 888 [1/1] (0.00ns)   --->   "%b_int_63_23_load = load float* %b_int_63_23" [cg4002/solution1/main.cpp:41]   --->   Operation 888 'load' 'b_int_63_23_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 889 [1/1] (0.00ns)   --->   "%a_int_63_23_load = load float* %a_int_63_23" [cg4002/solution1/main.cpp:41]   --->   Operation 889 'load' 'a_int_63_23_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 890 [3/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [cg4002/solution1/main.cpp:41]   --->   Operation 890 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 891 [3/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_int_63_23_load, %b_int_63_23_load" [cg4002/solution1/main.cpp:41]   --->   Operation 891 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 8.28>
ST_100 : Operation 892 [2/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [cg4002/solution1/main.cpp:41]   --->   Operation 892 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 893 [2/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_int_63_23_load, %b_int_63_23_load" [cg4002/solution1/main.cpp:41]   --->   Operation 893 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 98> <Delay = 8.28>
ST_101 : Operation 894 [1/4] (7.71ns)   --->   "%product_21 = fadd float %product_20, %tmp_21" [cg4002/solution1/main.cpp:41]   --->   Operation 894 'fadd' 'product_21' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 895 [1/3] (8.28ns)   --->   "%tmp_22 = fmul float %a_int_63_23_load, %b_int_63_23_load" [cg4002/solution1/main.cpp:41]   --->   Operation 895 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 99> <Delay = 7.71>
ST_102 : Operation 896 [4/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [cg4002/solution1/main.cpp:41]   --->   Operation 896 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 8.28>
ST_103 : Operation 897 [1/1] (0.00ns)   --->   "%b_int_63_24_load = load float* %b_int_63_24" [cg4002/solution1/main.cpp:41]   --->   Operation 897 'load' 'b_int_63_24_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 898 [1/1] (0.00ns)   --->   "%a_int_63_24_load = load float* %a_int_63_24" [cg4002/solution1/main.cpp:41]   --->   Operation 898 'load' 'a_int_63_24_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 899 [3/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [cg4002/solution1/main.cpp:41]   --->   Operation 899 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 900 [3/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_int_63_24_load, %b_int_63_24_load" [cg4002/solution1/main.cpp:41]   --->   Operation 900 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 8.28>
ST_104 : Operation 901 [2/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [cg4002/solution1/main.cpp:41]   --->   Operation 901 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 902 [2/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_int_63_24_load, %b_int_63_24_load" [cg4002/solution1/main.cpp:41]   --->   Operation 902 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 8.28>
ST_105 : Operation 903 [1/4] (7.71ns)   --->   "%product_22 = fadd float %product_21, %tmp_22" [cg4002/solution1/main.cpp:41]   --->   Operation 903 'fadd' 'product_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 904 [1/3] (8.28ns)   --->   "%tmp_23 = fmul float %a_int_63_24_load, %b_int_63_24_load" [cg4002/solution1/main.cpp:41]   --->   Operation 904 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 7.71>
ST_106 : Operation 905 [4/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [cg4002/solution1/main.cpp:41]   --->   Operation 905 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 8.28>
ST_107 : Operation 906 [1/1] (0.00ns)   --->   "%b_int_63_25_load = load float* %b_int_63_25" [cg4002/solution1/main.cpp:41]   --->   Operation 906 'load' 'b_int_63_25_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 907 [1/1] (0.00ns)   --->   "%a_int_63_25_load = load float* %a_int_63_25" [cg4002/solution1/main.cpp:41]   --->   Operation 907 'load' 'a_int_63_25_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 908 [3/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [cg4002/solution1/main.cpp:41]   --->   Operation 908 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 909 [3/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_int_63_25_load, %b_int_63_25_load" [cg4002/solution1/main.cpp:41]   --->   Operation 909 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 8.28>
ST_108 : Operation 910 [2/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [cg4002/solution1/main.cpp:41]   --->   Operation 910 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 911 [2/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_int_63_25_load, %b_int_63_25_load" [cg4002/solution1/main.cpp:41]   --->   Operation 911 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 8.28>
ST_109 : Operation 912 [1/4] (7.71ns)   --->   "%product_23 = fadd float %product_22, %tmp_23" [cg4002/solution1/main.cpp:41]   --->   Operation 912 'fadd' 'product_23' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 913 [1/3] (8.28ns)   --->   "%tmp_24 = fmul float %a_int_63_25_load, %b_int_63_25_load" [cg4002/solution1/main.cpp:41]   --->   Operation 913 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 7.71>
ST_110 : Operation 914 [4/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [cg4002/solution1/main.cpp:41]   --->   Operation 914 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 8.28>
ST_111 : Operation 915 [1/1] (0.00ns)   --->   "%b_int_63_26_load = load float* %b_int_63_26" [cg4002/solution1/main.cpp:41]   --->   Operation 915 'load' 'b_int_63_26_load' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 916 [1/1] (0.00ns)   --->   "%a_int_63_26_load = load float* %a_int_63_26" [cg4002/solution1/main.cpp:41]   --->   Operation 916 'load' 'a_int_63_26_load' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 917 [3/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [cg4002/solution1/main.cpp:41]   --->   Operation 917 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 918 [3/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_int_63_26_load, %b_int_63_26_load" [cg4002/solution1/main.cpp:41]   --->   Operation 918 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 109> <Delay = 8.28>
ST_112 : Operation 919 [2/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [cg4002/solution1/main.cpp:41]   --->   Operation 919 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 920 [2/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_int_63_26_load, %b_int_63_26_load" [cg4002/solution1/main.cpp:41]   --->   Operation 920 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 110> <Delay = 8.28>
ST_113 : Operation 921 [1/4] (7.71ns)   --->   "%product_24 = fadd float %product_23, %tmp_24" [cg4002/solution1/main.cpp:41]   --->   Operation 921 'fadd' 'product_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 922 [1/3] (8.28ns)   --->   "%tmp_25 = fmul float %a_int_63_26_load, %b_int_63_26_load" [cg4002/solution1/main.cpp:41]   --->   Operation 922 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 111> <Delay = 7.71>
ST_114 : Operation 923 [4/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [cg4002/solution1/main.cpp:41]   --->   Operation 923 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 112> <Delay = 8.28>
ST_115 : Operation 924 [1/1] (0.00ns)   --->   "%b_int_63_27_load = load float* %b_int_63_27" [cg4002/solution1/main.cpp:41]   --->   Operation 924 'load' 'b_int_63_27_load' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 925 [1/1] (0.00ns)   --->   "%a_int_63_27_load = load float* %a_int_63_27" [cg4002/solution1/main.cpp:41]   --->   Operation 925 'load' 'a_int_63_27_load' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 926 [3/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [cg4002/solution1/main.cpp:41]   --->   Operation 926 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 927 [3/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_int_63_27_load, %b_int_63_27_load" [cg4002/solution1/main.cpp:41]   --->   Operation 927 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 113> <Delay = 8.28>
ST_116 : Operation 928 [2/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [cg4002/solution1/main.cpp:41]   --->   Operation 928 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 929 [2/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_int_63_27_load, %b_int_63_27_load" [cg4002/solution1/main.cpp:41]   --->   Operation 929 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 114> <Delay = 8.28>
ST_117 : Operation 930 [1/4] (7.71ns)   --->   "%product_25 = fadd float %product_24, %tmp_25" [cg4002/solution1/main.cpp:41]   --->   Operation 930 'fadd' 'product_25' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 931 [1/3] (8.28ns)   --->   "%tmp_26 = fmul float %a_int_63_27_load, %b_int_63_27_load" [cg4002/solution1/main.cpp:41]   --->   Operation 931 'fmul' 'tmp_26' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 115> <Delay = 7.71>
ST_118 : Operation 932 [4/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [cg4002/solution1/main.cpp:41]   --->   Operation 932 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 116> <Delay = 8.28>
ST_119 : Operation 933 [1/1] (0.00ns)   --->   "%b_int_63_28_load = load float* %b_int_63_28" [cg4002/solution1/main.cpp:41]   --->   Operation 933 'load' 'b_int_63_28_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 934 [1/1] (0.00ns)   --->   "%a_int_63_28_load = load float* %a_int_63_28" [cg4002/solution1/main.cpp:41]   --->   Operation 934 'load' 'a_int_63_28_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 935 [3/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [cg4002/solution1/main.cpp:41]   --->   Operation 935 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 936 [3/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_int_63_28_load, %b_int_63_28_load" [cg4002/solution1/main.cpp:41]   --->   Operation 936 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 117> <Delay = 8.28>
ST_120 : Operation 937 [2/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [cg4002/solution1/main.cpp:41]   --->   Operation 937 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 938 [2/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_int_63_28_load, %b_int_63_28_load" [cg4002/solution1/main.cpp:41]   --->   Operation 938 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 118> <Delay = 8.28>
ST_121 : Operation 939 [1/4] (7.71ns)   --->   "%product_26 = fadd float %product_25, %tmp_26" [cg4002/solution1/main.cpp:41]   --->   Operation 939 'fadd' 'product_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 940 [1/3] (8.28ns)   --->   "%tmp_27 = fmul float %a_int_63_28_load, %b_int_63_28_load" [cg4002/solution1/main.cpp:41]   --->   Operation 940 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 119> <Delay = 7.71>
ST_122 : Operation 941 [4/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [cg4002/solution1/main.cpp:41]   --->   Operation 941 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 120> <Delay = 8.28>
ST_123 : Operation 942 [1/1] (0.00ns)   --->   "%b_int_63_29_load = load float* %b_int_63_29" [cg4002/solution1/main.cpp:41]   --->   Operation 942 'load' 'b_int_63_29_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 943 [1/1] (0.00ns)   --->   "%a_int_63_29_load = load float* %a_int_63_29" [cg4002/solution1/main.cpp:41]   --->   Operation 943 'load' 'a_int_63_29_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 944 [3/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [cg4002/solution1/main.cpp:41]   --->   Operation 944 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 945 [3/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_int_63_29_load, %b_int_63_29_load" [cg4002/solution1/main.cpp:41]   --->   Operation 945 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 121> <Delay = 8.28>
ST_124 : Operation 946 [2/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [cg4002/solution1/main.cpp:41]   --->   Operation 946 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 947 [2/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_int_63_29_load, %b_int_63_29_load" [cg4002/solution1/main.cpp:41]   --->   Operation 947 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 122> <Delay = 8.28>
ST_125 : Operation 948 [1/4] (7.71ns)   --->   "%product_27 = fadd float %product_26, %tmp_27" [cg4002/solution1/main.cpp:41]   --->   Operation 948 'fadd' 'product_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 949 [1/3] (8.28ns)   --->   "%tmp_28 = fmul float %a_int_63_29_load, %b_int_63_29_load" [cg4002/solution1/main.cpp:41]   --->   Operation 949 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 123> <Delay = 7.71>
ST_126 : Operation 950 [4/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [cg4002/solution1/main.cpp:41]   --->   Operation 950 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 124> <Delay = 8.28>
ST_127 : Operation 951 [1/1] (0.00ns)   --->   "%b_int_63_30_load = load float* %b_int_63_30" [cg4002/solution1/main.cpp:41]   --->   Operation 951 'load' 'b_int_63_30_load' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 952 [1/1] (0.00ns)   --->   "%a_int_63_30_load = load float* %a_int_63_30" [cg4002/solution1/main.cpp:41]   --->   Operation 952 'load' 'a_int_63_30_load' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 953 [3/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [cg4002/solution1/main.cpp:41]   --->   Operation 953 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 954 [3/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_int_63_30_load, %b_int_63_30_load" [cg4002/solution1/main.cpp:41]   --->   Operation 954 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 125> <Delay = 8.28>
ST_128 : Operation 955 [2/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [cg4002/solution1/main.cpp:41]   --->   Operation 955 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 956 [2/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_int_63_30_load, %b_int_63_30_load" [cg4002/solution1/main.cpp:41]   --->   Operation 956 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 126> <Delay = 8.28>
ST_129 : Operation 957 [1/4] (7.71ns)   --->   "%product_28 = fadd float %product_27, %tmp_28" [cg4002/solution1/main.cpp:41]   --->   Operation 957 'fadd' 'product_28' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 958 [1/3] (8.28ns)   --->   "%tmp_29 = fmul float %a_int_63_30_load, %b_int_63_30_load" [cg4002/solution1/main.cpp:41]   --->   Operation 958 'fmul' 'tmp_29' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 127> <Delay = 7.71>
ST_130 : Operation 959 [4/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [cg4002/solution1/main.cpp:41]   --->   Operation 959 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 128> <Delay = 8.28>
ST_131 : Operation 960 [1/1] (0.00ns)   --->   "%b_int_63_31_load = load float* %b_int_63_31" [cg4002/solution1/main.cpp:41]   --->   Operation 960 'load' 'b_int_63_31_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 961 [1/1] (0.00ns)   --->   "%a_int_63_31_load = load float* %a_int_63_31" [cg4002/solution1/main.cpp:41]   --->   Operation 961 'load' 'a_int_63_31_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 962 [3/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [cg4002/solution1/main.cpp:41]   --->   Operation 962 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 963 [3/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_int_63_31_load, %b_int_63_31_load" [cg4002/solution1/main.cpp:41]   --->   Operation 963 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 129> <Delay = 8.28>
ST_132 : Operation 964 [2/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [cg4002/solution1/main.cpp:41]   --->   Operation 964 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 965 [2/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_int_63_31_load, %b_int_63_31_load" [cg4002/solution1/main.cpp:41]   --->   Operation 965 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 130> <Delay = 8.28>
ST_133 : Operation 966 [1/4] (7.71ns)   --->   "%product_29 = fadd float %product_28, %tmp_29" [cg4002/solution1/main.cpp:41]   --->   Operation 966 'fadd' 'product_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 967 [1/3] (8.28ns)   --->   "%tmp_30 = fmul float %a_int_63_31_load, %b_int_63_31_load" [cg4002/solution1/main.cpp:41]   --->   Operation 967 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 131> <Delay = 7.71>
ST_134 : Operation 968 [4/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [cg4002/solution1/main.cpp:41]   --->   Operation 968 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 132> <Delay = 8.28>
ST_135 : Operation 969 [1/1] (0.00ns)   --->   "%b_int_63_32_load = load float* %b_int_63_32" [cg4002/solution1/main.cpp:41]   --->   Operation 969 'load' 'b_int_63_32_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 970 [1/1] (0.00ns)   --->   "%a_int_63_32_load = load float* %a_int_63_32" [cg4002/solution1/main.cpp:41]   --->   Operation 970 'load' 'a_int_63_32_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 971 [3/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [cg4002/solution1/main.cpp:41]   --->   Operation 971 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 972 [3/3] (8.28ns)   --->   "%tmp_31 = fmul float %a_int_63_32_load, %b_int_63_32_load" [cg4002/solution1/main.cpp:41]   --->   Operation 972 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 133> <Delay = 8.28>
ST_136 : Operation 973 [2/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [cg4002/solution1/main.cpp:41]   --->   Operation 973 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 974 [2/3] (8.28ns)   --->   "%tmp_31 = fmul float %a_int_63_32_load, %b_int_63_32_load" [cg4002/solution1/main.cpp:41]   --->   Operation 974 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 134> <Delay = 8.28>
ST_137 : Operation 975 [1/4] (7.71ns)   --->   "%product_30 = fadd float %product_29, %tmp_30" [cg4002/solution1/main.cpp:41]   --->   Operation 975 'fadd' 'product_30' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 976 [1/3] (8.28ns)   --->   "%tmp_31 = fmul float %a_int_63_32_load, %b_int_63_32_load" [cg4002/solution1/main.cpp:41]   --->   Operation 976 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 135> <Delay = 7.71>
ST_138 : Operation 977 [4/4] (7.71ns)   --->   "%product_31 = fadd float %product_30, %tmp_31" [cg4002/solution1/main.cpp:41]   --->   Operation 977 'fadd' 'product_31' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 136> <Delay = 8.28>
ST_139 : Operation 978 [1/1] (0.00ns)   --->   "%b_int_63_33_load = load float* %b_int_63_33" [cg4002/solution1/main.cpp:41]   --->   Operation 978 'load' 'b_int_63_33_load' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 979 [1/1] (0.00ns)   --->   "%a_int_63_33_load = load float* %a_int_63_33" [cg4002/solution1/main.cpp:41]   --->   Operation 979 'load' 'a_int_63_33_load' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 980 [3/4] (7.71ns)   --->   "%product_31 = fadd float %product_30, %tmp_31" [cg4002/solution1/main.cpp:41]   --->   Operation 980 'fadd' 'product_31' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 981 [3/3] (8.28ns)   --->   "%tmp_32 = fmul float %a_int_63_33_load, %b_int_63_33_load" [cg4002/solution1/main.cpp:41]   --->   Operation 981 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 137> <Delay = 8.28>
ST_140 : Operation 982 [2/4] (7.71ns)   --->   "%product_31 = fadd float %product_30, %tmp_31" [cg4002/solution1/main.cpp:41]   --->   Operation 982 'fadd' 'product_31' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 983 [2/3] (8.28ns)   --->   "%tmp_32 = fmul float %a_int_63_33_load, %b_int_63_33_load" [cg4002/solution1/main.cpp:41]   --->   Operation 983 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 138> <Delay = 8.28>
ST_141 : Operation 984 [1/4] (7.71ns)   --->   "%product_31 = fadd float %product_30, %tmp_31" [cg4002/solution1/main.cpp:41]   --->   Operation 984 'fadd' 'product_31' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 985 [1/3] (8.28ns)   --->   "%tmp_32 = fmul float %a_int_63_33_load, %b_int_63_33_load" [cg4002/solution1/main.cpp:41]   --->   Operation 985 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 139> <Delay = 7.71>
ST_142 : Operation 986 [4/4] (7.71ns)   --->   "%product_32 = fadd float %product_31, %tmp_32" [cg4002/solution1/main.cpp:41]   --->   Operation 986 'fadd' 'product_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 140> <Delay = 8.28>
ST_143 : Operation 987 [1/1] (0.00ns)   --->   "%b_int_63_34_load = load float* %b_int_63_34" [cg4002/solution1/main.cpp:41]   --->   Operation 987 'load' 'b_int_63_34_load' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 988 [1/1] (0.00ns)   --->   "%a_int_63_34_load = load float* %a_int_63_34" [cg4002/solution1/main.cpp:41]   --->   Operation 988 'load' 'a_int_63_34_load' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 989 [3/4] (7.71ns)   --->   "%product_32 = fadd float %product_31, %tmp_32" [cg4002/solution1/main.cpp:41]   --->   Operation 989 'fadd' 'product_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 990 [3/3] (8.28ns)   --->   "%tmp_33 = fmul float %a_int_63_34_load, %b_int_63_34_load" [cg4002/solution1/main.cpp:41]   --->   Operation 990 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 141> <Delay = 8.28>
ST_144 : Operation 991 [2/4] (7.71ns)   --->   "%product_32 = fadd float %product_31, %tmp_32" [cg4002/solution1/main.cpp:41]   --->   Operation 991 'fadd' 'product_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 992 [2/3] (8.28ns)   --->   "%tmp_33 = fmul float %a_int_63_34_load, %b_int_63_34_load" [cg4002/solution1/main.cpp:41]   --->   Operation 992 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 142> <Delay = 8.28>
ST_145 : Operation 993 [1/4] (7.71ns)   --->   "%product_32 = fadd float %product_31, %tmp_32" [cg4002/solution1/main.cpp:41]   --->   Operation 993 'fadd' 'product_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 994 [1/3] (8.28ns)   --->   "%tmp_33 = fmul float %a_int_63_34_load, %b_int_63_34_load" [cg4002/solution1/main.cpp:41]   --->   Operation 994 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 143> <Delay = 7.71>
ST_146 : Operation 995 [4/4] (7.71ns)   --->   "%product_33 = fadd float %product_32, %tmp_33" [cg4002/solution1/main.cpp:41]   --->   Operation 995 'fadd' 'product_33' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 144> <Delay = 8.28>
ST_147 : Operation 996 [1/1] (0.00ns)   --->   "%b_int_63_35_load = load float* %b_int_63_35" [cg4002/solution1/main.cpp:41]   --->   Operation 996 'load' 'b_int_63_35_load' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 997 [1/1] (0.00ns)   --->   "%a_int_63_35_load = load float* %a_int_63_35" [cg4002/solution1/main.cpp:41]   --->   Operation 997 'load' 'a_int_63_35_load' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 998 [3/4] (7.71ns)   --->   "%product_33 = fadd float %product_32, %tmp_33" [cg4002/solution1/main.cpp:41]   --->   Operation 998 'fadd' 'product_33' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 999 [3/3] (8.28ns)   --->   "%tmp_34 = fmul float %a_int_63_35_load, %b_int_63_35_load" [cg4002/solution1/main.cpp:41]   --->   Operation 999 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 145> <Delay = 8.28>
ST_148 : Operation 1000 [2/4] (7.71ns)   --->   "%product_33 = fadd float %product_32, %tmp_33" [cg4002/solution1/main.cpp:41]   --->   Operation 1000 'fadd' 'product_33' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1001 [2/3] (8.28ns)   --->   "%tmp_34 = fmul float %a_int_63_35_load, %b_int_63_35_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1001 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 146> <Delay = 8.28>
ST_149 : Operation 1002 [1/4] (7.71ns)   --->   "%product_33 = fadd float %product_32, %tmp_33" [cg4002/solution1/main.cpp:41]   --->   Operation 1002 'fadd' 'product_33' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1003 [1/3] (8.28ns)   --->   "%tmp_34 = fmul float %a_int_63_35_load, %b_int_63_35_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1003 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 147> <Delay = 7.71>
ST_150 : Operation 1004 [4/4] (7.71ns)   --->   "%product_34 = fadd float %product_33, %tmp_34" [cg4002/solution1/main.cpp:41]   --->   Operation 1004 'fadd' 'product_34' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 148> <Delay = 8.28>
ST_151 : Operation 1005 [1/1] (0.00ns)   --->   "%b_int_63_36_load = load float* %b_int_63_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1005 'load' 'b_int_63_36_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1006 [1/1] (0.00ns)   --->   "%a_int_63_36_load = load float* %a_int_63_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1006 'load' 'a_int_63_36_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1007 [3/4] (7.71ns)   --->   "%product_34 = fadd float %product_33, %tmp_34" [cg4002/solution1/main.cpp:41]   --->   Operation 1007 'fadd' 'product_34' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1008 [3/3] (8.28ns)   --->   "%tmp_35 = fmul float %a_int_63_36_load, %b_int_63_36_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1008 'fmul' 'tmp_35' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 149> <Delay = 8.28>
ST_152 : Operation 1009 [2/4] (7.71ns)   --->   "%product_34 = fadd float %product_33, %tmp_34" [cg4002/solution1/main.cpp:41]   --->   Operation 1009 'fadd' 'product_34' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1010 [2/3] (8.28ns)   --->   "%tmp_35 = fmul float %a_int_63_36_load, %b_int_63_36_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1010 'fmul' 'tmp_35' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 150> <Delay = 8.28>
ST_153 : Operation 1011 [1/4] (7.71ns)   --->   "%product_34 = fadd float %product_33, %tmp_34" [cg4002/solution1/main.cpp:41]   --->   Operation 1011 'fadd' 'product_34' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1012 [1/3] (8.28ns)   --->   "%tmp_35 = fmul float %a_int_63_36_load, %b_int_63_36_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1012 'fmul' 'tmp_35' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 151> <Delay = 7.71>
ST_154 : Operation 1013 [4/4] (7.71ns)   --->   "%product_35 = fadd float %product_34, %tmp_35" [cg4002/solution1/main.cpp:41]   --->   Operation 1013 'fadd' 'product_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 152> <Delay = 8.28>
ST_155 : Operation 1014 [1/1] (0.00ns)   --->   "%b_int_63_37_load = load float* %b_int_63_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1014 'load' 'b_int_63_37_load' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1015 [1/1] (0.00ns)   --->   "%a_int_63_37_load = load float* %a_int_63_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1015 'load' 'a_int_63_37_load' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1016 [3/4] (7.71ns)   --->   "%product_35 = fadd float %product_34, %tmp_35" [cg4002/solution1/main.cpp:41]   --->   Operation 1016 'fadd' 'product_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1017 [3/3] (8.28ns)   --->   "%tmp_36 = fmul float %a_int_63_37_load, %b_int_63_37_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1017 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 153> <Delay = 8.28>
ST_156 : Operation 1018 [2/4] (7.71ns)   --->   "%product_35 = fadd float %product_34, %tmp_35" [cg4002/solution1/main.cpp:41]   --->   Operation 1018 'fadd' 'product_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1019 [2/3] (8.28ns)   --->   "%tmp_36 = fmul float %a_int_63_37_load, %b_int_63_37_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1019 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 154> <Delay = 8.28>
ST_157 : Operation 1020 [1/4] (7.71ns)   --->   "%product_35 = fadd float %product_34, %tmp_35" [cg4002/solution1/main.cpp:41]   --->   Operation 1020 'fadd' 'product_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1021 [1/3] (8.28ns)   --->   "%tmp_36 = fmul float %a_int_63_37_load, %b_int_63_37_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1021 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 155> <Delay = 7.71>
ST_158 : Operation 1022 [4/4] (7.71ns)   --->   "%product_36 = fadd float %product_35, %tmp_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1022 'fadd' 'product_36' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 156> <Delay = 8.28>
ST_159 : Operation 1023 [1/1] (0.00ns)   --->   "%b_int_63_38_load = load float* %b_int_63_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1023 'load' 'b_int_63_38_load' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1024 [1/1] (0.00ns)   --->   "%a_int_63_38_load = load float* %a_int_63_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1024 'load' 'a_int_63_38_load' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1025 [3/4] (7.71ns)   --->   "%product_36 = fadd float %product_35, %tmp_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1025 'fadd' 'product_36' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1026 [3/3] (8.28ns)   --->   "%tmp_37 = fmul float %a_int_63_38_load, %b_int_63_38_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1026 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 157> <Delay = 8.28>
ST_160 : Operation 1027 [2/4] (7.71ns)   --->   "%product_36 = fadd float %product_35, %tmp_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1027 'fadd' 'product_36' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1028 [2/3] (8.28ns)   --->   "%tmp_37 = fmul float %a_int_63_38_load, %b_int_63_38_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1028 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 158> <Delay = 8.28>
ST_161 : Operation 1029 [1/4] (7.71ns)   --->   "%product_36 = fadd float %product_35, %tmp_36" [cg4002/solution1/main.cpp:41]   --->   Operation 1029 'fadd' 'product_36' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1030 [1/3] (8.28ns)   --->   "%tmp_37 = fmul float %a_int_63_38_load, %b_int_63_38_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1030 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 159> <Delay = 7.71>
ST_162 : Operation 1031 [4/4] (7.71ns)   --->   "%product_37 = fadd float %product_36, %tmp_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1031 'fadd' 'product_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 160> <Delay = 8.28>
ST_163 : Operation 1032 [1/1] (0.00ns)   --->   "%b_int_63_39_load = load float* %b_int_63_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1032 'load' 'b_int_63_39_load' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1033 [1/1] (0.00ns)   --->   "%a_int_63_39_load = load float* %a_int_63_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1033 'load' 'a_int_63_39_load' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1034 [3/4] (7.71ns)   --->   "%product_37 = fadd float %product_36, %tmp_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1034 'fadd' 'product_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1035 [3/3] (8.28ns)   --->   "%tmp_38 = fmul float %a_int_63_39_load, %b_int_63_39_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1035 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 161> <Delay = 8.28>
ST_164 : Operation 1036 [2/4] (7.71ns)   --->   "%product_37 = fadd float %product_36, %tmp_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1036 'fadd' 'product_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1037 [2/3] (8.28ns)   --->   "%tmp_38 = fmul float %a_int_63_39_load, %b_int_63_39_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1037 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 162> <Delay = 8.28>
ST_165 : Operation 1038 [1/4] (7.71ns)   --->   "%product_37 = fadd float %product_36, %tmp_37" [cg4002/solution1/main.cpp:41]   --->   Operation 1038 'fadd' 'product_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1039 [1/3] (8.28ns)   --->   "%tmp_38 = fmul float %a_int_63_39_load, %b_int_63_39_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1039 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 163> <Delay = 7.71>
ST_166 : Operation 1040 [4/4] (7.71ns)   --->   "%product_38 = fadd float %product_37, %tmp_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1040 'fadd' 'product_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 164> <Delay = 8.28>
ST_167 : Operation 1041 [1/1] (0.00ns)   --->   "%b_int_63_40_load = load float* %b_int_63_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1041 'load' 'b_int_63_40_load' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1042 [1/1] (0.00ns)   --->   "%a_int_63_40_load = load float* %a_int_63_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1042 'load' 'a_int_63_40_load' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1043 [3/4] (7.71ns)   --->   "%product_38 = fadd float %product_37, %tmp_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1043 'fadd' 'product_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1044 [3/3] (8.28ns)   --->   "%tmp_39 = fmul float %a_int_63_40_load, %b_int_63_40_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1044 'fmul' 'tmp_39' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 165> <Delay = 8.28>
ST_168 : Operation 1045 [2/4] (7.71ns)   --->   "%product_38 = fadd float %product_37, %tmp_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1045 'fadd' 'product_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1046 [2/3] (8.28ns)   --->   "%tmp_39 = fmul float %a_int_63_40_load, %b_int_63_40_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1046 'fmul' 'tmp_39' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 166> <Delay = 8.28>
ST_169 : Operation 1047 [1/4] (7.71ns)   --->   "%product_38 = fadd float %product_37, %tmp_38" [cg4002/solution1/main.cpp:41]   --->   Operation 1047 'fadd' 'product_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1048 [1/3] (8.28ns)   --->   "%tmp_39 = fmul float %a_int_63_40_load, %b_int_63_40_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1048 'fmul' 'tmp_39' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 167> <Delay = 7.71>
ST_170 : Operation 1049 [4/4] (7.71ns)   --->   "%product_39 = fadd float %product_38, %tmp_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1049 'fadd' 'product_39' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 168> <Delay = 8.28>
ST_171 : Operation 1050 [1/1] (0.00ns)   --->   "%b_int_63_41_load = load float* %b_int_63_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1050 'load' 'b_int_63_41_load' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1051 [1/1] (0.00ns)   --->   "%a_int_63_41_load = load float* %a_int_63_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1051 'load' 'a_int_63_41_load' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1052 [3/4] (7.71ns)   --->   "%product_39 = fadd float %product_38, %tmp_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1052 'fadd' 'product_39' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1053 [3/3] (8.28ns)   --->   "%tmp_40 = fmul float %a_int_63_41_load, %b_int_63_41_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1053 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 169> <Delay = 8.28>
ST_172 : Operation 1054 [2/4] (7.71ns)   --->   "%product_39 = fadd float %product_38, %tmp_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1054 'fadd' 'product_39' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1055 [2/3] (8.28ns)   --->   "%tmp_40 = fmul float %a_int_63_41_load, %b_int_63_41_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1055 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 170> <Delay = 8.28>
ST_173 : Operation 1056 [1/4] (7.71ns)   --->   "%product_39 = fadd float %product_38, %tmp_39" [cg4002/solution1/main.cpp:41]   --->   Operation 1056 'fadd' 'product_39' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1057 [1/3] (8.28ns)   --->   "%tmp_40 = fmul float %a_int_63_41_load, %b_int_63_41_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1057 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 171> <Delay = 7.71>
ST_174 : Operation 1058 [4/4] (7.71ns)   --->   "%product_40 = fadd float %product_39, %tmp_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1058 'fadd' 'product_40' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 172> <Delay = 8.28>
ST_175 : Operation 1059 [1/1] (0.00ns)   --->   "%b_int_63_42_load = load float* %b_int_63_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1059 'load' 'b_int_63_42_load' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1060 [1/1] (0.00ns)   --->   "%a_int_63_42_load = load float* %a_int_63_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1060 'load' 'a_int_63_42_load' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1061 [3/4] (7.71ns)   --->   "%product_40 = fadd float %product_39, %tmp_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1061 'fadd' 'product_40' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1062 [3/3] (8.28ns)   --->   "%tmp_41 = fmul float %a_int_63_42_load, %b_int_63_42_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1062 'fmul' 'tmp_41' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 173> <Delay = 8.28>
ST_176 : Operation 1063 [2/4] (7.71ns)   --->   "%product_40 = fadd float %product_39, %tmp_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1063 'fadd' 'product_40' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1064 [2/3] (8.28ns)   --->   "%tmp_41 = fmul float %a_int_63_42_load, %b_int_63_42_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1064 'fmul' 'tmp_41' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 174> <Delay = 8.28>
ST_177 : Operation 1065 [1/4] (7.71ns)   --->   "%product_40 = fadd float %product_39, %tmp_40" [cg4002/solution1/main.cpp:41]   --->   Operation 1065 'fadd' 'product_40' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1066 [1/3] (8.28ns)   --->   "%tmp_41 = fmul float %a_int_63_42_load, %b_int_63_42_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1066 'fmul' 'tmp_41' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 175> <Delay = 7.71>
ST_178 : Operation 1067 [4/4] (7.71ns)   --->   "%product_41 = fadd float %product_40, %tmp_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1067 'fadd' 'product_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 176> <Delay = 8.28>
ST_179 : Operation 1068 [1/1] (0.00ns)   --->   "%b_int_63_43_load = load float* %b_int_63_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1068 'load' 'b_int_63_43_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1069 [1/1] (0.00ns)   --->   "%a_int_63_43_load = load float* %a_int_63_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1069 'load' 'a_int_63_43_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1070 [3/4] (7.71ns)   --->   "%product_41 = fadd float %product_40, %tmp_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1070 'fadd' 'product_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1071 [3/3] (8.28ns)   --->   "%tmp_42 = fmul float %a_int_63_43_load, %b_int_63_43_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1071 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 177> <Delay = 8.28>
ST_180 : Operation 1072 [2/4] (7.71ns)   --->   "%product_41 = fadd float %product_40, %tmp_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1072 'fadd' 'product_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1073 [2/3] (8.28ns)   --->   "%tmp_42 = fmul float %a_int_63_43_load, %b_int_63_43_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1073 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 178> <Delay = 8.28>
ST_181 : Operation 1074 [1/4] (7.71ns)   --->   "%product_41 = fadd float %product_40, %tmp_41" [cg4002/solution1/main.cpp:41]   --->   Operation 1074 'fadd' 'product_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1075 [1/3] (8.28ns)   --->   "%tmp_42 = fmul float %a_int_63_43_load, %b_int_63_43_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1075 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 179> <Delay = 7.71>
ST_182 : Operation 1076 [4/4] (7.71ns)   --->   "%product_42 = fadd float %product_41, %tmp_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1076 'fadd' 'product_42' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 180> <Delay = 8.28>
ST_183 : Operation 1077 [1/1] (0.00ns)   --->   "%b_int_63_44_load = load float* %b_int_63_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1077 'load' 'b_int_63_44_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1078 [1/1] (0.00ns)   --->   "%a_int_63_44_load = load float* %a_int_63_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1078 'load' 'a_int_63_44_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1079 [3/4] (7.71ns)   --->   "%product_42 = fadd float %product_41, %tmp_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1079 'fadd' 'product_42' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1080 [3/3] (8.28ns)   --->   "%tmp_43 = fmul float %a_int_63_44_load, %b_int_63_44_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1080 'fmul' 'tmp_43' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 181> <Delay = 8.28>
ST_184 : Operation 1081 [2/4] (7.71ns)   --->   "%product_42 = fadd float %product_41, %tmp_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1081 'fadd' 'product_42' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1082 [2/3] (8.28ns)   --->   "%tmp_43 = fmul float %a_int_63_44_load, %b_int_63_44_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1082 'fmul' 'tmp_43' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 182> <Delay = 8.28>
ST_185 : Operation 1083 [1/4] (7.71ns)   --->   "%product_42 = fadd float %product_41, %tmp_42" [cg4002/solution1/main.cpp:41]   --->   Operation 1083 'fadd' 'product_42' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1084 [1/3] (8.28ns)   --->   "%tmp_43 = fmul float %a_int_63_44_load, %b_int_63_44_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1084 'fmul' 'tmp_43' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 183> <Delay = 7.71>
ST_186 : Operation 1085 [4/4] (7.71ns)   --->   "%product_43 = fadd float %product_42, %tmp_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1085 'fadd' 'product_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 184> <Delay = 8.28>
ST_187 : Operation 1086 [1/1] (0.00ns)   --->   "%b_int_63_45_load = load float* %b_int_63_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1086 'load' 'b_int_63_45_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1087 [1/1] (0.00ns)   --->   "%a_int_63_45_load = load float* %a_int_63_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1087 'load' 'a_int_63_45_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1088 [3/4] (7.71ns)   --->   "%product_43 = fadd float %product_42, %tmp_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1088 'fadd' 'product_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1089 [3/3] (8.28ns)   --->   "%tmp_44 = fmul float %a_int_63_45_load, %b_int_63_45_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1089 'fmul' 'tmp_44' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 185> <Delay = 8.28>
ST_188 : Operation 1090 [2/4] (7.71ns)   --->   "%product_43 = fadd float %product_42, %tmp_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1090 'fadd' 'product_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1091 [2/3] (8.28ns)   --->   "%tmp_44 = fmul float %a_int_63_45_load, %b_int_63_45_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1091 'fmul' 'tmp_44' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 186> <Delay = 8.28>
ST_189 : Operation 1092 [1/4] (7.71ns)   --->   "%product_43 = fadd float %product_42, %tmp_43" [cg4002/solution1/main.cpp:41]   --->   Operation 1092 'fadd' 'product_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1093 [1/3] (8.28ns)   --->   "%tmp_44 = fmul float %a_int_63_45_load, %b_int_63_45_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1093 'fmul' 'tmp_44' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 187> <Delay = 7.71>
ST_190 : Operation 1094 [4/4] (7.71ns)   --->   "%product_44 = fadd float %product_43, %tmp_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1094 'fadd' 'product_44' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 188> <Delay = 8.28>
ST_191 : Operation 1095 [1/1] (0.00ns)   --->   "%b_int_63_46_load = load float* %b_int_63_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1095 'load' 'b_int_63_46_load' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1096 [1/1] (0.00ns)   --->   "%a_int_63_46_load = load float* %a_int_63_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1096 'load' 'a_int_63_46_load' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1097 [3/4] (7.71ns)   --->   "%product_44 = fadd float %product_43, %tmp_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1097 'fadd' 'product_44' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1098 [3/3] (8.28ns)   --->   "%tmp_45 = fmul float %a_int_63_46_load, %b_int_63_46_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1098 'fmul' 'tmp_45' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 189> <Delay = 8.28>
ST_192 : Operation 1099 [2/4] (7.71ns)   --->   "%product_44 = fadd float %product_43, %tmp_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1099 'fadd' 'product_44' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1100 [2/3] (8.28ns)   --->   "%tmp_45 = fmul float %a_int_63_46_load, %b_int_63_46_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1100 'fmul' 'tmp_45' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 190> <Delay = 8.28>
ST_193 : Operation 1101 [1/4] (7.71ns)   --->   "%product_44 = fadd float %product_43, %tmp_44" [cg4002/solution1/main.cpp:41]   --->   Operation 1101 'fadd' 'product_44' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1102 [1/3] (8.28ns)   --->   "%tmp_45 = fmul float %a_int_63_46_load, %b_int_63_46_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1102 'fmul' 'tmp_45' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 191> <Delay = 7.71>
ST_194 : Operation 1103 [4/4] (7.71ns)   --->   "%product_45 = fadd float %product_44, %tmp_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1103 'fadd' 'product_45' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 192> <Delay = 8.28>
ST_195 : Operation 1104 [1/1] (0.00ns)   --->   "%b_int_63_47_load = load float* %b_int_63_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1104 'load' 'b_int_63_47_load' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1105 [1/1] (0.00ns)   --->   "%a_int_63_47_load = load float* %a_int_63_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1105 'load' 'a_int_63_47_load' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1106 [3/4] (7.71ns)   --->   "%product_45 = fadd float %product_44, %tmp_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1106 'fadd' 'product_45' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1107 [3/3] (8.28ns)   --->   "%tmp_46 = fmul float %a_int_63_47_load, %b_int_63_47_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1107 'fmul' 'tmp_46' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 193> <Delay = 8.28>
ST_196 : Operation 1108 [2/4] (7.71ns)   --->   "%product_45 = fadd float %product_44, %tmp_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1108 'fadd' 'product_45' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1109 [2/3] (8.28ns)   --->   "%tmp_46 = fmul float %a_int_63_47_load, %b_int_63_47_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1109 'fmul' 'tmp_46' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 194> <Delay = 8.28>
ST_197 : Operation 1110 [1/4] (7.71ns)   --->   "%product_45 = fadd float %product_44, %tmp_45" [cg4002/solution1/main.cpp:41]   --->   Operation 1110 'fadd' 'product_45' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1111 [1/3] (8.28ns)   --->   "%tmp_46 = fmul float %a_int_63_47_load, %b_int_63_47_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1111 'fmul' 'tmp_46' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 195> <Delay = 7.71>
ST_198 : Operation 1112 [4/4] (7.71ns)   --->   "%product_46 = fadd float %product_45, %tmp_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1112 'fadd' 'product_46' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 196> <Delay = 8.28>
ST_199 : Operation 1113 [1/1] (0.00ns)   --->   "%b_int_63_48_load = load float* %b_int_63_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1113 'load' 'b_int_63_48_load' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1114 [1/1] (0.00ns)   --->   "%a_int_63_48_load = load float* %a_int_63_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1114 'load' 'a_int_63_48_load' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1115 [3/4] (7.71ns)   --->   "%product_46 = fadd float %product_45, %tmp_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1115 'fadd' 'product_46' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1116 [3/3] (8.28ns)   --->   "%tmp_47 = fmul float %a_int_63_48_load, %b_int_63_48_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1116 'fmul' 'tmp_47' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 197> <Delay = 8.28>
ST_200 : Operation 1117 [2/4] (7.71ns)   --->   "%product_46 = fadd float %product_45, %tmp_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1117 'fadd' 'product_46' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1118 [2/3] (8.28ns)   --->   "%tmp_47 = fmul float %a_int_63_48_load, %b_int_63_48_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1118 'fmul' 'tmp_47' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 198> <Delay = 8.28>
ST_201 : Operation 1119 [1/4] (7.71ns)   --->   "%product_46 = fadd float %product_45, %tmp_46" [cg4002/solution1/main.cpp:41]   --->   Operation 1119 'fadd' 'product_46' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1120 [1/3] (8.28ns)   --->   "%tmp_47 = fmul float %a_int_63_48_load, %b_int_63_48_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1120 'fmul' 'tmp_47' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 199> <Delay = 7.71>
ST_202 : Operation 1121 [4/4] (7.71ns)   --->   "%product_47 = fadd float %product_46, %tmp_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1121 'fadd' 'product_47' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 200> <Delay = 8.28>
ST_203 : Operation 1122 [1/1] (0.00ns)   --->   "%b_int_63_49_load = load float* %b_int_63_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1122 'load' 'b_int_63_49_load' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1123 [1/1] (0.00ns)   --->   "%a_int_63_49_load = load float* %a_int_63_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1123 'load' 'a_int_63_49_load' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1124 [3/4] (7.71ns)   --->   "%product_47 = fadd float %product_46, %tmp_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1124 'fadd' 'product_47' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1125 [3/3] (8.28ns)   --->   "%tmp_48 = fmul float %a_int_63_49_load, %b_int_63_49_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1125 'fmul' 'tmp_48' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 201> <Delay = 8.28>
ST_204 : Operation 1126 [2/4] (7.71ns)   --->   "%product_47 = fadd float %product_46, %tmp_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1126 'fadd' 'product_47' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1127 [2/3] (8.28ns)   --->   "%tmp_48 = fmul float %a_int_63_49_load, %b_int_63_49_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1127 'fmul' 'tmp_48' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 202> <Delay = 8.28>
ST_205 : Operation 1128 [1/4] (7.71ns)   --->   "%product_47 = fadd float %product_46, %tmp_47" [cg4002/solution1/main.cpp:41]   --->   Operation 1128 'fadd' 'product_47' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1129 [1/3] (8.28ns)   --->   "%tmp_48 = fmul float %a_int_63_49_load, %b_int_63_49_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1129 'fmul' 'tmp_48' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 203> <Delay = 7.71>
ST_206 : Operation 1130 [4/4] (7.71ns)   --->   "%product_48 = fadd float %product_47, %tmp_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1130 'fadd' 'product_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 204> <Delay = 8.28>
ST_207 : Operation 1131 [1/1] (0.00ns)   --->   "%b_int_63_50_load = load float* %b_int_63_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1131 'load' 'b_int_63_50_load' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1132 [1/1] (0.00ns)   --->   "%a_int_63_50_load = load float* %a_int_63_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1132 'load' 'a_int_63_50_load' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1133 [3/4] (7.71ns)   --->   "%product_48 = fadd float %product_47, %tmp_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1133 'fadd' 'product_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1134 [3/3] (8.28ns)   --->   "%tmp_49 = fmul float %a_int_63_50_load, %b_int_63_50_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1134 'fmul' 'tmp_49' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 205> <Delay = 8.28>
ST_208 : Operation 1135 [2/4] (7.71ns)   --->   "%product_48 = fadd float %product_47, %tmp_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1135 'fadd' 'product_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1136 [2/3] (8.28ns)   --->   "%tmp_49 = fmul float %a_int_63_50_load, %b_int_63_50_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1136 'fmul' 'tmp_49' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 206> <Delay = 8.28>
ST_209 : Operation 1137 [1/4] (7.71ns)   --->   "%product_48 = fadd float %product_47, %tmp_48" [cg4002/solution1/main.cpp:41]   --->   Operation 1137 'fadd' 'product_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1138 [1/3] (8.28ns)   --->   "%tmp_49 = fmul float %a_int_63_50_load, %b_int_63_50_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1138 'fmul' 'tmp_49' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 207> <Delay = 7.71>
ST_210 : Operation 1139 [4/4] (7.71ns)   --->   "%product_49 = fadd float %product_48, %tmp_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1139 'fadd' 'product_49' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 208> <Delay = 8.28>
ST_211 : Operation 1140 [1/1] (0.00ns)   --->   "%b_int_63_51_load = load float* %b_int_63_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1140 'load' 'b_int_63_51_load' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1141 [1/1] (0.00ns)   --->   "%a_int_63_51_load = load float* %a_int_63_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1141 'load' 'a_int_63_51_load' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1142 [3/4] (7.71ns)   --->   "%product_49 = fadd float %product_48, %tmp_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1142 'fadd' 'product_49' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1143 [3/3] (8.28ns)   --->   "%tmp_50 = fmul float %a_int_63_51_load, %b_int_63_51_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1143 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 209> <Delay = 8.28>
ST_212 : Operation 1144 [2/4] (7.71ns)   --->   "%product_49 = fadd float %product_48, %tmp_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1144 'fadd' 'product_49' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1145 [2/3] (8.28ns)   --->   "%tmp_50 = fmul float %a_int_63_51_load, %b_int_63_51_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1145 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 210> <Delay = 8.28>
ST_213 : Operation 1146 [1/4] (7.71ns)   --->   "%product_49 = fadd float %product_48, %tmp_49" [cg4002/solution1/main.cpp:41]   --->   Operation 1146 'fadd' 'product_49' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1147 [1/3] (8.28ns)   --->   "%tmp_50 = fmul float %a_int_63_51_load, %b_int_63_51_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1147 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 211> <Delay = 7.71>
ST_214 : Operation 1148 [4/4] (7.71ns)   --->   "%product_50 = fadd float %product_49, %tmp_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1148 'fadd' 'product_50' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 212> <Delay = 8.28>
ST_215 : Operation 1149 [1/1] (0.00ns)   --->   "%b_int_63_52_load = load float* %b_int_63_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1149 'load' 'b_int_63_52_load' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1150 [1/1] (0.00ns)   --->   "%a_int_63_52_load = load float* %a_int_63_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1150 'load' 'a_int_63_52_load' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1151 [3/4] (7.71ns)   --->   "%product_50 = fadd float %product_49, %tmp_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1151 'fadd' 'product_50' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1152 [3/3] (8.28ns)   --->   "%tmp_51 = fmul float %a_int_63_52_load, %b_int_63_52_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1152 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 213> <Delay = 8.28>
ST_216 : Operation 1153 [2/4] (7.71ns)   --->   "%product_50 = fadd float %product_49, %tmp_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1153 'fadd' 'product_50' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1154 [2/3] (8.28ns)   --->   "%tmp_51 = fmul float %a_int_63_52_load, %b_int_63_52_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1154 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 214> <Delay = 8.28>
ST_217 : Operation 1155 [1/4] (7.71ns)   --->   "%product_50 = fadd float %product_49, %tmp_50" [cg4002/solution1/main.cpp:41]   --->   Operation 1155 'fadd' 'product_50' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1156 [1/3] (8.28ns)   --->   "%tmp_51 = fmul float %a_int_63_52_load, %b_int_63_52_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1156 'fmul' 'tmp_51' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 215> <Delay = 7.71>
ST_218 : Operation 1157 [4/4] (7.71ns)   --->   "%product_51 = fadd float %product_50, %tmp_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1157 'fadd' 'product_51' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 216> <Delay = 8.28>
ST_219 : Operation 1158 [1/1] (0.00ns)   --->   "%b_int_63_53_load = load float* %b_int_63_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1158 'load' 'b_int_63_53_load' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1159 [1/1] (0.00ns)   --->   "%a_int_63_53_load = load float* %a_int_63_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1159 'load' 'a_int_63_53_load' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1160 [3/4] (7.71ns)   --->   "%product_51 = fadd float %product_50, %tmp_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1160 'fadd' 'product_51' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1161 [3/3] (8.28ns)   --->   "%tmp_52 = fmul float %a_int_63_53_load, %b_int_63_53_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1161 'fmul' 'tmp_52' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 217> <Delay = 8.28>
ST_220 : Operation 1162 [2/4] (7.71ns)   --->   "%product_51 = fadd float %product_50, %tmp_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1162 'fadd' 'product_51' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1163 [2/3] (8.28ns)   --->   "%tmp_52 = fmul float %a_int_63_53_load, %b_int_63_53_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1163 'fmul' 'tmp_52' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 218> <Delay = 8.28>
ST_221 : Operation 1164 [1/4] (7.71ns)   --->   "%product_51 = fadd float %product_50, %tmp_51" [cg4002/solution1/main.cpp:41]   --->   Operation 1164 'fadd' 'product_51' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1165 [1/3] (8.28ns)   --->   "%tmp_52 = fmul float %a_int_63_53_load, %b_int_63_53_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1165 'fmul' 'tmp_52' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 219> <Delay = 7.71>
ST_222 : Operation 1166 [4/4] (7.71ns)   --->   "%product_52 = fadd float %product_51, %tmp_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1166 'fadd' 'product_52' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 220> <Delay = 8.28>
ST_223 : Operation 1167 [1/1] (0.00ns)   --->   "%b_int_63_54_load = load float* %b_int_63_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1167 'load' 'b_int_63_54_load' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1168 [1/1] (0.00ns)   --->   "%a_int_63_54_load = load float* %a_int_63_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1168 'load' 'a_int_63_54_load' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1169 [3/4] (7.71ns)   --->   "%product_52 = fadd float %product_51, %tmp_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1169 'fadd' 'product_52' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1170 [3/3] (8.28ns)   --->   "%tmp_53 = fmul float %a_int_63_54_load, %b_int_63_54_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1170 'fmul' 'tmp_53' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 221> <Delay = 8.28>
ST_224 : Operation 1171 [2/4] (7.71ns)   --->   "%product_52 = fadd float %product_51, %tmp_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1171 'fadd' 'product_52' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1172 [2/3] (8.28ns)   --->   "%tmp_53 = fmul float %a_int_63_54_load, %b_int_63_54_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1172 'fmul' 'tmp_53' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 222> <Delay = 8.28>
ST_225 : Operation 1173 [1/4] (7.71ns)   --->   "%product_52 = fadd float %product_51, %tmp_52" [cg4002/solution1/main.cpp:41]   --->   Operation 1173 'fadd' 'product_52' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1174 [1/3] (8.28ns)   --->   "%tmp_53 = fmul float %a_int_63_54_load, %b_int_63_54_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1174 'fmul' 'tmp_53' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 223> <Delay = 7.71>
ST_226 : Operation 1175 [4/4] (7.71ns)   --->   "%product_53 = fadd float %product_52, %tmp_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1175 'fadd' 'product_53' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 224> <Delay = 8.28>
ST_227 : Operation 1176 [1/1] (0.00ns)   --->   "%b_int_63_55_load = load float* %b_int_63_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1176 'load' 'b_int_63_55_load' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1177 [1/1] (0.00ns)   --->   "%a_int_63_55_load = load float* %a_int_63_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1177 'load' 'a_int_63_55_load' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1178 [3/4] (7.71ns)   --->   "%product_53 = fadd float %product_52, %tmp_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1178 'fadd' 'product_53' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1179 [3/3] (8.28ns)   --->   "%tmp_54 = fmul float %a_int_63_55_load, %b_int_63_55_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1179 'fmul' 'tmp_54' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 225> <Delay = 8.28>
ST_228 : Operation 1180 [2/4] (7.71ns)   --->   "%product_53 = fadd float %product_52, %tmp_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1180 'fadd' 'product_53' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1181 [2/3] (8.28ns)   --->   "%tmp_54 = fmul float %a_int_63_55_load, %b_int_63_55_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1181 'fmul' 'tmp_54' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 226> <Delay = 8.28>
ST_229 : Operation 1182 [1/4] (7.71ns)   --->   "%product_53 = fadd float %product_52, %tmp_53" [cg4002/solution1/main.cpp:41]   --->   Operation 1182 'fadd' 'product_53' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1183 [1/3] (8.28ns)   --->   "%tmp_54 = fmul float %a_int_63_55_load, %b_int_63_55_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1183 'fmul' 'tmp_54' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 227> <Delay = 7.71>
ST_230 : Operation 1184 [4/4] (7.71ns)   --->   "%product_54 = fadd float %product_53, %tmp_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1184 'fadd' 'product_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 228> <Delay = 8.28>
ST_231 : Operation 1185 [1/1] (0.00ns)   --->   "%b_int_63_56_load = load float* %b_int_63_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1185 'load' 'b_int_63_56_load' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1186 [1/1] (0.00ns)   --->   "%a_int_63_56_load = load float* %a_int_63_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1186 'load' 'a_int_63_56_load' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1187 [3/4] (7.71ns)   --->   "%product_54 = fadd float %product_53, %tmp_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1187 'fadd' 'product_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1188 [3/3] (8.28ns)   --->   "%tmp_55 = fmul float %a_int_63_56_load, %b_int_63_56_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1188 'fmul' 'tmp_55' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 229> <Delay = 8.28>
ST_232 : Operation 1189 [2/4] (7.71ns)   --->   "%product_54 = fadd float %product_53, %tmp_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1189 'fadd' 'product_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1190 [2/3] (8.28ns)   --->   "%tmp_55 = fmul float %a_int_63_56_load, %b_int_63_56_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1190 'fmul' 'tmp_55' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 230> <Delay = 8.28>
ST_233 : Operation 1191 [1/4] (7.71ns)   --->   "%product_54 = fadd float %product_53, %tmp_54" [cg4002/solution1/main.cpp:41]   --->   Operation 1191 'fadd' 'product_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1192 [1/3] (8.28ns)   --->   "%tmp_55 = fmul float %a_int_63_56_load, %b_int_63_56_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1192 'fmul' 'tmp_55' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 231> <Delay = 7.71>
ST_234 : Operation 1193 [4/4] (7.71ns)   --->   "%product_55 = fadd float %product_54, %tmp_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1193 'fadd' 'product_55' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 232> <Delay = 8.28>
ST_235 : Operation 1194 [1/1] (0.00ns)   --->   "%b_int_63_57_load = load float* %b_int_63_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1194 'load' 'b_int_63_57_load' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1195 [1/1] (0.00ns)   --->   "%a_int_63_57_load = load float* %a_int_63_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1195 'load' 'a_int_63_57_load' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1196 [3/4] (7.71ns)   --->   "%product_55 = fadd float %product_54, %tmp_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1196 'fadd' 'product_55' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1197 [3/3] (8.28ns)   --->   "%tmp_56 = fmul float %a_int_63_57_load, %b_int_63_57_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1197 'fmul' 'tmp_56' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 233> <Delay = 8.28>
ST_236 : Operation 1198 [2/4] (7.71ns)   --->   "%product_55 = fadd float %product_54, %tmp_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1198 'fadd' 'product_55' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1199 [2/3] (8.28ns)   --->   "%tmp_56 = fmul float %a_int_63_57_load, %b_int_63_57_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1199 'fmul' 'tmp_56' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 234> <Delay = 8.28>
ST_237 : Operation 1200 [1/4] (7.71ns)   --->   "%product_55 = fadd float %product_54, %tmp_55" [cg4002/solution1/main.cpp:41]   --->   Operation 1200 'fadd' 'product_55' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1201 [1/3] (8.28ns)   --->   "%tmp_56 = fmul float %a_int_63_57_load, %b_int_63_57_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1201 'fmul' 'tmp_56' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 235> <Delay = 7.71>
ST_238 : Operation 1202 [4/4] (7.71ns)   --->   "%product_56 = fadd float %product_55, %tmp_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1202 'fadd' 'product_56' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 236> <Delay = 8.28>
ST_239 : Operation 1203 [1/1] (0.00ns)   --->   "%b_int_63_58_load = load float* %b_int_63_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1203 'load' 'b_int_63_58_load' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1204 [1/1] (0.00ns)   --->   "%a_int_63_58_load = load float* %a_int_63_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1204 'load' 'a_int_63_58_load' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1205 [3/4] (7.71ns)   --->   "%product_56 = fadd float %product_55, %tmp_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1205 'fadd' 'product_56' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1206 [3/3] (8.28ns)   --->   "%tmp_57 = fmul float %a_int_63_58_load, %b_int_63_58_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1206 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 237> <Delay = 8.28>
ST_240 : Operation 1207 [2/4] (7.71ns)   --->   "%product_56 = fadd float %product_55, %tmp_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1207 'fadd' 'product_56' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1208 [2/3] (8.28ns)   --->   "%tmp_57 = fmul float %a_int_63_58_load, %b_int_63_58_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1208 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 238> <Delay = 8.28>
ST_241 : Operation 1209 [1/4] (7.71ns)   --->   "%product_56 = fadd float %product_55, %tmp_56" [cg4002/solution1/main.cpp:41]   --->   Operation 1209 'fadd' 'product_56' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1210 [1/3] (8.28ns)   --->   "%tmp_57 = fmul float %a_int_63_58_load, %b_int_63_58_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1210 'fmul' 'tmp_57' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 239> <Delay = 7.71>
ST_242 : Operation 1211 [4/4] (7.71ns)   --->   "%product_57 = fadd float %product_56, %tmp_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1211 'fadd' 'product_57' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 240> <Delay = 8.28>
ST_243 : Operation 1212 [1/1] (0.00ns)   --->   "%b_int_63_59_load = load float* %b_int_63_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1212 'load' 'b_int_63_59_load' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1213 [1/1] (0.00ns)   --->   "%a_int_63_59_load = load float* %a_int_63_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1213 'load' 'a_int_63_59_load' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1214 [3/4] (7.71ns)   --->   "%product_57 = fadd float %product_56, %tmp_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1214 'fadd' 'product_57' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1215 [3/3] (8.28ns)   --->   "%tmp_58 = fmul float %a_int_63_59_load, %b_int_63_59_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1215 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 241> <Delay = 8.28>
ST_244 : Operation 1216 [2/4] (7.71ns)   --->   "%product_57 = fadd float %product_56, %tmp_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1216 'fadd' 'product_57' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1217 [2/3] (8.28ns)   --->   "%tmp_58 = fmul float %a_int_63_59_load, %b_int_63_59_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1217 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 242> <Delay = 8.28>
ST_245 : Operation 1218 [1/4] (7.71ns)   --->   "%product_57 = fadd float %product_56, %tmp_57" [cg4002/solution1/main.cpp:41]   --->   Operation 1218 'fadd' 'product_57' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1219 [1/3] (8.28ns)   --->   "%tmp_58 = fmul float %a_int_63_59_load, %b_int_63_59_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1219 'fmul' 'tmp_58' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 243> <Delay = 7.71>
ST_246 : Operation 1220 [4/4] (7.71ns)   --->   "%product_58 = fadd float %product_57, %tmp_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1220 'fadd' 'product_58' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 244> <Delay = 8.28>
ST_247 : Operation 1221 [1/1] (0.00ns)   --->   "%b_int_63_60_load = load float* %b_int_63_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1221 'load' 'b_int_63_60_load' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1222 [1/1] (0.00ns)   --->   "%a_int_63_60_load = load float* %a_int_63_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1222 'load' 'a_int_63_60_load' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1223 [3/4] (7.71ns)   --->   "%product_58 = fadd float %product_57, %tmp_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1223 'fadd' 'product_58' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1224 [3/3] (8.28ns)   --->   "%tmp_59 = fmul float %a_int_63_60_load, %b_int_63_60_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1224 'fmul' 'tmp_59' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 245> <Delay = 8.28>
ST_248 : Operation 1225 [2/4] (7.71ns)   --->   "%product_58 = fadd float %product_57, %tmp_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1225 'fadd' 'product_58' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1226 [2/3] (8.28ns)   --->   "%tmp_59 = fmul float %a_int_63_60_load, %b_int_63_60_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1226 'fmul' 'tmp_59' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 246> <Delay = 8.28>
ST_249 : Operation 1227 [1/4] (7.71ns)   --->   "%product_58 = fadd float %product_57, %tmp_58" [cg4002/solution1/main.cpp:41]   --->   Operation 1227 'fadd' 'product_58' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1228 [1/3] (8.28ns)   --->   "%tmp_59 = fmul float %a_int_63_60_load, %b_int_63_60_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1228 'fmul' 'tmp_59' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 247> <Delay = 7.71>
ST_250 : Operation 1229 [4/4] (7.71ns)   --->   "%product_59 = fadd float %product_58, %tmp_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1229 'fadd' 'product_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 248> <Delay = 8.28>
ST_251 : Operation 1230 [1/1] (0.00ns)   --->   "%b_int_63_61_load = load float* %b_int_63_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1230 'load' 'b_int_63_61_load' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1231 [1/1] (0.00ns)   --->   "%a_int_63_61_load = load float* %a_int_63_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1231 'load' 'a_int_63_61_load' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1232 [3/4] (7.71ns)   --->   "%product_59 = fadd float %product_58, %tmp_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1232 'fadd' 'product_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1233 [3/3] (8.28ns)   --->   "%tmp_60 = fmul float %a_int_63_61_load, %b_int_63_61_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1233 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 249> <Delay = 8.28>
ST_252 : Operation 1234 [2/4] (7.71ns)   --->   "%product_59 = fadd float %product_58, %tmp_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1234 'fadd' 'product_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1235 [2/3] (8.28ns)   --->   "%tmp_60 = fmul float %a_int_63_61_load, %b_int_63_61_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1235 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 250> <Delay = 8.28>
ST_253 : Operation 1236 [1/4] (7.71ns)   --->   "%product_59 = fadd float %product_58, %tmp_59" [cg4002/solution1/main.cpp:41]   --->   Operation 1236 'fadd' 'product_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1237 [1/3] (8.28ns)   --->   "%tmp_60 = fmul float %a_int_63_61_load, %b_int_63_61_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1237 'fmul' 'tmp_60' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 251> <Delay = 7.71>
ST_254 : Operation 1238 [4/4] (7.71ns)   --->   "%product_60 = fadd float %product_59, %tmp_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1238 'fadd' 'product_60' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 252> <Delay = 8.28>
ST_255 : Operation 1239 [1/1] (0.00ns)   --->   "%b_int_63_62_load = load float* %b_int_63_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1239 'load' 'b_int_63_62_load' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1240 [1/1] (0.00ns)   --->   "%a_int_63_62_load = load float* %a_int_63_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1240 'load' 'a_int_63_62_load' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1241 [3/4] (7.71ns)   --->   "%product_60 = fadd float %product_59, %tmp_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1241 'fadd' 'product_60' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1242 [3/3] (8.28ns)   --->   "%tmp_61 = fmul float %a_int_63_62_load, %b_int_63_62_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1242 'fmul' 'tmp_61' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 253> <Delay = 8.28>
ST_256 : Operation 1243 [2/4] (7.71ns)   --->   "%product_60 = fadd float %product_59, %tmp_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1243 'fadd' 'product_60' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1244 [2/3] (8.28ns)   --->   "%tmp_61 = fmul float %a_int_63_62_load, %b_int_63_62_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1244 'fmul' 'tmp_61' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 254> <Delay = 8.28>
ST_257 : Operation 1245 [1/4] (7.71ns)   --->   "%product_60 = fadd float %product_59, %tmp_60" [cg4002/solution1/main.cpp:41]   --->   Operation 1245 'fadd' 'product_60' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1246 [1/3] (8.28ns)   --->   "%tmp_61 = fmul float %a_int_63_62_load, %b_int_63_62_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1246 'fmul' 'tmp_61' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 255> <Delay = 7.71>
ST_258 : Operation 1247 [4/4] (7.71ns)   --->   "%product_61 = fadd float %product_60, %tmp_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1247 'fadd' 'product_61' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 256> <Delay = 8.28>
ST_259 : Operation 1248 [1/1] (0.00ns)   --->   "%b_int_63_63_load = load float* %b_int_63_63" [cg4002/solution1/main.cpp:41]   --->   Operation 1248 'load' 'b_int_63_63_load' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1249 [1/1] (0.00ns)   --->   "%a_int_63_63_load = load float* %a_int_63_63" [cg4002/solution1/main.cpp:41]   --->   Operation 1249 'load' 'a_int_63_63_load' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1250 [3/4] (7.71ns)   --->   "%product_61 = fadd float %product_60, %tmp_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1250 'fadd' 'product_61' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1251 [3/3] (8.28ns)   --->   "%tmp_62 = fmul float %a_int_63_63_load, %b_int_63_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1251 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 257> <Delay = 8.28>
ST_260 : Operation 1252 [2/4] (7.71ns)   --->   "%product_61 = fadd float %product_60, %tmp_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1252 'fadd' 'product_61' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1253 [2/3] (8.28ns)   --->   "%tmp_62 = fmul float %a_int_63_63_load, %b_int_63_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1253 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 258> <Delay = 8.28>
ST_261 : Operation 1254 [1/4] (7.71ns)   --->   "%product_61 = fadd float %product_60, %tmp_61" [cg4002/solution1/main.cpp:41]   --->   Operation 1254 'fadd' 'product_61' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1255 [1/3] (8.28ns)   --->   "%tmp_62 = fmul float %a_int_63_63_load, %b_int_63_63_load" [cg4002/solution1/main.cpp:41]   --->   Operation 1255 'fmul' 'tmp_62' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 259> <Delay = 7.71>
ST_262 : Operation 1256 [4/4] (7.71ns)   --->   "%product_62 = fadd float %product_61, %tmp_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1256 'fadd' 'product_62' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 260> <Delay = 7.71>
ST_263 : Operation 1257 [3/4] (7.71ns)   --->   "%product_62 = fadd float %product_61, %tmp_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1257 'fadd' 'product_62' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 261> <Delay = 7.71>
ST_264 : Operation 1258 [2/4] (7.71ns)   --->   "%product_62 = fadd float %product_61, %tmp_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1258 'fadd' 'product_62' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 262> <Delay = 7.71>
ST_265 : Operation 1259 [1/4] (7.71ns)   --->   "%product_62 = fadd float %product_61, %tmp_62" [cg4002/solution1/main.cpp:41]   --->   Operation 1259 'fadd' 'product_62' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1260 [1/1] (0.00ns)   --->   "ret float %product_62" [cg4002/solution1/main.cpp:45]   --->   Operation 1260 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:30) [71]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:30) [71]  (0 ns)
	'getelementptr' operation ('a_addr', cg4002/solution1/main.cpp:32) [81]  (0 ns)
	'load' operation ('a_int[0]', cg4002/solution1/main.cpp:32) on array 'a' [82]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('a_int[0]', cg4002/solution1/main.cpp:32) on array 'a' [82]  (1.35 ns)
	'store' operation ('store_ln32', cg4002/solution1/main.cpp:32) of variable 'a_int[0]', cg4002/solution1/main.cpp:32 on local variable 'a_int[63]' [86]  (0 ns)

 <State 4>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:34) [347]  (0.755 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:34) [347]  (0 ns)
	'getelementptr' operation ('b_addr', cg4002/solution1/main.cpp:36) [356]  (0 ns)
	'load' operation ('b_int[0]', cg4002/solution1/main.cpp:36) on array 'b' [357]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'load' operation ('b_int[0]', cg4002/solution1/main.cpp:36) on array 'b' [357]  (1.35 ns)
	'store' operation ('store_ln36', cg4002/solution1/main.cpp:36) of variable 'b_int[0]', cg4002/solution1/main.cpp:36 on local variable 'b_int[63]' [361]  (0 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [556]  (0 ns)
	'fmul' operation ('tmp1', cg4002/solution1/main.cpp:41) [684]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cg4002/solution1/main.cpp:41) [684]  (8.29 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cg4002/solution1/main.cpp:41) [684]  (8.29 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product', cg4002/solution1/main.cpp:41) [685]  (7.72 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_1_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [557]  (0 ns)
	'fmul' operation ('tmp_1', cg4002/solution1/main.cpp:41) [686]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', cg4002/solution1/main.cpp:41) [686]  (8.29 ns)

 <State 13>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', cg4002/solution1/main.cpp:41) [686]  (8.29 ns)

 <State 14>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_1', cg4002/solution1/main.cpp:41) [687]  (7.72 ns)

 <State 15>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_2_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [558]  (0 ns)
	'fmul' operation ('tmp_2', cg4002/solution1/main.cpp:41) [688]  (8.29 ns)

 <State 16>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', cg4002/solution1/main.cpp:41) [688]  (8.29 ns)

 <State 17>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', cg4002/solution1/main.cpp:41) [688]  (8.29 ns)

 <State 18>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_2', cg4002/solution1/main.cpp:41) [689]  (7.72 ns)

 <State 19>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_3_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [559]  (0 ns)
	'fmul' operation ('tmp_3', cg4002/solution1/main.cpp:41) [690]  (8.29 ns)

 <State 20>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', cg4002/solution1/main.cpp:41) [690]  (8.29 ns)

 <State 21>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', cg4002/solution1/main.cpp:41) [690]  (8.29 ns)

 <State 22>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_3', cg4002/solution1/main.cpp:41) [691]  (7.72 ns)

 <State 23>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_4_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [560]  (0 ns)
	'fmul' operation ('tmp_4', cg4002/solution1/main.cpp:41) [692]  (8.29 ns)

 <State 24>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', cg4002/solution1/main.cpp:41) [692]  (8.29 ns)

 <State 25>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', cg4002/solution1/main.cpp:41) [692]  (8.29 ns)

 <State 26>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_4', cg4002/solution1/main.cpp:41) [693]  (7.72 ns)

 <State 27>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_5_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [561]  (0 ns)
	'fmul' operation ('tmp_5', cg4002/solution1/main.cpp:41) [694]  (8.29 ns)

 <State 28>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', cg4002/solution1/main.cpp:41) [694]  (8.29 ns)

 <State 29>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', cg4002/solution1/main.cpp:41) [694]  (8.29 ns)

 <State 30>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_5', cg4002/solution1/main.cpp:41) [695]  (7.72 ns)

 <State 31>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_6_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [562]  (0 ns)
	'fmul' operation ('tmp_6', cg4002/solution1/main.cpp:41) [696]  (8.29 ns)

 <State 32>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', cg4002/solution1/main.cpp:41) [696]  (8.29 ns)

 <State 33>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', cg4002/solution1/main.cpp:41) [696]  (8.29 ns)

 <State 34>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_6', cg4002/solution1/main.cpp:41) [697]  (7.72 ns)

 <State 35>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_7_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [563]  (0 ns)
	'fmul' operation ('tmp_7', cg4002/solution1/main.cpp:41) [698]  (8.29 ns)

 <State 36>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cg4002/solution1/main.cpp:41) [698]  (8.29 ns)

 <State 37>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cg4002/solution1/main.cpp:41) [698]  (8.29 ns)

 <State 38>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_7', cg4002/solution1/main.cpp:41) [699]  (7.72 ns)

 <State 39>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_8_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [564]  (0 ns)
	'fmul' operation ('tmp_8', cg4002/solution1/main.cpp:41) [700]  (8.29 ns)

 <State 40>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', cg4002/solution1/main.cpp:41) [700]  (8.29 ns)

 <State 41>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', cg4002/solution1/main.cpp:41) [700]  (8.29 ns)

 <State 42>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_8', cg4002/solution1/main.cpp:41) [701]  (7.72 ns)

 <State 43>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_9_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [565]  (0 ns)
	'fmul' operation ('tmp_9', cg4002/solution1/main.cpp:41) [702]  (8.29 ns)

 <State 44>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', cg4002/solution1/main.cpp:41) [702]  (8.29 ns)

 <State 45>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', cg4002/solution1/main.cpp:41) [702]  (8.29 ns)

 <State 46>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_9', cg4002/solution1/main.cpp:41) [703]  (7.72 ns)

 <State 47>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_10_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [566]  (0 ns)
	'fmul' operation ('tmp_s', cg4002/solution1/main.cpp:41) [704]  (8.29 ns)

 <State 48>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', cg4002/solution1/main.cpp:41) [704]  (8.29 ns)

 <State 49>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', cg4002/solution1/main.cpp:41) [704]  (8.29 ns)

 <State 50>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_s', cg4002/solution1/main.cpp:41) [705]  (7.72 ns)

 <State 51>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_11_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [567]  (0 ns)
	'fmul' operation ('tmp_10', cg4002/solution1/main.cpp:41) [706]  (8.29 ns)

 <State 52>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', cg4002/solution1/main.cpp:41) [706]  (8.29 ns)

 <State 53>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', cg4002/solution1/main.cpp:41) [706]  (8.29 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_10', cg4002/solution1/main.cpp:41) [707]  (7.72 ns)

 <State 55>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_12_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [568]  (0 ns)
	'fmul' operation ('tmp_11', cg4002/solution1/main.cpp:41) [708]  (8.29 ns)

 <State 56>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', cg4002/solution1/main.cpp:41) [708]  (8.29 ns)

 <State 57>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', cg4002/solution1/main.cpp:41) [708]  (8.29 ns)

 <State 58>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_11', cg4002/solution1/main.cpp:41) [709]  (7.72 ns)

 <State 59>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_13_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [569]  (0 ns)
	'fmul' operation ('tmp_12', cg4002/solution1/main.cpp:41) [710]  (8.29 ns)

 <State 60>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', cg4002/solution1/main.cpp:41) [710]  (8.29 ns)

 <State 61>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', cg4002/solution1/main.cpp:41) [710]  (8.29 ns)

 <State 62>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_12', cg4002/solution1/main.cpp:41) [711]  (7.72 ns)

 <State 63>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_14_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [570]  (0 ns)
	'fmul' operation ('tmp_13', cg4002/solution1/main.cpp:41) [712]  (8.29 ns)

 <State 64>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', cg4002/solution1/main.cpp:41) [712]  (8.29 ns)

 <State 65>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', cg4002/solution1/main.cpp:41) [712]  (8.29 ns)

 <State 66>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_13', cg4002/solution1/main.cpp:41) [713]  (7.72 ns)

 <State 67>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_15_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [571]  (0 ns)
	'fmul' operation ('tmp_14', cg4002/solution1/main.cpp:41) [714]  (8.29 ns)

 <State 68>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', cg4002/solution1/main.cpp:41) [714]  (8.29 ns)

 <State 69>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', cg4002/solution1/main.cpp:41) [714]  (8.29 ns)

 <State 70>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_14', cg4002/solution1/main.cpp:41) [715]  (7.72 ns)

 <State 71>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_16_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [572]  (0 ns)
	'fmul' operation ('tmp_15', cg4002/solution1/main.cpp:41) [716]  (8.29 ns)

 <State 72>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', cg4002/solution1/main.cpp:41) [716]  (8.29 ns)

 <State 73>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', cg4002/solution1/main.cpp:41) [716]  (8.29 ns)

 <State 74>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_15', cg4002/solution1/main.cpp:41) [717]  (7.72 ns)

 <State 75>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_17_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [573]  (0 ns)
	'fmul' operation ('tmp_16', cg4002/solution1/main.cpp:41) [718]  (8.29 ns)

 <State 76>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', cg4002/solution1/main.cpp:41) [718]  (8.29 ns)

 <State 77>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_16', cg4002/solution1/main.cpp:41) [718]  (8.29 ns)

 <State 78>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_16', cg4002/solution1/main.cpp:41) [719]  (7.72 ns)

 <State 79>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_18_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [574]  (0 ns)
	'fmul' operation ('tmp_17', cg4002/solution1/main.cpp:41) [720]  (8.29 ns)

 <State 80>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', cg4002/solution1/main.cpp:41) [720]  (8.29 ns)

 <State 81>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', cg4002/solution1/main.cpp:41) [720]  (8.29 ns)

 <State 82>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_17', cg4002/solution1/main.cpp:41) [721]  (7.72 ns)

 <State 83>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_19_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [575]  (0 ns)
	'fmul' operation ('tmp_18', cg4002/solution1/main.cpp:41) [722]  (8.29 ns)

 <State 84>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', cg4002/solution1/main.cpp:41) [722]  (8.29 ns)

 <State 85>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', cg4002/solution1/main.cpp:41) [722]  (8.29 ns)

 <State 86>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_18', cg4002/solution1/main.cpp:41) [723]  (7.72 ns)

 <State 87>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_20_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [576]  (0 ns)
	'fmul' operation ('tmp_19', cg4002/solution1/main.cpp:41) [724]  (8.29 ns)

 <State 88>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', cg4002/solution1/main.cpp:41) [724]  (8.29 ns)

 <State 89>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', cg4002/solution1/main.cpp:41) [724]  (8.29 ns)

 <State 90>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_19', cg4002/solution1/main.cpp:41) [725]  (7.72 ns)

 <State 91>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_21_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [577]  (0 ns)
	'fmul' operation ('tmp_20', cg4002/solution1/main.cpp:41) [726]  (8.29 ns)

 <State 92>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', cg4002/solution1/main.cpp:41) [726]  (8.29 ns)

 <State 93>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', cg4002/solution1/main.cpp:41) [726]  (8.29 ns)

 <State 94>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_20', cg4002/solution1/main.cpp:41) [727]  (7.72 ns)

 <State 95>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_22_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [578]  (0 ns)
	'fmul' operation ('tmp_21', cg4002/solution1/main.cpp:41) [728]  (8.29 ns)

 <State 96>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', cg4002/solution1/main.cpp:41) [728]  (8.29 ns)

 <State 97>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', cg4002/solution1/main.cpp:41) [728]  (8.29 ns)

 <State 98>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_21', cg4002/solution1/main.cpp:41) [729]  (7.72 ns)

 <State 99>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_23_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [579]  (0 ns)
	'fmul' operation ('tmp_22', cg4002/solution1/main.cpp:41) [730]  (8.29 ns)

 <State 100>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', cg4002/solution1/main.cpp:41) [730]  (8.29 ns)

 <State 101>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_22', cg4002/solution1/main.cpp:41) [730]  (8.29 ns)

 <State 102>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_22', cg4002/solution1/main.cpp:41) [731]  (7.72 ns)

 <State 103>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_24_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [580]  (0 ns)
	'fmul' operation ('tmp_23', cg4002/solution1/main.cpp:41) [732]  (8.29 ns)

 <State 104>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_23', cg4002/solution1/main.cpp:41) [732]  (8.29 ns)

 <State 105>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_23', cg4002/solution1/main.cpp:41) [732]  (8.29 ns)

 <State 106>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_23', cg4002/solution1/main.cpp:41) [733]  (7.72 ns)

 <State 107>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_25_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [581]  (0 ns)
	'fmul' operation ('tmp_24', cg4002/solution1/main.cpp:41) [734]  (8.29 ns)

 <State 108>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', cg4002/solution1/main.cpp:41) [734]  (8.29 ns)

 <State 109>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', cg4002/solution1/main.cpp:41) [734]  (8.29 ns)

 <State 110>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_24', cg4002/solution1/main.cpp:41) [735]  (7.72 ns)

 <State 111>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_26_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [582]  (0 ns)
	'fmul' operation ('tmp_25', cg4002/solution1/main.cpp:41) [736]  (8.29 ns)

 <State 112>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', cg4002/solution1/main.cpp:41) [736]  (8.29 ns)

 <State 113>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', cg4002/solution1/main.cpp:41) [736]  (8.29 ns)

 <State 114>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_25', cg4002/solution1/main.cpp:41) [737]  (7.72 ns)

 <State 115>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_27_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [583]  (0 ns)
	'fmul' operation ('tmp_26', cg4002/solution1/main.cpp:41) [738]  (8.29 ns)

 <State 116>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_26', cg4002/solution1/main.cpp:41) [738]  (8.29 ns)

 <State 117>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_26', cg4002/solution1/main.cpp:41) [738]  (8.29 ns)

 <State 118>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_26', cg4002/solution1/main.cpp:41) [739]  (7.72 ns)

 <State 119>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_28_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [584]  (0 ns)
	'fmul' operation ('tmp_27', cg4002/solution1/main.cpp:41) [740]  (8.29 ns)

 <State 120>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', cg4002/solution1/main.cpp:41) [740]  (8.29 ns)

 <State 121>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', cg4002/solution1/main.cpp:41) [740]  (8.29 ns)

 <State 122>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_27', cg4002/solution1/main.cpp:41) [741]  (7.72 ns)

 <State 123>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_29_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [585]  (0 ns)
	'fmul' operation ('tmp_28', cg4002/solution1/main.cpp:41) [742]  (8.29 ns)

 <State 124>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', cg4002/solution1/main.cpp:41) [742]  (8.29 ns)

 <State 125>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', cg4002/solution1/main.cpp:41) [742]  (8.29 ns)

 <State 126>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_28', cg4002/solution1/main.cpp:41) [743]  (7.72 ns)

 <State 127>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_30_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [586]  (0 ns)
	'fmul' operation ('tmp_29', cg4002/solution1/main.cpp:41) [744]  (8.29 ns)

 <State 128>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_29', cg4002/solution1/main.cpp:41) [744]  (8.29 ns)

 <State 129>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_29', cg4002/solution1/main.cpp:41) [744]  (8.29 ns)

 <State 130>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_29', cg4002/solution1/main.cpp:41) [745]  (7.72 ns)

 <State 131>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_31_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [587]  (0 ns)
	'fmul' operation ('tmp_30', cg4002/solution1/main.cpp:41) [746]  (8.29 ns)

 <State 132>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', cg4002/solution1/main.cpp:41) [746]  (8.29 ns)

 <State 133>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', cg4002/solution1/main.cpp:41) [746]  (8.29 ns)

 <State 134>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_30', cg4002/solution1/main.cpp:41) [747]  (7.72 ns)

 <State 135>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_32_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [588]  (0 ns)
	'fmul' operation ('tmp_31', cg4002/solution1/main.cpp:41) [748]  (8.29 ns)

 <State 136>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', cg4002/solution1/main.cpp:41) [748]  (8.29 ns)

 <State 137>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', cg4002/solution1/main.cpp:41) [748]  (8.29 ns)

 <State 138>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_31', cg4002/solution1/main.cpp:41) [749]  (7.72 ns)

 <State 139>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_33_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [589]  (0 ns)
	'fmul' operation ('tmp_32', cg4002/solution1/main.cpp:41) [750]  (8.29 ns)

 <State 140>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', cg4002/solution1/main.cpp:41) [750]  (8.29 ns)

 <State 141>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_32', cg4002/solution1/main.cpp:41) [750]  (8.29 ns)

 <State 142>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_32', cg4002/solution1/main.cpp:41) [751]  (7.72 ns)

 <State 143>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_34_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [590]  (0 ns)
	'fmul' operation ('tmp_33', cg4002/solution1/main.cpp:41) [752]  (8.29 ns)

 <State 144>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', cg4002/solution1/main.cpp:41) [752]  (8.29 ns)

 <State 145>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', cg4002/solution1/main.cpp:41) [752]  (8.29 ns)

 <State 146>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_33', cg4002/solution1/main.cpp:41) [753]  (7.72 ns)

 <State 147>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_35_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [591]  (0 ns)
	'fmul' operation ('tmp_34', cg4002/solution1/main.cpp:41) [754]  (8.29 ns)

 <State 148>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', cg4002/solution1/main.cpp:41) [754]  (8.29 ns)

 <State 149>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', cg4002/solution1/main.cpp:41) [754]  (8.29 ns)

 <State 150>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_34', cg4002/solution1/main.cpp:41) [755]  (7.72 ns)

 <State 151>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_36_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [592]  (0 ns)
	'fmul' operation ('tmp_35', cg4002/solution1/main.cpp:41) [756]  (8.29 ns)

 <State 152>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', cg4002/solution1/main.cpp:41) [756]  (8.29 ns)

 <State 153>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', cg4002/solution1/main.cpp:41) [756]  (8.29 ns)

 <State 154>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_35', cg4002/solution1/main.cpp:41) [757]  (7.72 ns)

 <State 155>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_37_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [593]  (0 ns)
	'fmul' operation ('tmp_36', cg4002/solution1/main.cpp:41) [758]  (8.29 ns)

 <State 156>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', cg4002/solution1/main.cpp:41) [758]  (8.29 ns)

 <State 157>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', cg4002/solution1/main.cpp:41) [758]  (8.29 ns)

 <State 158>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_36', cg4002/solution1/main.cpp:41) [759]  (7.72 ns)

 <State 159>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_38_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [594]  (0 ns)
	'fmul' operation ('tmp_37', cg4002/solution1/main.cpp:41) [760]  (8.29 ns)

 <State 160>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', cg4002/solution1/main.cpp:41) [760]  (8.29 ns)

 <State 161>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', cg4002/solution1/main.cpp:41) [760]  (8.29 ns)

 <State 162>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_37', cg4002/solution1/main.cpp:41) [761]  (7.72 ns)

 <State 163>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_39_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [595]  (0 ns)
	'fmul' operation ('tmp_38', cg4002/solution1/main.cpp:41) [762]  (8.29 ns)

 <State 164>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_38', cg4002/solution1/main.cpp:41) [762]  (8.29 ns)

 <State 165>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_38', cg4002/solution1/main.cpp:41) [762]  (8.29 ns)

 <State 166>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_38', cg4002/solution1/main.cpp:41) [763]  (7.72 ns)

 <State 167>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_40_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [596]  (0 ns)
	'fmul' operation ('tmp_39', cg4002/solution1/main.cpp:41) [764]  (8.29 ns)

 <State 168>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_39', cg4002/solution1/main.cpp:41) [764]  (8.29 ns)

 <State 169>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_39', cg4002/solution1/main.cpp:41) [764]  (8.29 ns)

 <State 170>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_39', cg4002/solution1/main.cpp:41) [765]  (7.72 ns)

 <State 171>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_41_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [597]  (0 ns)
	'fmul' operation ('tmp_40', cg4002/solution1/main.cpp:41) [766]  (8.29 ns)

 <State 172>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_40', cg4002/solution1/main.cpp:41) [766]  (8.29 ns)

 <State 173>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_40', cg4002/solution1/main.cpp:41) [766]  (8.29 ns)

 <State 174>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_40', cg4002/solution1/main.cpp:41) [767]  (7.72 ns)

 <State 175>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_42_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [598]  (0 ns)
	'fmul' operation ('tmp_41', cg4002/solution1/main.cpp:41) [768]  (8.29 ns)

 <State 176>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_41', cg4002/solution1/main.cpp:41) [768]  (8.29 ns)

 <State 177>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_41', cg4002/solution1/main.cpp:41) [768]  (8.29 ns)

 <State 178>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_41', cg4002/solution1/main.cpp:41) [769]  (7.72 ns)

 <State 179>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_43_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [599]  (0 ns)
	'fmul' operation ('tmp_42', cg4002/solution1/main.cpp:41) [770]  (8.29 ns)

 <State 180>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', cg4002/solution1/main.cpp:41) [770]  (8.29 ns)

 <State 181>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', cg4002/solution1/main.cpp:41) [770]  (8.29 ns)

 <State 182>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_42', cg4002/solution1/main.cpp:41) [771]  (7.72 ns)

 <State 183>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_44_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [600]  (0 ns)
	'fmul' operation ('tmp_43', cg4002/solution1/main.cpp:41) [772]  (8.29 ns)

 <State 184>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_43', cg4002/solution1/main.cpp:41) [772]  (8.29 ns)

 <State 185>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_43', cg4002/solution1/main.cpp:41) [772]  (8.29 ns)

 <State 186>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_43', cg4002/solution1/main.cpp:41) [773]  (7.72 ns)

 <State 187>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_45_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [601]  (0 ns)
	'fmul' operation ('tmp_44', cg4002/solution1/main.cpp:41) [774]  (8.29 ns)

 <State 188>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', cg4002/solution1/main.cpp:41) [774]  (8.29 ns)

 <State 189>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', cg4002/solution1/main.cpp:41) [774]  (8.29 ns)

 <State 190>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_44', cg4002/solution1/main.cpp:41) [775]  (7.72 ns)

 <State 191>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_46_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [602]  (0 ns)
	'fmul' operation ('tmp_45', cg4002/solution1/main.cpp:41) [776]  (8.29 ns)

 <State 192>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_45', cg4002/solution1/main.cpp:41) [776]  (8.29 ns)

 <State 193>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_45', cg4002/solution1/main.cpp:41) [776]  (8.29 ns)

 <State 194>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_45', cg4002/solution1/main.cpp:41) [777]  (7.72 ns)

 <State 195>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_47_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [603]  (0 ns)
	'fmul' operation ('tmp_46', cg4002/solution1/main.cpp:41) [778]  (8.29 ns)

 <State 196>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_46', cg4002/solution1/main.cpp:41) [778]  (8.29 ns)

 <State 197>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_46', cg4002/solution1/main.cpp:41) [778]  (8.29 ns)

 <State 198>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_46', cg4002/solution1/main.cpp:41) [779]  (7.72 ns)

 <State 199>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_48_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [604]  (0 ns)
	'fmul' operation ('tmp_47', cg4002/solution1/main.cpp:41) [780]  (8.29 ns)

 <State 200>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', cg4002/solution1/main.cpp:41) [780]  (8.29 ns)

 <State 201>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_47', cg4002/solution1/main.cpp:41) [780]  (8.29 ns)

 <State 202>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_47', cg4002/solution1/main.cpp:41) [781]  (7.72 ns)

 <State 203>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_49_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [605]  (0 ns)
	'fmul' operation ('tmp_48', cg4002/solution1/main.cpp:41) [782]  (8.29 ns)

 <State 204>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', cg4002/solution1/main.cpp:41) [782]  (8.29 ns)

 <State 205>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', cg4002/solution1/main.cpp:41) [782]  (8.29 ns)

 <State 206>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_48', cg4002/solution1/main.cpp:41) [783]  (7.72 ns)

 <State 207>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_50_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [606]  (0 ns)
	'fmul' operation ('tmp_49', cg4002/solution1/main.cpp:41) [784]  (8.29 ns)

 <State 208>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', cg4002/solution1/main.cpp:41) [784]  (8.29 ns)

 <State 209>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', cg4002/solution1/main.cpp:41) [784]  (8.29 ns)

 <State 210>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_49', cg4002/solution1/main.cpp:41) [785]  (7.72 ns)

 <State 211>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_51_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [607]  (0 ns)
	'fmul' operation ('tmp_50', cg4002/solution1/main.cpp:41) [786]  (8.29 ns)

 <State 212>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', cg4002/solution1/main.cpp:41) [786]  (8.29 ns)

 <State 213>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', cg4002/solution1/main.cpp:41) [786]  (8.29 ns)

 <State 214>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_50', cg4002/solution1/main.cpp:41) [787]  (7.72 ns)

 <State 215>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_52_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [608]  (0 ns)
	'fmul' operation ('tmp_51', cg4002/solution1/main.cpp:41) [788]  (8.29 ns)

 <State 216>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_51', cg4002/solution1/main.cpp:41) [788]  (8.29 ns)

 <State 217>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_51', cg4002/solution1/main.cpp:41) [788]  (8.29 ns)

 <State 218>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_51', cg4002/solution1/main.cpp:41) [789]  (7.72 ns)

 <State 219>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_53_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [609]  (0 ns)
	'fmul' operation ('tmp_52', cg4002/solution1/main.cpp:41) [790]  (8.29 ns)

 <State 220>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', cg4002/solution1/main.cpp:41) [790]  (8.29 ns)

 <State 221>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', cg4002/solution1/main.cpp:41) [790]  (8.29 ns)

 <State 222>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_52', cg4002/solution1/main.cpp:41) [791]  (7.72 ns)

 <State 223>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_54_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [610]  (0 ns)
	'fmul' operation ('tmp_53', cg4002/solution1/main.cpp:41) [792]  (8.29 ns)

 <State 224>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', cg4002/solution1/main.cpp:41) [792]  (8.29 ns)

 <State 225>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', cg4002/solution1/main.cpp:41) [792]  (8.29 ns)

 <State 226>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_53', cg4002/solution1/main.cpp:41) [793]  (7.72 ns)

 <State 227>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_55_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [611]  (0 ns)
	'fmul' operation ('tmp_54', cg4002/solution1/main.cpp:41) [794]  (8.29 ns)

 <State 228>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', cg4002/solution1/main.cpp:41) [794]  (8.29 ns)

 <State 229>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_54', cg4002/solution1/main.cpp:41) [794]  (8.29 ns)

 <State 230>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_54', cg4002/solution1/main.cpp:41) [795]  (7.72 ns)

 <State 231>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_56_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [612]  (0 ns)
	'fmul' operation ('tmp_55', cg4002/solution1/main.cpp:41) [796]  (8.29 ns)

 <State 232>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', cg4002/solution1/main.cpp:41) [796]  (8.29 ns)

 <State 233>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_55', cg4002/solution1/main.cpp:41) [796]  (8.29 ns)

 <State 234>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_55', cg4002/solution1/main.cpp:41) [797]  (7.72 ns)

 <State 235>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_57_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [613]  (0 ns)
	'fmul' operation ('tmp_56', cg4002/solution1/main.cpp:41) [798]  (8.29 ns)

 <State 236>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_56', cg4002/solution1/main.cpp:41) [798]  (8.29 ns)

 <State 237>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_56', cg4002/solution1/main.cpp:41) [798]  (8.29 ns)

 <State 238>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_56', cg4002/solution1/main.cpp:41) [799]  (7.72 ns)

 <State 239>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_58_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [614]  (0 ns)
	'fmul' operation ('tmp_57', cg4002/solution1/main.cpp:41) [800]  (8.29 ns)

 <State 240>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_57', cg4002/solution1/main.cpp:41) [800]  (8.29 ns)

 <State 241>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_57', cg4002/solution1/main.cpp:41) [800]  (8.29 ns)

 <State 242>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_57', cg4002/solution1/main.cpp:41) [801]  (7.72 ns)

 <State 243>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_59_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [615]  (0 ns)
	'fmul' operation ('tmp_58', cg4002/solution1/main.cpp:41) [802]  (8.29 ns)

 <State 244>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_58', cg4002/solution1/main.cpp:41) [802]  (8.29 ns)

 <State 245>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_58', cg4002/solution1/main.cpp:41) [802]  (8.29 ns)

 <State 246>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_58', cg4002/solution1/main.cpp:41) [803]  (7.72 ns)

 <State 247>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_60_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [616]  (0 ns)
	'fmul' operation ('tmp_59', cg4002/solution1/main.cpp:41) [804]  (8.29 ns)

 <State 248>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_59', cg4002/solution1/main.cpp:41) [804]  (8.29 ns)

 <State 249>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_59', cg4002/solution1/main.cpp:41) [804]  (8.29 ns)

 <State 250>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_59', cg4002/solution1/main.cpp:41) [805]  (7.72 ns)

 <State 251>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_61_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [617]  (0 ns)
	'fmul' operation ('tmp_60', cg4002/solution1/main.cpp:41) [806]  (8.29 ns)

 <State 252>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', cg4002/solution1/main.cpp:41) [806]  (8.29 ns)

 <State 253>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', cg4002/solution1/main.cpp:41) [806]  (8.29 ns)

 <State 254>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_60', cg4002/solution1/main.cpp:41) [807]  (7.72 ns)

 <State 255>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_62_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [618]  (0 ns)
	'fmul' operation ('tmp_61', cg4002/solution1/main.cpp:41) [808]  (8.29 ns)

 <State 256>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_61', cg4002/solution1/main.cpp:41) [808]  (8.29 ns)

 <State 257>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_61', cg4002/solution1/main.cpp:41) [808]  (8.29 ns)

 <State 258>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_61', cg4002/solution1/main.cpp:41) [809]  (7.72 ns)

 <State 259>: 8.29ns
The critical path consists of the following:
	'load' operation ('b_int_63_63_load', cg4002/solution1/main.cpp:41) on local variable 'b_int[63]' [619]  (0 ns)
	'fmul' operation ('tmp_62', cg4002/solution1/main.cpp:41) [810]  (8.29 ns)

 <State 260>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_62', cg4002/solution1/main.cpp:41) [810]  (8.29 ns)

 <State 261>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_62', cg4002/solution1/main.cpp:41) [810]  (8.29 ns)

 <State 262>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_62', cg4002/solution1/main.cpp:41) [811]  (7.72 ns)

 <State 263>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_62', cg4002/solution1/main.cpp:41) [811]  (7.72 ns)

 <State 264>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_62', cg4002/solution1/main.cpp:41) [811]  (7.72 ns)

 <State 265>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('product_62', cg4002/solution1/main.cpp:41) [811]  (7.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
