
Lora_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000398c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08003a98  08003a98  00004a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c30  08003c30  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003c30  08003c30  00004c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c38  08003c38  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c38  08003c38  00004c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c3c  08003c3c  00004c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003c40  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000005c  08003c9c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003c9c  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000866d  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001686  00000000  00000000  0000d6f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  0000ed78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000688  00000000  00000000  0000f5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171e6  00000000  00000000  0000fc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000983d  00000000  00000000  00026e66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084336  00000000  00000000  000306a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b49d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d4  00000000  00000000  000b4a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b71f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a80 	.word	0x08003a80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003a80 	.word	0x08003a80

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_uldivmod>:
 800015c:	b953      	cbnz	r3, 8000174 <__aeabi_uldivmod+0x18>
 800015e:	b94a      	cbnz	r2, 8000174 <__aeabi_uldivmod+0x18>
 8000160:	2900      	cmp	r1, #0
 8000162:	bf08      	it	eq
 8000164:	2800      	cmpeq	r0, #0
 8000166:	bf1c      	itt	ne
 8000168:	f04f 31ff 	movne.w	r1, #4294967295
 800016c:	f04f 30ff 	movne.w	r0, #4294967295
 8000170:	f000 b98c 	b.w	800048c <__aeabi_idiv0>
 8000174:	f1ad 0c08 	sub.w	ip, sp, #8
 8000178:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800017c:	f000 f806 	bl	800018c <__udivmoddi4>
 8000180:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000188:	b004      	add	sp, #16
 800018a:	4770      	bx	lr

0800018c <__udivmoddi4>:
 800018c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000190:	9d08      	ldr	r5, [sp, #32]
 8000192:	468e      	mov	lr, r1
 8000194:	4604      	mov	r4, r0
 8000196:	4688      	mov	r8, r1
 8000198:	2b00      	cmp	r3, #0
 800019a:	d14a      	bne.n	8000232 <__udivmoddi4+0xa6>
 800019c:	428a      	cmp	r2, r1
 800019e:	4617      	mov	r7, r2
 80001a0:	d962      	bls.n	8000268 <__udivmoddi4+0xdc>
 80001a2:	fab2 f682 	clz	r6, r2
 80001a6:	b14e      	cbz	r6, 80001bc <__udivmoddi4+0x30>
 80001a8:	f1c6 0320 	rsb	r3, r6, #32
 80001ac:	fa01 f806 	lsl.w	r8, r1, r6
 80001b0:	fa20 f303 	lsr.w	r3, r0, r3
 80001b4:	40b7      	lsls	r7, r6
 80001b6:	ea43 0808 	orr.w	r8, r3, r8
 80001ba:	40b4      	lsls	r4, r6
 80001bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001c4:	fa1f fc87 	uxth.w	ip, r7
 80001c8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001cc:	fb01 f20c 	mul.w	r2, r1, ip
 80001d0:	0c23      	lsrs	r3, r4, #16
 80001d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d909      	bls.n	80001ee <__udivmoddi4+0x62>
 80001da:	18fb      	adds	r3, r7, r3
 80001dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80001e0:	f080 80eb 	bcs.w	80003ba <__udivmoddi4+0x22e>
 80001e4:	429a      	cmp	r2, r3
 80001e6:	f240 80e8 	bls.w	80003ba <__udivmoddi4+0x22e>
 80001ea:	3902      	subs	r1, #2
 80001ec:	443b      	add	r3, r7
 80001ee:	1a9a      	subs	r2, r3, r2
 80001f0:	fbb2 f0fe 	udiv	r0, r2, lr
 80001f4:	fb0e 2210 	mls	r2, lr, r0, r2
 80001f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80001fc:	b2a3      	uxth	r3, r4
 80001fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000202:	459c      	cmp	ip, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x8e>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f100 32ff 	add.w	r2, r0, #4294967295
 800020c:	f080 80d7 	bcs.w	80003be <__udivmoddi4+0x232>
 8000210:	459c      	cmp	ip, r3
 8000212:	f240 80d4 	bls.w	80003be <__udivmoddi4+0x232>
 8000216:	443b      	add	r3, r7
 8000218:	3802      	subs	r0, #2
 800021a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800021e:	2100      	movs	r1, #0
 8000220:	eba3 030c 	sub.w	r3, r3, ip
 8000224:	b11d      	cbz	r5, 800022e <__udivmoddi4+0xa2>
 8000226:	2200      	movs	r2, #0
 8000228:	40f3      	lsrs	r3, r6
 800022a:	e9c5 3200 	strd	r3, r2, [r5]
 800022e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000232:	428b      	cmp	r3, r1
 8000234:	d905      	bls.n	8000242 <__udivmoddi4+0xb6>
 8000236:	b10d      	cbz	r5, 800023c <__udivmoddi4+0xb0>
 8000238:	e9c5 0100 	strd	r0, r1, [r5]
 800023c:	2100      	movs	r1, #0
 800023e:	4608      	mov	r0, r1
 8000240:	e7f5      	b.n	800022e <__udivmoddi4+0xa2>
 8000242:	fab3 f183 	clz	r1, r3
 8000246:	2900      	cmp	r1, #0
 8000248:	d146      	bne.n	80002d8 <__udivmoddi4+0x14c>
 800024a:	4573      	cmp	r3, lr
 800024c:	d302      	bcc.n	8000254 <__udivmoddi4+0xc8>
 800024e:	4282      	cmp	r2, r0
 8000250:	f200 8108 	bhi.w	8000464 <__udivmoddi4+0x2d8>
 8000254:	1a84      	subs	r4, r0, r2
 8000256:	eb6e 0203 	sbc.w	r2, lr, r3
 800025a:	2001      	movs	r0, #1
 800025c:	4690      	mov	r8, r2
 800025e:	2d00      	cmp	r5, #0
 8000260:	d0e5      	beq.n	800022e <__udivmoddi4+0xa2>
 8000262:	e9c5 4800 	strd	r4, r8, [r5]
 8000266:	e7e2      	b.n	800022e <__udivmoddi4+0xa2>
 8000268:	2a00      	cmp	r2, #0
 800026a:	f000 8091 	beq.w	8000390 <__udivmoddi4+0x204>
 800026e:	fab2 f682 	clz	r6, r2
 8000272:	2e00      	cmp	r6, #0
 8000274:	f040 80a5 	bne.w	80003c2 <__udivmoddi4+0x236>
 8000278:	1a8a      	subs	r2, r1, r2
 800027a:	2101      	movs	r1, #1
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000282:	b280      	uxth	r0, r0
 8000284:	b2bc      	uxth	r4, r7
 8000286:	fbb2 fcfe 	udiv	ip, r2, lr
 800028a:	fb0e 221c 	mls	r2, lr, ip, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb04 f20c 	mul.w	r2, r4, ip
 8000296:	429a      	cmp	r2, r3
 8000298:	d907      	bls.n	80002aa <__udivmoddi4+0x11e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002a0:	d202      	bcs.n	80002a8 <__udivmoddi4+0x11c>
 80002a2:	429a      	cmp	r2, r3
 80002a4:	f200 80e3 	bhi.w	800046e <__udivmoddi4+0x2e2>
 80002a8:	46c4      	mov	ip, r8
 80002aa:	1a9b      	subs	r3, r3, r2
 80002ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80002b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002b4:	fb02 f404 	mul.w	r4, r2, r4
 80002b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002bc:	429c      	cmp	r4, r3
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0x144>
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x142>
 80002c8:	429c      	cmp	r4, r3
 80002ca:	f200 80cd 	bhi.w	8000468 <__udivmoddi4+0x2dc>
 80002ce:	4602      	mov	r2, r0
 80002d0:	1b1b      	subs	r3, r3, r4
 80002d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002d6:	e7a5      	b.n	8000224 <__udivmoddi4+0x98>
 80002d8:	f1c1 0620 	rsb	r6, r1, #32
 80002dc:	408b      	lsls	r3, r1
 80002de:	fa22 f706 	lsr.w	r7, r2, r6
 80002e2:	431f      	orrs	r7, r3
 80002e4:	fa2e fa06 	lsr.w	sl, lr, r6
 80002e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002ec:	fbba f8f9 	udiv	r8, sl, r9
 80002f0:	fa0e fe01 	lsl.w	lr, lr, r1
 80002f4:	fa20 f306 	lsr.w	r3, r0, r6
 80002f8:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	ea43 030e 	orr.w	r3, r3, lr
 8000304:	fa00 fe01 	lsl.w	lr, r0, r1
 8000308:	fb08 f00c 	mul.w	r0, r8, ip
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x1a4>
 800031a:	193c      	adds	r4, r7, r4
 800031c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000320:	f080 809e 	bcs.w	8000460 <__udivmoddi4+0x2d4>
 8000324:	42a0      	cmp	r0, r4
 8000326:	f240 809b 	bls.w	8000460 <__udivmoddi4+0x2d4>
 800032a:	f1a8 0802 	sub.w	r8, r8, #2
 800032e:	443c      	add	r4, r7
 8000330:	1a24      	subs	r4, r4, r0
 8000332:	b298      	uxth	r0, r3
 8000334:	fbb4 f3f9 	udiv	r3, r4, r9
 8000338:	fb09 4413 	mls	r4, r9, r3, r4
 800033c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000340:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x1d0>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f103 30ff 	add.w	r0, r3, #4294967295
 800034e:	f080 8085 	bcs.w	800045c <__udivmoddi4+0x2d0>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8082 	bls.w	800045c <__udivmoddi4+0x2d0>
 8000358:	3b02      	subs	r3, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	fba0 8c02 	umull	r8, ip, r0, r2
 8000368:	4564      	cmp	r4, ip
 800036a:	4643      	mov	r3, r8
 800036c:	46e1      	mov	r9, ip
 800036e:	d364      	bcc.n	800043a <__udivmoddi4+0x2ae>
 8000370:	d061      	beq.n	8000436 <__udivmoddi4+0x2aa>
 8000372:	b15d      	cbz	r5, 800038c <__udivmoddi4+0x200>
 8000374:	ebbe 0203 	subs.w	r2, lr, r3
 8000378:	eb64 0409 	sbc.w	r4, r4, r9
 800037c:	fa04 f606 	lsl.w	r6, r4, r6
 8000380:	fa22 f301 	lsr.w	r3, r2, r1
 8000384:	431e      	orrs	r6, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c5 6400 	strd	r6, r4, [r5]
 800038c:	2100      	movs	r1, #0
 800038e:	e74e      	b.n	800022e <__udivmoddi4+0xa2>
 8000390:	fbb1 fcf2 	udiv	ip, r1, r2
 8000394:	0c01      	lsrs	r1, r0, #16
 8000396:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800039a:	b280      	uxth	r0, r0
 800039c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003a0:	463b      	mov	r3, r7
 80003a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003a6:	4638      	mov	r0, r7
 80003a8:	463c      	mov	r4, r7
 80003aa:	46b8      	mov	r8, r7
 80003ac:	46be      	mov	lr, r7
 80003ae:	2620      	movs	r6, #32
 80003b0:	eba2 0208 	sub.w	r2, r2, r8
 80003b4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003b8:	e765      	b.n	8000286 <__udivmoddi4+0xfa>
 80003ba:	4601      	mov	r1, r0
 80003bc:	e717      	b.n	80001ee <__udivmoddi4+0x62>
 80003be:	4610      	mov	r0, r2
 80003c0:	e72b      	b.n	800021a <__udivmoddi4+0x8e>
 80003c2:	f1c6 0120 	rsb	r1, r6, #32
 80003c6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ca:	40b7      	lsls	r7, r6
 80003cc:	fa0e fe06 	lsl.w	lr, lr, r6
 80003d0:	fa20 f101 	lsr.w	r1, r0, r1
 80003d4:	ea41 010e 	orr.w	r1, r1, lr
 80003d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003dc:	fbbc f8fe 	udiv	r8, ip, lr
 80003e0:	b2bc      	uxth	r4, r7
 80003e2:	fb0e cc18 	mls	ip, lr, r8, ip
 80003e6:	fb08 f904 	mul.w	r9, r8, r4
 80003ea:	0c0a      	lsrs	r2, r1, #16
 80003ec:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003f0:	40b0      	lsls	r0, r6
 80003f2:	4591      	cmp	r9, r2
 80003f4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003f8:	b280      	uxth	r0, r0
 80003fa:	d93e      	bls.n	800047a <__udivmoddi4+0x2ee>
 80003fc:	18ba      	adds	r2, r7, r2
 80003fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8000402:	d201      	bcs.n	8000408 <__udivmoddi4+0x27c>
 8000404:	4591      	cmp	r9, r2
 8000406:	d81f      	bhi.n	8000448 <__udivmoddi4+0x2bc>
 8000408:	eba2 0209 	sub.w	r2, r2, r9
 800040c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000410:	fb09 f804 	mul.w	r8, r9, r4
 8000414:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000418:	b28a      	uxth	r2, r1
 800041a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800041e:	4542      	cmp	r2, r8
 8000420:	d229      	bcs.n	8000476 <__udivmoddi4+0x2ea>
 8000422:	18ba      	adds	r2, r7, r2
 8000424:	f109 31ff 	add.w	r1, r9, #4294967295
 8000428:	d2c2      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042a:	4542      	cmp	r2, r8
 800042c:	d2c0      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042e:	f1a9 0102 	sub.w	r1, r9, #2
 8000432:	443a      	add	r2, r7
 8000434:	e7bc      	b.n	80003b0 <__udivmoddi4+0x224>
 8000436:	45c6      	cmp	lr, r8
 8000438:	d29b      	bcs.n	8000372 <__udivmoddi4+0x1e6>
 800043a:	ebb8 0302 	subs.w	r3, r8, r2
 800043e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000442:	3801      	subs	r0, #1
 8000444:	46e1      	mov	r9, ip
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e6>
 8000448:	eba7 0909 	sub.w	r9, r7, r9
 800044c:	444a      	add	r2, r9
 800044e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000452:	f1a8 0c02 	sub.w	ip, r8, #2
 8000456:	fb09 f804 	mul.w	r8, r9, r4
 800045a:	e7db      	b.n	8000414 <__udivmoddi4+0x288>
 800045c:	4603      	mov	r3, r0
 800045e:	e77d      	b.n	800035c <__udivmoddi4+0x1d0>
 8000460:	46d0      	mov	r8, sl
 8000462:	e765      	b.n	8000330 <__udivmoddi4+0x1a4>
 8000464:	4608      	mov	r0, r1
 8000466:	e6fa      	b.n	800025e <__udivmoddi4+0xd2>
 8000468:	443b      	add	r3, r7
 800046a:	3a02      	subs	r2, #2
 800046c:	e730      	b.n	80002d0 <__udivmoddi4+0x144>
 800046e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000472:	443b      	add	r3, r7
 8000474:	e719      	b.n	80002aa <__udivmoddi4+0x11e>
 8000476:	4649      	mov	r1, r9
 8000478:	e79a      	b.n	80003b0 <__udivmoddi4+0x224>
 800047a:	eba2 0209 	sub.w	r2, r2, r9
 800047e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000482:	46c4      	mov	ip, r8
 8000484:	fb09 f804 	mul.w	r8, r9, r4
 8000488:	e7c4      	b.n	8000414 <__udivmoddi4+0x288>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <uart_puts>:

/* =========================
   UART log
   ========================= */
static void uart_puts(const char *s)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)s, (uint16_t)strlen(s), 500);
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f7ff fe57 	bl	800014c <strlen>
 800049e:	4603      	mov	r3, r0
 80004a0:	b29a      	uxth	r2, r3
 80004a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80004a6:	6879      	ldr	r1, [r7, #4]
 80004a8:	4803      	ldr	r0, [pc, #12]	@ (80004b8 <uart_puts+0x28>)
 80004aa:	f002 fc4a 	bl	8002d42 <HAL_UART_Transmit>
}
 80004ae:	bf00      	nop
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	200000d0 	.word	0x200000d0

080004bc <uart_printf>:

static void uart_printf(const char *fmt, ...)
{
 80004bc:	b40f      	push	{r0, r1, r2, r3}
 80004be:	b580      	push	{r7, lr}
 80004c0:	b0c2      	sub	sp, #264	@ 0x108
 80004c2:	af00      	add	r7, sp, #0
  char buf[256];
  va_list ap;
  va_start(ap, fmt);
 80004c4:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80004c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80004cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80004d0:	601a      	str	r2, [r3, #0]
  vsnprintf(buf, sizeof(buf), fmt, ap);
 80004d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80004d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80004da:	f107 0008 	add.w	r0, r7, #8
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80004e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e8:	f002 fe2e 	bl	8003148 <vsniprintf>
  va_end(ap);
  uart_puts(buf);
 80004ec:	f107 0308 	add.w	r3, r7, #8
 80004f0:	4618      	mov	r0, r3
 80004f2:	f7ff ffcd 	bl	8000490 <uart_puts>
}
 80004f6:	bf00      	nop
 80004f8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80004fc:	46bd      	mov	sp, r7
 80004fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000502:	b004      	add	sp, #16
 8000504:	4770      	bx	lr
	...

08000508 <RADIO_NSS_HIGH>:

/* =========================
   CS/NSS helpers (dla 2 radii)
   ========================= */
static inline void RADIO_NSS_HIGH(uint8_t rid)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	2b01      	cmp	r3, #1
 8000516:	d105      	bne.n	8000524 <RADIO_NSS_HIGH+0x1c>
 8000518:	2201      	movs	r2, #1
 800051a:	2110      	movs	r1, #16
 800051c:	4806      	ldr	r0, [pc, #24]	@ (8000538 <RADIO_NSS_HIGH+0x30>)
 800051e:	f001 f9d1 	bl	80018c4 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
}
 8000522:	e004      	b.n	800052e <RADIO_NSS_HIGH+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	2108      	movs	r1, #8
 8000528:	4803      	ldr	r0, [pc, #12]	@ (8000538 <RADIO_NSS_HIGH+0x30>)
 800052a:	f001 f9cb 	bl	80018c4 <HAL_GPIO_WritePin>
}
 800052e:	bf00      	nop
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40010800 	.word	0x40010800

0800053c <RADIO_NSS_LOW>:

static inline void RADIO_NSS_LOW(uint8_t rid)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_RESET);
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d105      	bne.n	8000558 <RADIO_NSS_LOW+0x1c>
 800054c:	2200      	movs	r2, #0
 800054e:	2110      	movs	r1, #16
 8000550:	4806      	ldr	r0, [pc, #24]	@ (800056c <RADIO_NSS_LOW+0x30>)
 8000552:	f001 f9b7 	bl	80018c4 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
}
 8000556:	e004      	b.n	8000562 <RADIO_NSS_LOW+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	2108      	movs	r1, #8
 800055c:	4803      	ldr	r0, [pc, #12]	@ (800056c <RADIO_NSS_LOW+0x30>)
 800055e:	f001 f9b1 	bl	80018c4 <HAL_GPIO_WritePin>
}
 8000562:	bf00      	nop
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40010800 	.word	0x40010800

08000570 <RADIO_Reset>:

/* =========================
   Reset dla konkretnego radia
   ========================= */
static void RADIO_Reset(uint8_t rid)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1)
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d110      	bne.n	80005a2 <RADIO_Reset+0x32>
  {
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	2101      	movs	r1, #1
 8000584:	4812      	ldr	r0, [pc, #72]	@ (80005d0 <RADIO_Reset+0x60>)
 8000586:	f001 f99d 	bl	80018c4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800058a:	2002      	movs	r0, #2
 800058c:	f000 fee4 	bl	8001358 <HAL_Delay>
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 8000590:	2201      	movs	r2, #1
 8000592:	2101      	movs	r1, #1
 8000594:	480e      	ldr	r0, [pc, #56]	@ (80005d0 <RADIO_Reset+0x60>)
 8000596:	f001 f995 	bl	80018c4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800059a:	200a      	movs	r0, #10
 800059c:	f000 fedc 	bl	8001358 <HAL_Delay>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_RESET);
    HAL_Delay(2);
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
    HAL_Delay(10);
  }
}
 80005a0:	e011      	b.n	80005c6 <RADIO_Reset+0x56>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005a8:	4809      	ldr	r0, [pc, #36]	@ (80005d0 <RADIO_Reset+0x60>)
 80005aa:	f001 f98b 	bl	80018c4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80005ae:	2002      	movs	r0, #2
 80005b0:	f000 fed2 	bl	8001358 <HAL_Delay>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ba:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <RADIO_Reset+0x60>)
 80005bc:	f001 f982 	bl	80018c4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80005c0:	200a      	movs	r0, #10
 80005c2:	f000 fec9 	bl	8001358 <HAL_Delay>
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40010c00 	.word	0x40010c00

080005d4 <RADIO_ReadReg>:

/* =========================
   SPI REG Read/Write (parametryzowane radiem)
   ========================= */
static uint8_t RADIO_ReadReg(uint8_t rid, uint8_t addr)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af02      	add	r7, sp, #8
 80005da:	4603      	mov	r3, r0
 80005dc:	460a      	mov	r2, r1
 80005de:	71fb      	strb	r3, [r7, #7]
 80005e0:	4613      	mov	r3, r2
 80005e2:	71bb      	strb	r3, [r7, #6]
  uint8_t tx[2] = { (uint8_t)(addr & 0x7F), 0x00 };
 80005e4:	79bb      	ldrb	r3, [r7, #6]
 80005e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	733b      	strb	r3, [r7, #12]
 80005ee:	2300      	movs	r3, #0
 80005f0:	737b      	strb	r3, [r7, #13]
  uint8_t rx[2] = { 0, 0 };
 80005f2:	2300      	movs	r3, #0
 80005f4:	813b      	strh	r3, [r7, #8]

  RADIO_NSS_LOW(rid);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f7ff ff9f 	bl	800053c <RADIO_NSS_LOW>
  HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, 200);
 80005fe:	f107 0208 	add.w	r2, r7, #8
 8000602:	f107 010c 	add.w	r1, r7, #12
 8000606:	23c8      	movs	r3, #200	@ 0xc8
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2302      	movs	r3, #2
 800060c:	4805      	ldr	r0, [pc, #20]	@ (8000624 <RADIO_ReadReg+0x50>)
 800060e:	f002 f894 	bl	800273a <HAL_SPI_TransmitReceive>
  RADIO_NSS_HIGH(rid);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	4618      	mov	r0, r3
 8000616:	f7ff ff77 	bl	8000508 <RADIO_NSS_HIGH>

  return rx[1];
 800061a:	7a7b      	ldrb	r3, [r7, #9]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000078 	.word	0x20000078

08000628 <RADIO_WriteReg>:

static void RADIO_WriteReg(uint8_t rid, uint8_t addr, uint8_t value)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
 8000632:	460b      	mov	r3, r1
 8000634:	71bb      	strb	r3, [r7, #6]
 8000636:	4613      	mov	r3, r2
 8000638:	717b      	strb	r3, [r7, #5]
  uint8_t tx[2] = { (uint8_t)(addr | 0x80), value };
 800063a:	79bb      	ldrb	r3, [r7, #6]
 800063c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000640:	b2db      	uxtb	r3, r3
 8000642:	733b      	strb	r3, [r7, #12]
 8000644:	797b      	ldrb	r3, [r7, #5]
 8000646:	737b      	strb	r3, [r7, #13]

  RADIO_NSS_LOW(rid);
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	4618      	mov	r0, r3
 800064c:	f7ff ff76 	bl	800053c <RADIO_NSS_LOW>
  HAL_SPI_Transmit(&hspi1, tx, 2, 200);
 8000650:	f107 010c 	add.w	r1, r7, #12
 8000654:	23c8      	movs	r3, #200	@ 0xc8
 8000656:	2202      	movs	r2, #2
 8000658:	4805      	ldr	r0, [pc, #20]	@ (8000670 <RADIO_WriteReg+0x48>)
 800065a:	f001 fe11 	bl	8002280 <HAL_SPI_Transmit>
  RADIO_NSS_HIGH(rid);
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ff51 	bl	8000508 <RADIO_NSS_HIGH>
}
 8000666:	bf00      	nop
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000078 	.word	0x20000078

08000674 <RADIO_ReadFifo>:

static void RADIO_ReadFifo(uint8_t rid, uint8_t *buf, uint8_t len)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	6039      	str	r1, [r7, #0]
 800067e:	71fb      	strb	r3, [r7, #7]
 8000680:	4613      	mov	r3, r2
 8000682:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = 0x00 & 0x7F; // FIFO read
 8000684:	2300      	movs	r3, #0
 8000686:	73fb      	strb	r3, [r7, #15]
  RADIO_NSS_LOW(rid);
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff ff56 	bl	800053c <RADIO_NSS_LOW>
  HAL_SPI_Transmit(&hspi1, &addr, 1, 200);
 8000690:	f107 010f 	add.w	r1, r7, #15
 8000694:	23c8      	movs	r3, #200	@ 0xc8
 8000696:	2201      	movs	r2, #1
 8000698:	4808      	ldr	r0, [pc, #32]	@ (80006bc <RADIO_ReadFifo+0x48>)
 800069a:	f001 fdf1 	bl	8002280 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, buf, len, 200);
 800069e:	79bb      	ldrb	r3, [r7, #6]
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	23c8      	movs	r3, #200	@ 0xc8
 80006a4:	6839      	ldr	r1, [r7, #0]
 80006a6:	4805      	ldr	r0, [pc, #20]	@ (80006bc <RADIO_ReadFifo+0x48>)
 80006a8:	f001 ff2e 	bl	8002508 <HAL_SPI_Receive>
  RADIO_NSS_HIGH(rid);
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ff2a 	bl	8000508 <RADIO_NSS_HIGH>
}
 80006b4:	bf00      	nop
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000078 	.word	0x20000078

080006c0 <RADIO_SetMode>:

/* =========================
   LoRa helpers
   ========================= */
static void RADIO_SetMode(uint8_t rid, uint8_t mode)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	460a      	mov	r2, r1
 80006ca:	71fb      	strb	r3, [r7, #7]
 80006cc:	4613      	mov	r3, r2
 80006ce:	71bb      	strb	r3, [r7, #6]
  RADIO_WriteReg(rid, REG_OP_MODE, LONG_RANGE_MODE | mode);
 80006d0:	79bb      	ldrb	r3, [r7, #6]
 80006d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	2101      	movs	r1, #1
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ffa3 	bl	8000628 <RADIO_WriteReg>
}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
	...

080006ec <RADIO_SetFrequency_Hz>:

static void RADIO_SetFrequency_Hz(uint8_t rid, uint32_t hz)
{
 80006ec:	b5b0      	push	{r4, r5, r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6039      	str	r1, [r7, #0]
 80006f4:	4601      	mov	r1, r0
 80006f6:	71f9      	strb	r1, [r7, #7]
  // FRF = (freq * 2^19) / 32e6
  uint64_t frf = ((uint64_t)hz << 19) / 32000000ULL;
 80006f8:	6839      	ldr	r1, [r7, #0]
 80006fa:	2000      	movs	r0, #0
 80006fc:	460a      	mov	r2, r1
 80006fe:	4603      	mov	r3, r0
 8000700:	0b55      	lsrs	r5, r2, #13
 8000702:	04d4      	lsls	r4, r2, #19
 8000704:	4a1a      	ldr	r2, [pc, #104]	@ (8000770 <RADIO_SetFrequency_Hz+0x84>)
 8000706:	f04f 0300 	mov.w	r3, #0
 800070a:	4620      	mov	r0, r4
 800070c:	4629      	mov	r1, r5
 800070e:	f7ff fd25 	bl	800015c <__aeabi_uldivmod>
 8000712:	4602      	mov	r2, r0
 8000714:	460b      	mov	r3, r1
 8000716:	e9c7 2302 	strd	r2, r3, [r7, #8]
  RADIO_WriteReg(rid, REG_FRF_MSB, (uint8_t)(frf >> 16));
 800071a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800071e:	f04f 0200 	mov.w	r2, #0
 8000722:	f04f 0300 	mov.w	r3, #0
 8000726:	0c02      	lsrs	r2, r0, #16
 8000728:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800072c:	0c0b      	lsrs	r3, r1, #16
 800072e:	b2d2      	uxtb	r2, r2
 8000730:	79fb      	ldrb	r3, [r7, #7]
 8000732:	2106      	movs	r1, #6
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff ff77 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_MID, (uint8_t)(frf >> 8));
 800073a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800073e:	f04f 0200 	mov.w	r2, #0
 8000742:	f04f 0300 	mov.w	r3, #0
 8000746:	0a02      	lsrs	r2, r0, #8
 8000748:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800074c:	0a0b      	lsrs	r3, r1, #8
 800074e:	b2d2      	uxtb	r2, r2
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	2107      	movs	r1, #7
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff ff67 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_LSB, (uint8_t)(frf >> 0));
 800075a:	7a3a      	ldrb	r2, [r7, #8]
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	2108      	movs	r1, #8
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ff61 	bl	8000628 <RADIO_WriteReg>
}
 8000766:	bf00      	nop
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bdb0      	pop	{r4, r5, r7, pc}
 800076e:	bf00      	nop
 8000770:	01e84800 	.word	0x01e84800

08000774 <RADIO_RX_LoRaInit>:

static void RADIO_RX_LoRaInit(uint8_t rid)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  RADIO_SetMode(rid, MODE_SLEEP);
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff9c 	bl	80006c0 <RADIO_SetMode>
  HAL_Delay(5);
 8000788:	2005      	movs	r0, #5
 800078a:	f000 fde5 	bl	8001358 <HAL_Delay>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2200      	movs	r2, #0
 8000792:	210e      	movs	r1, #14
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ff47 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_RX_BASE_ADDR, 0x00);
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	2200      	movs	r2, #0
 800079e:	210f      	movs	r1, #15
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff41 	bl	8000628 <RADIO_WriteReg>

  // LNA boost
  RADIO_WriteReg(rid, REG_LNA, RADIO_ReadReg(rid, REG_LNA) | 0x03);
 80007a6:	79fb      	ldrb	r3, [r7, #7]
 80007a8:	210c      	movs	r1, #12
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ff12 	bl	80005d4 <RADIO_ReadReg>
 80007b0:	4603      	mov	r3, r0
 80007b2:	f043 0303 	orr.w	r3, r3, #3
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	210c      	movs	r1, #12
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff33 	bl	8000628 <RADIO_WriteReg>

  // SyncWord + modem config
  RADIO_WriteReg(rid, REG_SYNC_WORD, RX_LORA_SYNCWORD);
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2212      	movs	r2, #18
 80007c6:	2139      	movs	r1, #57	@ 0x39
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ff2d 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_1, RX_LORA_BW_CR_EXPL);
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2274      	movs	r2, #116	@ 0x74
 80007d2:	211d      	movs	r1, #29
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff ff27 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_2, RX_LORA_SF_CRC);
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2294      	movs	r2, #148	@ 0x94
 80007de:	211e      	movs	r1, #30
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff21 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_3, RX_LORA_MODEM_CFG3);
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2204      	movs	r2, #4
 80007ea:	2126      	movs	r1, #38	@ 0x26
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff1b 	bl	8000628 <RADIO_WriteReg>

  // Preamble = 8
  RADIO_WriteReg(rid, REG_PREAMBLE_MSB, 0x00);
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	2200      	movs	r2, #0
 80007f6:	2120      	movs	r1, #32
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff15 	bl	8000628 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_PREAMBLE_LSB, 0x08);
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	2208      	movs	r2, #8
 8000802:	2121      	movs	r1, #33	@ 0x21
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff0f 	bl	8000628 <RADIO_WriteReg>

  // DIO0 = RxDone (DIO0 mapping bits = 00)
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2140      	movs	r1, #64	@ 0x40
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff fee0 	bl	80005d4 <RADIO_ReadReg>
 8000814:	4603      	mov	r3, r0
 8000816:	73fb      	strb	r3, [r7, #15]
  dmap1 &= 0x3F;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800081e:	73fb      	strb	r3, [r7, #15]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000820:	7bfa      	ldrb	r2, [r7, #15]
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	2140      	movs	r1, #64	@ 0x40
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff fefe 	bl	8000628 <RADIO_WriteReg>

  // clear IRQ
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	22ff      	movs	r2, #255	@ 0xff
 8000830:	2112      	movs	r1, #18
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff fef8 	bl	8000628 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_STDBY);
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	2101      	movs	r1, #1
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff3f 	bl	80006c0 <RADIO_SetMode>
  HAL_Delay(5);
 8000842:	2005      	movs	r0, #5
 8000844:	f000 fd88 	bl	8001358 <HAL_Delay>
}
 8000848:	bf00      	nop
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <RADIO_RX_StartContinuous>:

static void RADIO_RX_StartContinuous(uint8_t rid)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	71fb      	strb	r3, [r7, #7]
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	22ff      	movs	r2, #255	@ 0xff
 800085e:	2112      	movs	r1, #18
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fee1 	bl	8000628 <RADIO_WriteReg>
  RADIO_SetMode(rid, MODE_RX_CONTINUOUS);
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2105      	movs	r1, #5
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ff28 	bl	80006c0 <RADIO_SetMode>
}
 8000870:	bf00      	nop
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <RADIO_ReadPacketRSSI_dBm>:

static int16_t RADIO_ReadPacketRSSI_dBm(uint8_t rid)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
  uint8_t v = RADIO_ReadReg(rid, REG_PKT_RSSI_VALUE);
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	211a      	movs	r1, #26
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fea4 	bl	80005d4 <RADIO_ReadReg>
 800088c:	4603      	mov	r3, r0
 800088e:	73fb      	strb	r3, [r7, #15]
  return (int16_t)(-157 + (int16_t)v);
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	b29b      	uxth	r3, r3
 8000894:	3b9d      	subs	r3, #157	@ 0x9d
 8000896:	b29b      	uxth	r3, r3
 8000898:	b21b      	sxth	r3, r3
}
 800089a:	4618      	mov	r0, r3
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <RADIO_ReadPacketSNR_q4>:

/* SNR jako q4 (ćwiartki dB), bez floatów */
static int8_t RADIO_ReadPacketSNR_q4(uint8_t rid)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	4603      	mov	r3, r0
 80008aa:	71fb      	strb	r3, [r7, #7]
  return (int8_t)RADIO_ReadReg(rid, REG_PKT_SNR_VALUE);
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	2119      	movs	r1, #25
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fe8f 	bl	80005d4 <RADIO_ReadReg>
 80008b6:	4603      	mov	r3, r0
 80008b8:	b25b      	sxtb	r3, r3
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <print_aprs_payload>:
   APRS pretty print:
   - jeśli payload zaczyna się od 3C FF 01 -> pomijamy 3 bajty
   - resztę drukujemy ASCII (niedrukowalne -> '.')
   ========================= */
static void print_aprs_payload(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	6039      	str	r1, [r7, #0]
 80008ce:	71fb      	strb	r3, [r7, #7]
 80008d0:	4613      	mov	r3, r2
 80008d2:	71bb      	strb	r3, [r7, #6]
  uint8_t start = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	73fb      	strb	r3, [r7, #15]

  if (len > 3 && buf[0] == 0x3C && buf[1] == 0xFF && buf[2] == 0x01)
 80008d8:	79bb      	ldrb	r3, [r7, #6]
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d90f      	bls.n	80008fe <print_aprs_payload+0x3a>
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b3c      	cmp	r3, #60	@ 0x3c
 80008e4:	d10b      	bne.n	80008fe <print_aprs_payload+0x3a>
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	3301      	adds	r3, #1
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2bff      	cmp	r3, #255	@ 0xff
 80008ee:	d106      	bne.n	80008fe <print_aprs_payload+0x3a>
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	3302      	adds	r3, #2
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <print_aprs_payload+0x3a>
    start = 3;
 80008fa:	2303      	movs	r3, #3
 80008fc:	73fb      	strb	r3, [r7, #15]

  uart_printf("R%u APRS: ", (unsigned)rid);
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	4619      	mov	r1, r3
 8000902:	481c      	ldr	r0, [pc, #112]	@ (8000974 <print_aprs_payload+0xb0>)
 8000904:	f7ff fdda 	bl	80004bc <uart_printf>

  for (uint8_t i = start; i < len; i++)
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	73bb      	strb	r3, [r7, #14]
 800090c:	e027      	b.n	800095e <print_aprs_payload+0x9a>
  {
    uint8_t c = buf[i];
 800090e:	7bbb      	ldrb	r3, [r7, #14]
 8000910:	683a      	ldr	r2, [r7, #0]
 8000912:	4413      	add	r3, r2
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	737b      	strb	r3, [r7, #13]
    if (c == '\r' || c == '\n' || c == '\t' || (c >= 0x20 && c <= 0x7E))
 8000918:	7b7b      	ldrb	r3, [r7, #13]
 800091a:	2b0d      	cmp	r3, #13
 800091c:	d00b      	beq.n	8000936 <print_aprs_payload+0x72>
 800091e:	7b7b      	ldrb	r3, [r7, #13]
 8000920:	2b0a      	cmp	r3, #10
 8000922:	d008      	beq.n	8000936 <print_aprs_payload+0x72>
 8000924:	7b7b      	ldrb	r3, [r7, #13]
 8000926:	2b09      	cmp	r3, #9
 8000928:	d005      	beq.n	8000936 <print_aprs_payload+0x72>
 800092a:	7b7b      	ldrb	r3, [r7, #13]
 800092c:	2b1f      	cmp	r3, #31
 800092e:	d90a      	bls.n	8000946 <print_aprs_payload+0x82>
 8000930:	7b7b      	ldrb	r3, [r7, #13]
 8000932:	2b7e      	cmp	r3, #126	@ 0x7e
 8000934:	d807      	bhi.n	8000946 <print_aprs_payload+0x82>
      HAL_UART_Transmit(&huart1, &c, 1, 100);
 8000936:	f107 010d 	add.w	r1, r7, #13
 800093a:	2364      	movs	r3, #100	@ 0x64
 800093c:	2201      	movs	r2, #1
 800093e:	480e      	ldr	r0, [pc, #56]	@ (8000978 <print_aprs_payload+0xb4>)
 8000940:	f002 f9ff 	bl	8002d42 <HAL_UART_Transmit>
 8000944:	e008      	b.n	8000958 <print_aprs_payload+0x94>
    else
    {
      uint8_t dot = '.';
 8000946:	232e      	movs	r3, #46	@ 0x2e
 8000948:	733b      	strb	r3, [r7, #12]
      HAL_UART_Transmit(&huart1, &dot, 1, 100);
 800094a:	f107 010c 	add.w	r1, r7, #12
 800094e:	2364      	movs	r3, #100	@ 0x64
 8000950:	2201      	movs	r2, #1
 8000952:	4809      	ldr	r0, [pc, #36]	@ (8000978 <print_aprs_payload+0xb4>)
 8000954:	f002 f9f5 	bl	8002d42 <HAL_UART_Transmit>
  for (uint8_t i = start; i < len; i++)
 8000958:	7bbb      	ldrb	r3, [r7, #14]
 800095a:	3301      	adds	r3, #1
 800095c:	73bb      	strb	r3, [r7, #14]
 800095e:	7bba      	ldrb	r2, [r7, #14]
 8000960:	79bb      	ldrb	r3, [r7, #6]
 8000962:	429a      	cmp	r2, r3
 8000964:	d3d3      	bcc.n	800090e <print_aprs_payload+0x4a>
    }
  }
  uart_puts("\r\n");
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <print_aprs_payload+0xb8>)
 8000968:	f7ff fd92 	bl	8000490 <uart_puts>
}
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	08003a98 	.word	0x08003a98
 8000978:	200000d0 	.word	0x200000d0
 800097c:	08003aa4 	.word	0x08003aa4

08000980 <RADIO_RX_ProcessIfAny>:

/* =========================
   Odbiór pakietu dla danego radia (RX_DONE)
   ========================= */
static void RADIO_RX_ProcessIfAny(uint8_t rid)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b0a9      	sub	sp, #164	@ 0xa4
 8000984:	af02      	add	r7, sp, #8
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
  uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2112      	movs	r1, #18
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff fe20 	bl	80005d4 <RADIO_ReadReg>
 8000994:	4603      	mov	r3, r0
 8000996:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
  if ((irq & (IRQ_RX_DONE | IRQ_PAYLOAD_CRC_ERROR)) == 0)
 800099a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800099e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	f000 8094 	beq.w	8000ad0 <RADIO_RX_ProcessIfAny+0x150>
    return; // nic nowego

  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF); // clear
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	22ff      	movs	r2, #255	@ 0xff
 80009ac:	2112      	movs	r1, #18
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff fe3a 	bl	8000628 <RADIO_WriteReg>

  if (irq & IRQ_PAYLOAD_CRC_ERROR)
 80009b4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80009b8:	f003 0320 	and.w	r3, r3, #32
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d005      	beq.n	80009cc <RADIO_RX_ProcessIfAny+0x4c>
  {
    uart_printf("R%u RX: CRC ERROR\r\n", (unsigned)rid);
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	4619      	mov	r1, r3
 80009c4:	4844      	ldr	r0, [pc, #272]	@ (8000ad8 <RADIO_RX_ProcessIfAny+0x158>)
 80009c6:	f7ff fd79 	bl	80004bc <uart_printf>
    return;
 80009ca:	e082      	b.n	8000ad2 <RADIO_RX_ProcessIfAny+0x152>
  }

  if (irq & IRQ_RX_DONE)
 80009cc:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80009d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d07c      	beq.n	8000ad2 <RADIO_RX_ProcessIfAny+0x152>
  {
    // gdzie payload
    uint8_t cur = RADIO_ReadReg(rid, REG_FIFO_RX_CURRENT);
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	2110      	movs	r1, #16
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fdf9 	bl	80005d4 <RADIO_ReadReg>
 80009e2:	4603      	mov	r3, r0
 80009e4:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, cur);
 80009e8:	f897 2095 	ldrb.w	r2, [r7, #149]	@ 0x95
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	210d      	movs	r1, #13
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fe19 	bl	8000628 <RADIO_WriteReg>

    uint8_t len = RADIO_ReadReg(rid, REG_RX_NB_BYTES);
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2113      	movs	r1, #19
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fdea 	bl	80005d4 <RADIO_ReadReg>
 8000a00:	4603      	mov	r3, r0
 8000a02:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (len > 128) len = 128;
 8000a06:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000a0a:	2b80      	cmp	r3, #128	@ 0x80
 8000a0c:	d902      	bls.n	8000a14 <RADIO_RX_ProcessIfAny+0x94>
 8000a0e:	2380      	movs	r3, #128	@ 0x80
 8000a10:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    uint8_t buf[128];
    memset(buf, 0, sizeof(buf));
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	2280      	movs	r2, #128	@ 0x80
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f002 fba1 	bl	8003164 <memset>
    RADIO_ReadFifo(rid, buf, len);
 8000a22:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8000a26:	f107 0108 	add.w	r1, r7, #8
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fe21 	bl	8000674 <RADIO_ReadFifo>

    int16_t rssi = RADIO_ReadPacketRSSI_dBm(rid);
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff ff1f 	bl	8000878 <RADIO_ReadPacketRSSI_dBm>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    int8_t snr_q4 = RADIO_ReadPacketSNR_q4(rid);
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff2d 	bl	80008a2 <RADIO_ReadPacketSNR_q4>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

    // druk SNR jako X.YY bez float
    int8_t snr_int = (int8_t)(snr_q4 / 4);
 8000a4e:	f997 3091 	ldrsb.w	r3, [r7, #145]	@ 0x91
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	da00      	bge.n	8000a58 <RADIO_RX_ProcessIfAny+0xd8>
 8000a56:	3303      	adds	r3, #3
 8000a58:	109b      	asrs	r3, r3, #2
 8000a5a:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
    uint8_t snr_frac = (uint8_t)(snr_q4 & 0x03);
 8000a5e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8000a62:	f003 0303 	and.w	r3, r3, #3
 8000a66:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    const char *snr_frac_txt = (snr_frac == 0) ? "00" : (snr_frac == 1) ? "25" : (snr_frac == 2) ? "50" : "75";
 8000a6a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d00d      	beq.n	8000a8e <RADIO_RX_ProcessIfAny+0x10e>
 8000a72:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d007      	beq.n	8000a8a <RADIO_RX_ProcessIfAny+0x10a>
 8000a7a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	d101      	bne.n	8000a86 <RADIO_RX_ProcessIfAny+0x106>
 8000a82:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <RADIO_RX_ProcessIfAny+0x15c>)
 8000a84:	e004      	b.n	8000a90 <RADIO_RX_ProcessIfAny+0x110>
 8000a86:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <RADIO_RX_ProcessIfAny+0x160>)
 8000a88:	e002      	b.n	8000a90 <RADIO_RX_ProcessIfAny+0x110>
 8000a8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ae4 <RADIO_RX_ProcessIfAny+0x164>)
 8000a8c:	e000      	b.n	8000a90 <RADIO_RX_ProcessIfAny+0x110>
 8000a8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ae8 <RADIO_RX_ProcessIfAny+0x168>)
 8000a90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    uart_printf("R%u RX DONE: len=%u RSSI=%ddBm SNR=%d.%s dB\r\n",
 8000a94:	79f9      	ldrb	r1, [r7, #7]
 8000a96:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8000a9a:	f9b7 4092 	ldrsh.w	r4, [r7, #146]	@ 0x92
 8000a9e:	f997 3090 	ldrsb.w	r3, [r7, #144]	@ 0x90
 8000aa2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000aa6:	9201      	str	r2, [sp, #4]
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	4623      	mov	r3, r4
 8000aac:	4602      	mov	r2, r0
 8000aae:	480f      	ldr	r0, [pc, #60]	@ (8000aec <RADIO_RX_ProcessIfAny+0x16c>)
 8000ab0:	f7ff fd04 	bl	80004bc <uart_printf>
                (unsigned)rid, (unsigned)len, (int)rssi, (int)snr_int, snr_frac_txt);

    print_aprs_payload(rid, buf, len);
 8000ab4:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8000ab8:	f107 0108 	add.w	r1, r7, #8
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff00 	bl	80008c4 <print_aprs_payload>

    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ac4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ac8:	4809      	ldr	r0, [pc, #36]	@ (8000af0 <RADIO_RX_ProcessIfAny+0x170>)
 8000aca:	f000 ff13 	bl	80018f4 <HAL_GPIO_TogglePin>
 8000ace:	e000      	b.n	8000ad2 <RADIO_RX_ProcessIfAny+0x152>
    return; // nic nowego
 8000ad0:	bf00      	nop
  }
}
 8000ad2:	379c      	adds	r7, #156	@ 0x9c
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd90      	pop	{r4, r7, pc}
 8000ad8:	08003aa8 	.word	0x08003aa8
 8000adc:	08003abc 	.word	0x08003abc
 8000ae0:	08003ac0 	.word	0x08003ac0
 8000ae4:	08003ac4 	.word	0x08003ac4
 8000ae8:	08003ac8 	.word	0x08003ac8
 8000aec:	08003acc 	.word	0x08003acc
 8000af0:	40011000 	.word	0x40011000

08000af4 <HAL_GPIO_EXTI_Callback>:
/* =========================================================
   EXTI callback (działa jeśli w stm32f1xx_it.c masz IRQ handler
   który woła HAL_GPIO_EXTI_IRQHandler() dla PB1 i PB11)
   ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == RX1_DIO0_Pin) rx1_dio0_flag = 1;
 8000afe:	88fb      	ldrh	r3, [r7, #6]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d102      	bne.n	8000b0a <HAL_GPIO_EXTI_Callback+0x16>
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <HAL_GPIO_EXTI_Callback+0x30>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
  if (GPIO_Pin == RX2_DIO0_Pin) rx2_dio0_flag = 1;
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000b10:	d102      	bne.n	8000b18 <HAL_GPIO_EXTI_Callback+0x24>
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <HAL_GPIO_EXTI_Callback+0x34>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000118 	.word	0x20000118
 8000b28:	20000119 	.word	0x20000119

08000b2c <SystemClock_Config>:

/* =========================
   Init: Clock / GPIO / SPI / UART (samowystarczalne)
   ========================= */
static void SystemClock_Config(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b090      	sub	sp, #64	@ 0x40
 8000b30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b32:	f107 0318 	add.w	r3, r7, #24
 8000b36:	2228      	movs	r2, #40	@ 0x28
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f002 fb12 	bl	8003164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b52:	2301      	movs	r3, #1
 8000b54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b56:	2310      	movs	r3, #16
 8000b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2; // 4 MHz
 8000b5e:	2300      	movs	r3, #0
 8000b60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;              // 36 MHz
 8000b62:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1){}
 8000b68:	f107 0318 	add.w	r3, r7, #24
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 fef3 	bl	8001958 <HAL_RCC_OscConfig>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <SystemClock_Config+0x50>
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <SystemClock_Config+0x4c>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000b7c:	230f      	movs	r3, #15
 8000b7e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b80:	2302      	movs	r3, #2
 8000b82:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) while(1){}
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	2101      	movs	r1, #1
 8000b94:	4618      	mov	r0, r3
 8000b96:	f001 f961 	bl	8001e5c <HAL_RCC_ClockConfig>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <SystemClock_Config+0x78>
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <SystemClock_Config+0x74>
}
 8000ba4:	bf00      	nop
 8000ba6:	3740      	adds	r7, #64	@ 0x40
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b088      	sub	sp, #32
 8000bb0:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	4b77      	ldr	r3, [pc, #476]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bb4:	699b      	ldr	r3, [r3, #24]
 8000bb6:	4a76      	ldr	r2, [pc, #472]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bb8:	f043 0304 	orr.w	r3, r3, #4
 8000bbc:	6193      	str	r3, [r2, #24]
 8000bbe:	4b74      	ldr	r3, [pc, #464]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	f003 0304 	and.w	r3, r3, #4
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bca:	4b71      	ldr	r3, [pc, #452]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	4a70      	ldr	r2, [pc, #448]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bd0:	f043 0308 	orr.w	r3, r3, #8
 8000bd4:	6193      	str	r3, [r2, #24]
 8000bd6:	4b6e      	ldr	r3, [pc, #440]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	f003 0308 	and.w	r3, r3, #8
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be2:	4b6b      	ldr	r3, [pc, #428]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000be4:	699b      	ldr	r3, [r3, #24]
 8000be6:	4a6a      	ldr	r2, [pc, #424]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000be8:	f043 0310 	orr.w	r3, r3, #16
 8000bec:	6193      	str	r3, [r2, #24]
 8000bee:	4b68      	ldr	r3, [pc, #416]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bf0:	699b      	ldr	r3, [r3, #24]
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bfa:	4b65      	ldr	r3, [pc, #404]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000bfc:	699b      	ldr	r3, [r3, #24]
 8000bfe:	4a64      	ldr	r2, [pc, #400]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6193      	str	r3, [r2, #24]
 8000c06:	4b62      	ldr	r3, [pc, #392]	@ (8000d90 <MX_GPIO_Init+0x1e4>)
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c12:	f107 0310 	add.w	r3, r7, #16
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]

  // LED PC13
  GPIO_InitStruct.Pin = LED_Pin;
 8000c20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c26:	2301      	movs	r3, #1
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c2e:	f107 0310 	add.w	r3, r7, #16
 8000c32:	4619      	mov	r1, r3
 8000c34:	4857      	ldr	r0, [pc, #348]	@ (8000d94 <MX_GPIO_Init+0x1e8>)
 8000c36:	f000 fcc1 	bl	80015bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c40:	4854      	ldr	r0, [pc, #336]	@ (8000d94 <MX_GPIO_Init+0x1e8>)
 8000c42:	f000 fe3f 	bl	80018c4 <HAL_GPIO_WritePin>

  // CS1 PA4
  GPIO_InitStruct.Pin = RX1_NSS_Pin;
 8000c46:	2310      	movs	r3, #16
 8000c48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RX1_NSS_GPIO_Port, &GPIO_InitStruct);
 8000c52:	f107 0310 	add.w	r3, r7, #16
 8000c56:	4619      	mov	r1, r3
 8000c58:	484f      	ldr	r0, [pc, #316]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000c5a:	f000 fcaf 	bl	80015bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2110      	movs	r1, #16
 8000c62:	484d      	ldr	r0, [pc, #308]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000c64:	f000 fe2e 	bl	80018c4 <HAL_GPIO_WritePin>

  // CS2 PA3
  GPIO_InitStruct.Pin = RX2_NSS_Pin;
 8000c68:	2308      	movs	r3, #8
 8000c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c70:	2303      	movs	r3, #3
 8000c72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RX2_NSS_GPIO_Port, &GPIO_InitStruct);
 8000c74:	f107 0310 	add.w	r3, r7, #16
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4847      	ldr	r0, [pc, #284]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000c7c:	f000 fc9e 	bl	80015bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 8000c80:	2201      	movs	r2, #1
 8000c82:	2108      	movs	r1, #8
 8000c84:	4844      	ldr	r0, [pc, #272]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000c86:	f000 fe1d 	bl	80018c4 <HAL_GPIO_WritePin>

  // RST1 PB0
  GPIO_InitStruct.Pin = RX1_RST_Pin;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2302      	movs	r3, #2
 8000c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RX1_RST_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	483f      	ldr	r0, [pc, #252]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000c9e:	f000 fc8d 	bl	80015bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	483d      	ldr	r0, [pc, #244]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000ca8:	f000 fe0c 	bl	80018c4 <HAL_GPIO_WritePin>

  // RST2 PB10
  GPIO_InitStruct.Pin = RX2_RST_Pin;
 8000cac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RX2_RST_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4836      	ldr	r0, [pc, #216]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000cc2:	f000 fc7b 	bl	80015bc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ccc:	4833      	ldr	r0, [pc, #204]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000cce:	f000 fdf9 	bl	80018c4 <HAL_GPIO_WritePin>

  // DIO0_1 PB1 EXTI rising
  GPIO_InitStruct.Pin = RX1_DIO0_Pin;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cd6:	4b32      	ldr	r3, [pc, #200]	@ (8000da0 <MX_GPIO_Init+0x1f4>)
 8000cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RX1_DIO0_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 0310 	add.w	r3, r7, #16
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	482d      	ldr	r0, [pc, #180]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000ce6:	f000 fc69 	bl	80015bc <HAL_GPIO_Init>

  // DIO0_2 PB11 EXTI rising
  GPIO_InitStruct.Pin = RX2_DIO0_Pin;
 8000cea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8000da0 <MX_GPIO_Init+0x1f4>)
 8000cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RX2_DIO0_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4827      	ldr	r0, [pc, #156]	@ (8000d9c <MX_GPIO_Init+0x1f0>)
 8000d00:	f000 fc5c 	bl	80015bc <HAL_GPIO_Init>

  // NVIC (nie szkodzi nawet jeśli IRQ handler jeszcze nie ogarnia PB11 – polling i tak działa)
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2101      	movs	r1, #1
 8000d08:	2007      	movs	r0, #7
 8000d0a:	f000 fc20 	bl	800154e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d0e:	2007      	movs	r0, #7
 8000d10:	f000 fc39 	bl	8001586 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2101      	movs	r1, #1
 8000d18:	2028      	movs	r0, #40	@ 0x28
 8000d1a:	f000 fc18 	bl	800154e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d1e:	2028      	movs	r0, #40	@ 0x28
 8000d20:	f000 fc31 	bl	8001586 <HAL_NVIC_EnableIRQ>

  // SPI1: PA5/PA7 AF_PP, PA6 input
  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8000d24:	23a0      	movs	r3, #160	@ 0xa0
 8000d26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	4619      	mov	r1, r3
 8000d36:	4818      	ldr	r0, [pc, #96]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000d38:	f000 fc40 	bl	80015bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d3c:	2340      	movs	r3, #64	@ 0x40
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4812      	ldr	r0, [pc, #72]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000d50:	f000 fc34 	bl	80015bc <HAL_GPIO_Init>

  // UART1: PA9 TX AF_PP, PA10 RX input
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0310 	add.w	r3, r7, #16
 8000d66:	4619      	mov	r1, r3
 8000d68:	480b      	ldr	r0, [pc, #44]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000d6a:	f000 fc27 	bl	80015bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d74:	2300      	movs	r3, #0
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	4619      	mov	r1, r3
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <MX_GPIO_Init+0x1ec>)
 8000d84:	f000 fc1a 	bl	80015bc <HAL_GPIO_Init>
}
 8000d88:	bf00      	nop
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40011000 	.word	0x40011000
 8000d98:	40010800 	.word	0x40010800
 8000d9c:	40010c00 	.word	0x40010c00
 8000da0:	10110000 	.word	0x10110000

08000da4 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
  __HAL_RCC_SPI1_CLK_ENABLE();
 8000daa:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <MX_SPI1_Init+0x84>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <MX_SPI1_Init+0x84>)
 8000db0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000db4:	6193      	str	r3, [r2, #24]
 8000db6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e28 <MX_SPI1_Init+0x84>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]

  hspi1.Instance = SPI1;
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e30 <MX_SPI1_Init+0x8c>)
 8000dc6:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dca:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000dce:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dd0:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;   // Mode 0
 8000ddc:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // Mode 0
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000de8:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256; // stabilnie
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000df2:	2238      	movs	r2, #56	@ 0x38
 8000df4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000df6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e02:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e08:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (HAL_SPI_Init(&hspi1) != HAL_OK) while(1){}
 8000e0e:	4807      	ldr	r0, [pc, #28]	@ (8000e2c <MX_SPI1_Init+0x88>)
 8000e10:	f001 f9b2 	bl	8002178 <HAL_SPI_Init>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_SPI1_Init+0x7a>
 8000e1a:	bf00      	nop
 8000e1c:	e7fd      	b.n	8000e1a <MX_SPI1_Init+0x76>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	20000078 	.word	0x20000078
 8000e30:	40013000 	.word	0x40013000

08000e34 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_USART1_UART_Init+0x68>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <MX_USART1_UART_Init+0x68>)
 8000e40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e44:	6193      	str	r3, [r2, #24]
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_USART1_UART_Init+0x68>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 8000e52:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e54:	4a13      	ldr	r2, [pc, #76]	@ (8000ea4 <MX_USART1_UART_Init+0x70>)
 8000e56:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e5a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e5e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e74:	220c      	movs	r2, #12
 8000e76:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e78:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart1) != HAL_OK) while(1){}
 8000e84:	4806      	ldr	r0, [pc, #24]	@ (8000ea0 <MX_USART1_UART_Init+0x6c>)
 8000e86:	f001 ff0c 	bl	8002ca2 <HAL_UART_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_USART1_UART_Init+0x60>
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <MX_USART1_UART_Init+0x5c>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	200000d0 	.word	0x200000d0
 8000ea4:	40013800 	.word	0x40013800

08000ea8 <main>:

/* =========================
   main
   ========================= */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
  HAL_Init();
 8000eae:	f000 f9f1 	bl	8001294 <HAL_Init>
  SystemClock_Config();
 8000eb2:	f7ff fe3b 	bl	8000b2c <SystemClock_Config>
  MX_GPIO_Init();
 8000eb6:	f7ff fe79 	bl	8000bac <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000eba:	f7ff ffbb 	bl	8000e34 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000ebe:	f7ff ff71 	bl	8000da4 <MX_SPI1_Init>

  uart_puts("\r\n=== DUAL SX127x (RX1+RX2) START ===\r\n");
 8000ec2:	483b      	ldr	r0, [pc, #236]	@ (8000fb0 <main+0x108>)
 8000ec4:	f7ff fae4 	bl	8000490 <uart_puts>

  // oba CS w high
  RADIO_NSS_HIGH(RID_RX1);
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f7ff fb1d 	bl	8000508 <RADIO_NSS_HIGH>
  RADIO_NSS_HIGH(RID_RX2);
 8000ece:	2002      	movs	r0, #2
 8000ed0:	f7ff fb1a 	bl	8000508 <RADIO_NSS_HIGH>
  HAL_Delay(20);
 8000ed4:	2014      	movs	r0, #20
 8000ed6:	f000 fa3f 	bl	8001358 <HAL_Delay>

  uart_puts("Reset RX1...\r\n");
 8000eda:	4836      	ldr	r0, [pc, #216]	@ (8000fb4 <main+0x10c>)
 8000edc:	f7ff fad8 	bl	8000490 <uart_puts>
  RADIO_Reset(RID_RX1);
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f7ff fb45 	bl	8000570 <RADIO_Reset>
  uart_puts("Reset RX2...\r\n");
 8000ee6:	4834      	ldr	r0, [pc, #208]	@ (8000fb8 <main+0x110>)
 8000ee8:	f7ff fad2 	bl	8000490 <uart_puts>
  RADIO_Reset(RID_RX2);
 8000eec:	2002      	movs	r0, #2
 8000eee:	f7ff fb3f 	bl	8000570 <RADIO_Reset>

  uint8_t v1 = RADIO_ReadReg(RID_RX1, REG_VERSION);
 8000ef2:	2142      	movs	r1, #66	@ 0x42
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f7ff fb6d 	bl	80005d4 <RADIO_ReadReg>
 8000efa:	4603      	mov	r3, r0
 8000efc:	70fb      	strb	r3, [r7, #3]
  uint8_t v2 = RADIO_ReadReg(RID_RX2, REG_VERSION);
 8000efe:	2142      	movs	r1, #66	@ 0x42
 8000f00:	2002      	movs	r0, #2
 8000f02:	f7ff fb67 	bl	80005d4 <RADIO_ReadReg>
 8000f06:	4603      	mov	r3, r0
 8000f08:	70bb      	strb	r3, [r7, #2]
  uart_printf("RX1 RegVersion=0x%02X\r\n", v1);
 8000f0a:	78fb      	ldrb	r3, [r7, #3]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	482b      	ldr	r0, [pc, #172]	@ (8000fbc <main+0x114>)
 8000f10:	f7ff fad4 	bl	80004bc <uart_printf>
  uart_printf("RX2 RegVersion=0x%02X\r\n", v2);
 8000f14:	78bb      	ldrb	r3, [r7, #2]
 8000f16:	4619      	mov	r1, r3
 8000f18:	4829      	ldr	r0, [pc, #164]	@ (8000fc0 <main+0x118>)
 8000f1a:	f7ff facf 	bl	80004bc <uart_printf>

  uart_printf("RX cfg: freq=%luHz BW125 SF9 CR4/7 Sync=0x%02X\r\n",
 8000f1e:	2212      	movs	r2, #18
 8000f20:	4928      	ldr	r1, [pc, #160]	@ (8000fc4 <main+0x11c>)
 8000f22:	4829      	ldr	r0, [pc, #164]	@ (8000fc8 <main+0x120>)
 8000f24:	f7ff faca 	bl	80004bc <uart_printf>
              (unsigned long)RX_LORA_FREQ_HZ, (unsigned)RX_LORA_SYNCWORD);

  // init + start RX na obu (na razie oba identycznie)
  RADIO_RX_LoRaInit(RID_RX1);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f7ff fc23 	bl	8000774 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX1, RX_LORA_FREQ_HZ);
 8000f2e:	4925      	ldr	r1, [pc, #148]	@ (8000fc4 <main+0x11c>)
 8000f30:	2001      	movs	r0, #1
 8000f32:	f7ff fbdb 	bl	80006ec <RADIO_SetFrequency_Hz>
  RADIO_RX_StartContinuous(RID_RX1);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f7ff fc8a 	bl	8000850 <RADIO_RX_StartContinuous>

  RADIO_RX_LoRaInit(RID_RX2);
 8000f3c:	2002      	movs	r0, #2
 8000f3e:	f7ff fc19 	bl	8000774 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX2, RX_LORA_FREQ_HZ);
 8000f42:	4920      	ldr	r1, [pc, #128]	@ (8000fc4 <main+0x11c>)
 8000f44:	2002      	movs	r0, #2
 8000f46:	f7ff fbd1 	bl	80006ec <RADIO_SetFrequency_Hz>
  RADIO_RX_StartContinuous(RID_RX2);
 8000f4a:	2002      	movs	r0, #2
 8000f4c:	f7ff fc80 	bl	8000850 <RADIO_RX_StartContinuous>

  uart_puts("Start RX continuous on RX1 and RX2...\r\n");
 8000f50:	481e      	ldr	r0, [pc, #120]	@ (8000fcc <main+0x124>)
 8000f52:	f7ff fa9d 	bl	8000490 <uart_puts>

  uint32_t last_poll = HAL_GetTick();
 8000f56:	f000 f9f5 	bl	8001344 <HAL_GetTick>
 8000f5a:	6078      	str	r0, [r7, #4]

  while (1)
  {
    // jeśli działają EXTI: reaguj szybko
    if (rx1_dio0_flag) { rx1_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX1); }
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <main+0x128>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d005      	beq.n	8000f72 <main+0xca>
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <main+0x128>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f7ff fd07 	bl	8000980 <RADIO_RX_ProcessIfAny>
    if (rx2_dio0_flag) { rx2_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX2); }
 8000f72:	4b18      	ldr	r3, [pc, #96]	@ (8000fd4 <main+0x12c>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d005      	beq.n	8000f88 <main+0xe0>
 8000f7c:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <main+0x12c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
 8000f82:	2002      	movs	r0, #2
 8000f84:	f7ff fcfc 	bl	8000980 <RADIO_RX_ProcessIfAny>

    // polling co ~50ms (działa nawet bez EXTI w it.c)
    if (HAL_GetTick() - last_poll >= 50)
 8000f88:	f000 f9dc 	bl	8001344 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b31      	cmp	r3, #49	@ 0x31
 8000f94:	d908      	bls.n	8000fa8 <main+0x100>
    {
      last_poll = HAL_GetTick();
 8000f96:	f000 f9d5 	bl	8001344 <HAL_GetTick>
 8000f9a:	6078      	str	r0, [r7, #4]
      RADIO_RX_ProcessIfAny(RID_RX1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f7ff fcef 	bl	8000980 <RADIO_RX_ProcessIfAny>
      RADIO_RX_ProcessIfAny(RID_RX2);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f7ff fcec 	bl	8000980 <RADIO_RX_ProcessIfAny>
    }

    HAL_Delay(1);
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f000 f9d5 	bl	8001358 <HAL_Delay>
    if (rx1_dio0_flag) { rx1_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX1); }
 8000fae:	e7d5      	b.n	8000f5c <main+0xb4>
 8000fb0:	08003afc 	.word	0x08003afc
 8000fb4:	08003b24 	.word	0x08003b24
 8000fb8:	08003b34 	.word	0x08003b34
 8000fbc:	08003b44 	.word	0x08003b44
 8000fc0:	08003b5c 	.word	0x08003b5c
 8000fc4:	19eb5c58 	.word	0x19eb5c58
 8000fc8:	08003b74 	.word	0x08003b74
 8000fcc:	08003ba8 	.word	0x08003ba8
 8000fd0:	20000118 	.word	0x20000118
 8000fd4:	20000119 	.word	0x20000119

08000fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	4a14      	ldr	r2, [pc, #80]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6193      	str	r3, [r2, #24]
 8000fea:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <HAL_MspInit+0x5c>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8001034 <HAL_MspInit+0x5c>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <HAL_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800100e:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <HAL_MspInit+0x60>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_MspInit+0x60>)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102a:	bf00      	nop
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	40021000 	.word	0x40021000
 8001038:	40010000 	.word	0x40010000

0800103c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a1b      	ldr	r2, [pc, #108]	@ (80010c4 <HAL_SPI_MspInit+0x88>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d12f      	bne.n	80010bc <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a19      	ldr	r2, [pc, #100]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 8001062:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a13      	ldr	r2, [pc, #76]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <HAL_SPI_MspInit+0x8c>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MOSI_Pin;
 800108c:	23a0      	movs	r3, #160	@ 0xa0
 800108e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	4619      	mov	r1, r3
 800109e:	480b      	ldr	r0, [pc, #44]	@ (80010cc <HAL_SPI_MspInit+0x90>)
 80010a0:	f000 fa8c 	bl	80015bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin;
 80010a4:	2340      	movs	r3, #64	@ 0x40
 80010a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LORA_MISO_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4619      	mov	r1, r3
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <HAL_SPI_MspInit+0x90>)
 80010b8:	f000 fa80 	bl	80015bc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40013000 	.word	0x40013000
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40010800 	.word	0x40010800

080010d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1c      	ldr	r2, [pc, #112]	@ (800115c <HAL_UART_MspInit+0x8c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d131      	bne.n	8001154 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_UART_MspInit+0x90>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <HAL_UART_MspInit+0x90>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_UART_MspInit+0x90>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001120:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001124:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112a:	2303      	movs	r3, #3
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	4619      	mov	r1, r3
 8001134:	480b      	ldr	r0, [pc, #44]	@ (8001164 <HAL_UART_MspInit+0x94>)
 8001136:	f000 fa41 	bl	80015bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800113a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800113e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	4619      	mov	r1, r3
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <HAL_UART_MspInit+0x94>)
 8001150:	f000 fa34 	bl	80015bc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40013800 	.word	0x40013800
 8001160:	40021000 	.word	0x40021000
 8001164:	40010800 	.word	0x40010800

08001168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <NMI_Handler+0x4>

08001170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <MemManage_Handler+0x4>

08001180 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <BusFault_Handler+0x4>

08001188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <UsageFault_Handler+0x4>

08001190 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr

080011a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b8:	f000 f8b2 	bl	8001320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_DIO0_Pin);
 80011c4:	2002      	movs	r0, #2
 80011c6:	f000 fbaf 	bl	8001928 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80011d8:	4a14      	ldr	r2, [pc, #80]	@ (800122c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80011da:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80011e4:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d102      	bne.n	80011f2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80011ec:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <_sbrk+0x64>)
 80011ee:	4a12      	ldr	r2, [pc, #72]	@ (8001238 <_sbrk+0x68>)
 80011f0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80011f2:	4b10      	ldr	r3, [pc, #64]	@ (8001234 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d207      	bcs.n	8001210 <_sbrk+0x40>
		errno = ENOMEM;
 8001200:	f001 ffb8 	bl	8003174 <__errno>
 8001204:	4603      	mov	r3, r0
 8001206:	220c      	movs	r2, #12
 8001208:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e009      	b.n	8001224 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001216:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <_sbrk+0x64>)
 8001220:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001222:	68fb      	ldr	r3, [r7, #12]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20005000 	.word	0x20005000
 8001230:	00000400 	.word	0x00000400
 8001234:	2000011c 	.word	0x2000011c
 8001238:	20000270 	.word	0x20000270

0800123c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001248:	f7ff fff8 	bl	800123c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800124c:	480b      	ldr	r0, [pc, #44]	@ (800127c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800124e:	490c      	ldr	r1, [pc, #48]	@ (8001280 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001250:	4a0c      	ldr	r2, [pc, #48]	@ (8001284 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001254:	e002      	b.n	800125c <LoopCopyDataInit>

08001256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125a:	3304      	adds	r3, #4

0800125c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800125c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800125e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001260:	d3f9      	bcc.n	8001256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001262:	4a09      	ldr	r2, [pc, #36]	@ (8001288 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001264:	4c09      	ldr	r4, [pc, #36]	@ (800128c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001268:	e001      	b.n	800126e <LoopFillZerobss>

0800126a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800126c:	3204      	adds	r2, #4

0800126e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800126e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001270:	d3fb      	bcc.n	800126a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001272:	f001 ff85 	bl	8003180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001276:	f7ff fe17 	bl	8000ea8 <main>
  bx lr
 800127a:	4770      	bx	lr
  ldr r0, =_sdata
 800127c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001280:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001284:	08003c40 	.word	0x08003c40
  ldr r2, =_sbss
 8001288:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800128c:	2000026c 	.word	0x2000026c

08001290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001290:	e7fe      	b.n	8001290 <ADC1_2_IRQHandler>
	...

08001294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <HAL_Init+0x28>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <HAL_Init+0x28>)
 800129e:	f043 0310 	orr.w	r3, r3, #16
 80012a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a4:	2003      	movs	r0, #3
 80012a6:	f000 f947 	bl	8001538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012aa:	200f      	movs	r0, #15
 80012ac:	f000 f808 	bl	80012c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b0:	f7ff fe92 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40022000 	.word	0x40022000

080012c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c8:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <HAL_InitTick+0x54>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_InitTick+0x58>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012da:	fbb2 f3f3 	udiv	r3, r2, r3
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f95f 	bl	80015a2 <HAL_SYSTICK_Config>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e00e      	b.n	800130c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	d80a      	bhi.n	800130a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f4:	2200      	movs	r2, #0
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f000 f927 	bl	800154e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001300:	4a06      	ldr	r2, [pc, #24]	@ (800131c <HAL_InitTick+0x5c>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001306:	2300      	movs	r3, #0
 8001308:	e000      	b.n	800130c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000000 	.word	0x20000000
 8001318:	20000008 	.word	0x20000008
 800131c:	20000004 	.word	0x20000004

08001320 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <HAL_IncTick+0x1c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	461a      	mov	r2, r3
 800132a:	4b05      	ldr	r3, [pc, #20]	@ (8001340 <HAL_IncTick+0x20>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4413      	add	r3, r2
 8001330:	4a03      	ldr	r2, [pc, #12]	@ (8001340 <HAL_IncTick+0x20>)
 8001332:	6013      	str	r3, [r2, #0]
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000008 	.word	0x20000008
 8001340:	20000120 	.word	0x20000120

08001344 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return uwTick;
 8001348:	4b02      	ldr	r3, [pc, #8]	@ (8001354 <HAL_GetTick+0x10>)
 800134a:	681b      	ldr	r3, [r3, #0]
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	20000120 	.word	0x20000120

08001358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001360:	f7ff fff0 	bl	8001344 <HAL_GetTick>
 8001364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001370:	d005      	beq.n	800137e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <HAL_Delay+0x44>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	4413      	add	r3, r2
 800137c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800137e:	bf00      	nop
 8001380:	f7ff ffe0 	bl	8001344 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	429a      	cmp	r2, r3
 800138e:	d8f7      	bhi.n	8001380 <HAL_Delay+0x28>
  {
  }
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000008 	.word	0x20000008

080013a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b0:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013bc:	4013      	ands	r3, r2
 80013be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d2:	4a04      	ldr	r2, [pc, #16]	@ (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	60d3      	str	r3, [r2, #12]
}
 80013d8:	bf00      	nop
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <__NVIC_GetPriorityGrouping+0x18>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	f003 0307 	and.w	r3, r3, #7
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	2b00      	cmp	r3, #0
 8001414:	db0b      	blt.n	800142e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	f003 021f 	and.w	r2, r3, #31
 800141c:	4906      	ldr	r1, [pc, #24]	@ (8001438 <__NVIC_EnableIRQ+0x34>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	095b      	lsrs	r3, r3, #5
 8001424:	2001      	movs	r0, #1
 8001426:	fa00 f202 	lsl.w	r2, r0, r2
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100

0800143c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144c:	2b00      	cmp	r3, #0
 800144e:	db0a      	blt.n	8001466 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	490c      	ldr	r1, [pc, #48]	@ (8001488 <__NVIC_SetPriority+0x4c>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	0112      	lsls	r2, r2, #4
 800145c:	b2d2      	uxtb	r2, r2
 800145e:	440b      	add	r3, r1
 8001460:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001464:	e00a      	b.n	800147c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4908      	ldr	r1, [pc, #32]	@ (800148c <__NVIC_SetPriority+0x50>)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	3b04      	subs	r3, #4
 8001474:	0112      	lsls	r2, r2, #4
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	440b      	add	r3, r1
 800147a:	761a      	strb	r2, [r3, #24]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	e000e100 	.word	0xe000e100
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f1c3 0307 	rsb	r3, r3, #7
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	bf28      	it	cs
 80014ae:	2304      	movcs	r3, #4
 80014b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3304      	adds	r3, #4
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d902      	bls.n	80014c0 <NVIC_EncodePriority+0x30>
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3b03      	subs	r3, #3
 80014be:	e000      	b.n	80014c2 <NVIC_EncodePriority+0x32>
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c4:	f04f 32ff 	mov.w	r2, #4294967295
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	43da      	mvns	r2, r3
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	401a      	ands	r2, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d8:	f04f 31ff 	mov.w	r1, #4294967295
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	43d9      	mvns	r1, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	4313      	orrs	r3, r2
         );
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3724      	adds	r7, #36	@ 0x24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3b01      	subs	r3, #1
 8001500:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001504:	d301      	bcc.n	800150a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001506:	2301      	movs	r3, #1
 8001508:	e00f      	b.n	800152a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800150a:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <SysTick_Config+0x40>)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3b01      	subs	r3, #1
 8001510:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001512:	210f      	movs	r1, #15
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f7ff ff90 	bl	800143c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800151c:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <SysTick_Config+0x40>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001522:	4b04      	ldr	r3, [pc, #16]	@ (8001534 <SysTick_Config+0x40>)
 8001524:	2207      	movs	r2, #7
 8001526:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	e000e010 	.word	0xe000e010

08001538 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff ff2d 	bl	80013a0 <__NVIC_SetPriorityGrouping>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154e:	b580      	push	{r7, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001560:	f7ff ff42 	bl	80013e8 <__NVIC_GetPriorityGrouping>
 8001564:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	6978      	ldr	r0, [r7, #20]
 800156c:	f7ff ff90 	bl	8001490 <NVIC_EncodePriority>
 8001570:	4602      	mov	r2, r0
 8001572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff5f 	bl	800143c <__NVIC_SetPriority>
}
 800157e:	bf00      	nop
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff35 	bl	8001404 <__NVIC_EnableIRQ>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffa2 	bl	80014f4 <SysTick_Config>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015bc:	b480      	push	{r7}
 80015be:	b08b      	sub	sp, #44	@ 0x2c
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ce:	e169      	b.n	80018a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015d0:	2201      	movs	r2, #1
 80015d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	4013      	ands	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	f040 8158 	bne.w	800189e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	4a9a      	ldr	r2, [pc, #616]	@ (800185c <HAL_GPIO_Init+0x2a0>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d05e      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 80015f8:	4a98      	ldr	r2, [pc, #608]	@ (800185c <HAL_GPIO_Init+0x2a0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d875      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 80015fe:	4a98      	ldr	r2, [pc, #608]	@ (8001860 <HAL_GPIO_Init+0x2a4>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d058      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001604:	4a96      	ldr	r2, [pc, #600]	@ (8001860 <HAL_GPIO_Init+0x2a4>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d86f      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 800160a:	4a96      	ldr	r2, [pc, #600]	@ (8001864 <HAL_GPIO_Init+0x2a8>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d052      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001610:	4a94      	ldr	r2, [pc, #592]	@ (8001864 <HAL_GPIO_Init+0x2a8>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d869      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001616:	4a94      	ldr	r2, [pc, #592]	@ (8001868 <HAL_GPIO_Init+0x2ac>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d04c      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 800161c:	4a92      	ldr	r2, [pc, #584]	@ (8001868 <HAL_GPIO_Init+0x2ac>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d863      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001622:	4a92      	ldr	r2, [pc, #584]	@ (800186c <HAL_GPIO_Init+0x2b0>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d046      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001628:	4a90      	ldr	r2, [pc, #576]	@ (800186c <HAL_GPIO_Init+0x2b0>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d85d      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 800162e:	2b12      	cmp	r3, #18
 8001630:	d82a      	bhi.n	8001688 <HAL_GPIO_Init+0xcc>
 8001632:	2b12      	cmp	r3, #18
 8001634:	d859      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001636:	a201      	add	r2, pc, #4	@ (adr r2, 800163c <HAL_GPIO_Init+0x80>)
 8001638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163c:	080016b7 	.word	0x080016b7
 8001640:	08001691 	.word	0x08001691
 8001644:	080016a3 	.word	0x080016a3
 8001648:	080016e5 	.word	0x080016e5
 800164c:	080016eb 	.word	0x080016eb
 8001650:	080016eb 	.word	0x080016eb
 8001654:	080016eb 	.word	0x080016eb
 8001658:	080016eb 	.word	0x080016eb
 800165c:	080016eb 	.word	0x080016eb
 8001660:	080016eb 	.word	0x080016eb
 8001664:	080016eb 	.word	0x080016eb
 8001668:	080016eb 	.word	0x080016eb
 800166c:	080016eb 	.word	0x080016eb
 8001670:	080016eb 	.word	0x080016eb
 8001674:	080016eb 	.word	0x080016eb
 8001678:	080016eb 	.word	0x080016eb
 800167c:	080016eb 	.word	0x080016eb
 8001680:	08001699 	.word	0x08001699
 8001684:	080016ad 	.word	0x080016ad
 8001688:	4a79      	ldr	r2, [pc, #484]	@ (8001870 <HAL_GPIO_Init+0x2b4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d013      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800168e:	e02c      	b.n	80016ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	623b      	str	r3, [r7, #32]
          break;
 8001696:	e029      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	3304      	adds	r3, #4
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e024      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	3308      	adds	r3, #8
 80016a8:	623b      	str	r3, [r7, #32]
          break;
 80016aa:	e01f      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	330c      	adds	r3, #12
 80016b2:	623b      	str	r3, [r7, #32]
          break;
 80016b4:	e01a      	b.n	80016ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d102      	bne.n	80016c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016be:	2304      	movs	r3, #4
 80016c0:	623b      	str	r3, [r7, #32]
          break;
 80016c2:	e013      	b.n	80016ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d105      	bne.n	80016d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016cc:	2308      	movs	r3, #8
 80016ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69fa      	ldr	r2, [r7, #28]
 80016d4:	611a      	str	r2, [r3, #16]
          break;
 80016d6:	e009      	b.n	80016ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d8:	2308      	movs	r3, #8
 80016da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	615a      	str	r2, [r3, #20]
          break;
 80016e2:	e003      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
          break;
 80016e8:	e000      	b.n	80016ec <HAL_GPIO_Init+0x130>
          break;
 80016ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	2bff      	cmp	r3, #255	@ 0xff
 80016f0:	d801      	bhi.n	80016f6 <HAL_GPIO_Init+0x13a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	e001      	b.n	80016fa <HAL_GPIO_Init+0x13e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3304      	adds	r3, #4
 80016fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	2bff      	cmp	r3, #255	@ 0xff
 8001700:	d802      	bhi.n	8001708 <HAL_GPIO_Init+0x14c>
 8001702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	e002      	b.n	800170e <HAL_GPIO_Init+0x152>
 8001708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170a:	3b08      	subs	r3, #8
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	210f      	movs	r1, #15
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	fa01 f303 	lsl.w	r3, r1, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	401a      	ands	r2, r3
 8001720:	6a39      	ldr	r1, [r7, #32]
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	431a      	orrs	r2, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 80b1 	beq.w	800189e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800173c:	4b4d      	ldr	r3, [pc, #308]	@ (8001874 <HAL_GPIO_Init+0x2b8>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a4c      	ldr	r2, [pc, #304]	@ (8001874 <HAL_GPIO_Init+0x2b8>)
 8001742:	f043 0301 	orr.w	r3, r3, #1
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b4a      	ldr	r3, [pc, #296]	@ (8001874 <HAL_GPIO_Init+0x2b8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001754:	4a48      	ldr	r2, [pc, #288]	@ (8001878 <HAL_GPIO_Init+0x2bc>)
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	089b      	lsrs	r3, r3, #2
 800175a:	3302      	adds	r3, #2
 800175c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001760:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001764:	f003 0303 	and.w	r3, r3, #3
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	220f      	movs	r2, #15
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a40      	ldr	r2, [pc, #256]	@ (800187c <HAL_GPIO_Init+0x2c0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d013      	beq.n	80017a8 <HAL_GPIO_Init+0x1ec>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a3f      	ldr	r2, [pc, #252]	@ (8001880 <HAL_GPIO_Init+0x2c4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d00d      	beq.n	80017a4 <HAL_GPIO_Init+0x1e8>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a3e      	ldr	r2, [pc, #248]	@ (8001884 <HAL_GPIO_Init+0x2c8>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d007      	beq.n	80017a0 <HAL_GPIO_Init+0x1e4>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a3d      	ldr	r2, [pc, #244]	@ (8001888 <HAL_GPIO_Init+0x2cc>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d101      	bne.n	800179c <HAL_GPIO_Init+0x1e0>
 8001798:	2303      	movs	r3, #3
 800179a:	e006      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 800179c:	2304      	movs	r3, #4
 800179e:	e004      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a0:	2302      	movs	r3, #2
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a4:	2301      	movs	r3, #1
 80017a6:	e000      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a8:	2300      	movs	r3, #0
 80017aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017ac:	f002 0203 	and.w	r2, r2, #3
 80017b0:	0092      	lsls	r2, r2, #2
 80017b2:	4093      	lsls	r3, r2
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017ba:	492f      	ldr	r1, [pc, #188]	@ (8001878 <HAL_GPIO_Init+0x2bc>)
 80017bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	3302      	adds	r3, #2
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d006      	beq.n	80017e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017d4:	4b2d      	ldr	r3, [pc, #180]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017d6:	689a      	ldr	r2, [r3, #8]
 80017d8:	492c      	ldr	r1, [pc, #176]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	4313      	orrs	r3, r2
 80017de:	608b      	str	r3, [r1, #8]
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017e2:	4b2a      	ldr	r3, [pc, #168]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	4928      	ldr	r1, [pc, #160]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d006      	beq.n	800180a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017fc:	4b23      	ldr	r3, [pc, #140]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017fe:	68da      	ldr	r2, [r3, #12]
 8001800:	4922      	ldr	r1, [pc, #136]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	60cb      	str	r3, [r1, #12]
 8001808:	e006      	b.n	8001818 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800180a:	4b20      	ldr	r3, [pc, #128]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 800180c:	68da      	ldr	r2, [r3, #12]
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	43db      	mvns	r3, r3
 8001812:	491e      	ldr	r1, [pc, #120]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 8001814:	4013      	ands	r3, r2
 8001816:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d006      	beq.n	8001832 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 8001826:	685a      	ldr	r2, [r3, #4]
 8001828:	4918      	ldr	r1, [pc, #96]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	4313      	orrs	r3, r2
 800182e:	604b      	str	r3, [r1, #4]
 8001830:	e006      	b.n	8001840 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001832:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	43db      	mvns	r3, r3
 800183a:	4914      	ldr	r1, [pc, #80]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 800183c:	4013      	ands	r3, r2
 800183e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d021      	beq.n	8001890 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	490e      	ldr	r1, [pc, #56]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	4313      	orrs	r3, r2
 8001856:	600b      	str	r3, [r1, #0]
 8001858:	e021      	b.n	800189e <HAL_GPIO_Init+0x2e2>
 800185a:	bf00      	nop
 800185c:	10320000 	.word	0x10320000
 8001860:	10310000 	.word	0x10310000
 8001864:	10220000 	.word	0x10220000
 8001868:	10210000 	.word	0x10210000
 800186c:	10120000 	.word	0x10120000
 8001870:	10110000 	.word	0x10110000
 8001874:	40021000 	.word	0x40021000
 8001878:	40010000 	.word	0x40010000
 800187c:	40010800 	.word	0x40010800
 8001880:	40010c00 	.word	0x40010c00
 8001884:	40011000 	.word	0x40011000
 8001888:	40011400 	.word	0x40011400
 800188c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001890:	4b0b      	ldr	r3, [pc, #44]	@ (80018c0 <HAL_GPIO_Init+0x304>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	43db      	mvns	r3, r3
 8001898:	4909      	ldr	r1, [pc, #36]	@ (80018c0 <HAL_GPIO_Init+0x304>)
 800189a:	4013      	ands	r3, r2
 800189c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800189e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a0:	3301      	adds	r3, #1
 80018a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018aa:	fa22 f303 	lsr.w	r3, r2, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f47f ae8e 	bne.w	80015d0 <HAL_GPIO_Init+0x14>
  }
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	372c      	adds	r7, #44	@ 0x2c
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	40010400 	.word	0x40010400

080018c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	460b      	mov	r3, r1
 80018ce:	807b      	strh	r3, [r7, #2]
 80018d0:	4613      	mov	r3, r2
 80018d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018d4:	787b      	ldrb	r3, [r7, #1]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018da:	887a      	ldrh	r2, [r7, #2]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018e0:	e003      	b.n	80018ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	041a      	lsls	r2, r3, #16
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	611a      	str	r2, [r3, #16]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr

080018f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001906:	887a      	ldrh	r2, [r7, #2]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4013      	ands	r3, r2
 800190c:	041a      	lsls	r2, r3, #16
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	43d9      	mvns	r1, r3
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	400b      	ands	r3, r1
 8001916:	431a      	orrs	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	611a      	str	r2, [r3, #16]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
	...

08001928 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001932:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001934:	695a      	ldr	r2, [r3, #20]
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	4013      	ands	r3, r2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d006      	beq.n	800194c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff f8d4 	bl	8000af4 <HAL_GPIO_EXTI_Callback>
  }
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40010400 	.word	0x40010400

08001958 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e272      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 8087 	beq.w	8001a86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001978:	4b92      	ldr	r3, [pc, #584]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 030c 	and.w	r3, r3, #12
 8001980:	2b04      	cmp	r3, #4
 8001982:	d00c      	beq.n	800199e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001984:	4b8f      	ldr	r3, [pc, #572]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 030c 	and.w	r3, r3, #12
 800198c:	2b08      	cmp	r3, #8
 800198e:	d112      	bne.n	80019b6 <HAL_RCC_OscConfig+0x5e>
 8001990:	4b8c      	ldr	r3, [pc, #560]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800199c:	d10b      	bne.n	80019b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800199e:	4b89      	ldr	r3, [pc, #548]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d06c      	beq.n	8001a84 <HAL_RCC_OscConfig+0x12c>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d168      	bne.n	8001a84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e24c      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019be:	d106      	bne.n	80019ce <HAL_RCC_OscConfig+0x76>
 80019c0:	4b80      	ldr	r3, [pc, #512]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a7f      	ldr	r2, [pc, #508]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	e02e      	b.n	8001a2c <HAL_RCC_OscConfig+0xd4>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d10c      	bne.n	80019f0 <HAL_RCC_OscConfig+0x98>
 80019d6:	4b7b      	ldr	r3, [pc, #492]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a7a      	ldr	r2, [pc, #488]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	4b78      	ldr	r3, [pc, #480]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a77      	ldr	r2, [pc, #476]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	e01d      	b.n	8001a2c <HAL_RCC_OscConfig+0xd4>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019f8:	d10c      	bne.n	8001a14 <HAL_RCC_OscConfig+0xbc>
 80019fa:	4b72      	ldr	r3, [pc, #456]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a71      	ldr	r2, [pc, #452]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	4b6f      	ldr	r3, [pc, #444]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a6e      	ldr	r2, [pc, #440]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	e00b      	b.n	8001a2c <HAL_RCC_OscConfig+0xd4>
 8001a14:	4b6b      	ldr	r3, [pc, #428]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a6a      	ldr	r2, [pc, #424]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	4b68      	ldr	r3, [pc, #416]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a67      	ldr	r2, [pc, #412]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d013      	beq.n	8001a5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a34:	f7ff fc86 	bl	8001344 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a3c:	f7ff fc82 	bl	8001344 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b64      	cmp	r3, #100	@ 0x64
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e200      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	4b5d      	ldr	r3, [pc, #372]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0xe4>
 8001a5a:	e014      	b.n	8001a86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fc72 	bl	8001344 <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a64:	f7ff fc6e 	bl	8001344 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b64      	cmp	r3, #100	@ 0x64
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e1ec      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a76:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x10c>
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d063      	beq.n	8001b5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a92:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00b      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a9e:	4b49      	ldr	r3, [pc, #292]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d11c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x18c>
 8001aaa:	4b46      	ldr	r3, [pc, #280]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d116      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab6:	4b43      	ldr	r3, [pc, #268]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d005      	beq.n	8001ace <HAL_RCC_OscConfig+0x176>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d001      	beq.n	8001ace <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e1c0      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ace:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4939      	ldr	r1, [pc, #228]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae2:	e03a      	b.n	8001b5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d020      	beq.n	8001b2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aec:	4b36      	ldr	r3, [pc, #216]	@ (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af2:	f7ff fc27 	bl	8001344 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001afa:	f7ff fc23 	bl	8001344 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e1a1      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0f0      	beq.n	8001afa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b18:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	4927      	ldr	r1, [pc, #156]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	600b      	str	r3, [r1, #0]
 8001b2c:	e015      	b.n	8001b5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2e:	4b26      	ldr	r3, [pc, #152]	@ (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fc06 	bl	8001344 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b3c:	f7ff fc02 	bl	8001344 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e180      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f0      	bne.n	8001b3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d03a      	beq.n	8001bdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d019      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b6e:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <HAL_RCC_OscConfig+0x274>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7ff fbe6 	bl	8001344 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fbe2 	bl	8001344 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e160      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f000 face 	bl	800213c <RCC_Delay>
 8001ba0:	e01c      	b.n	8001bdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <HAL_RCC_OscConfig+0x274>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba8:	f7ff fbcc 	bl	8001344 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bae:	e00f      	b.n	8001bd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bb0:	f7ff fbc8 	bl	8001344 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d908      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e146      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	42420000 	.word	0x42420000
 8001bcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd0:	4b92      	ldr	r3, [pc, #584]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1e9      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 80a6 	beq.w	8001d36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bee:	4b8b      	ldr	r3, [pc, #556]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10d      	bne.n	8001c16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	4b88      	ldr	r3, [pc, #544]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	4a87      	ldr	r2, [pc, #540]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c04:	61d3      	str	r3, [r2, #28]
 8001c06:	4b85      	ldr	r3, [pc, #532]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c12:	2301      	movs	r3, #1
 8001c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c16:	4b82      	ldr	r3, [pc, #520]	@ (8001e20 <HAL_RCC_OscConfig+0x4c8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d118      	bne.n	8001c54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c22:	4b7f      	ldr	r3, [pc, #508]	@ (8001e20 <HAL_RCC_OscConfig+0x4c8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a7e      	ldr	r2, [pc, #504]	@ (8001e20 <HAL_RCC_OscConfig+0x4c8>)
 8001c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c2e:	f7ff fb89 	bl	8001344 <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c36:	f7ff fb85 	bl	8001344 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b64      	cmp	r3, #100	@ 0x64
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e103      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c48:	4b75      	ldr	r3, [pc, #468]	@ (8001e20 <HAL_RCC_OscConfig+0x4c8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d106      	bne.n	8001c6a <HAL_RCC_OscConfig+0x312>
 8001c5c:	4b6f      	ldr	r3, [pc, #444]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	4a6e      	ldr	r2, [pc, #440]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6213      	str	r3, [r2, #32]
 8001c68:	e02d      	b.n	8001cc6 <HAL_RCC_OscConfig+0x36e>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d10c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x334>
 8001c72:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	4a69      	ldr	r2, [pc, #420]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c78:	f023 0301 	bic.w	r3, r3, #1
 8001c7c:	6213      	str	r3, [r2, #32]
 8001c7e:	4b67      	ldr	r3, [pc, #412]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	4a66      	ldr	r2, [pc, #408]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c84:	f023 0304 	bic.w	r3, r3, #4
 8001c88:	6213      	str	r3, [r2, #32]
 8001c8a:	e01c      	b.n	8001cc6 <HAL_RCC_OscConfig+0x36e>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b05      	cmp	r3, #5
 8001c92:	d10c      	bne.n	8001cae <HAL_RCC_OscConfig+0x356>
 8001c94:	4b61      	ldr	r3, [pc, #388]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4a60      	ldr	r2, [pc, #384]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	6213      	str	r3, [r2, #32]
 8001ca0:	4b5e      	ldr	r3, [pc, #376]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	4a5d      	ldr	r2, [pc, #372]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6213      	str	r3, [r2, #32]
 8001cac:	e00b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x36e>
 8001cae:	4b5b      	ldr	r3, [pc, #364]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	4a5a      	ldr	r2, [pc, #360]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	6213      	str	r3, [r2, #32]
 8001cba:	4b58      	ldr	r3, [pc, #352]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001cbc:	6a1b      	ldr	r3, [r3, #32]
 8001cbe:	4a57      	ldr	r2, [pc, #348]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001cc0:	f023 0304 	bic.w	r3, r3, #4
 8001cc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d015      	beq.n	8001cfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fb39 	bl	8001344 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd4:	e00a      	b.n	8001cec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7ff fb35 	bl	8001344 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e0b1      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cec:	4b4b      	ldr	r3, [pc, #300]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0ee      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x37e>
 8001cf8:	e014      	b.n	8001d24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff fb23 	bl	8001344 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d00:	e00a      	b.n	8001d18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d02:	f7ff fb1f 	bl	8001344 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e09b      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d18:	4b40      	ldr	r3, [pc, #256]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1ee      	bne.n	8001d02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d105      	bne.n	8001d36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	4a3b      	ldr	r2, [pc, #236]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 8087 	beq.w	8001e4e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d40:	4b36      	ldr	r3, [pc, #216]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b08      	cmp	r3, #8
 8001d4a:	d061      	beq.n	8001e10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d146      	bne.n	8001de2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d54:	4b33      	ldr	r3, [pc, #204]	@ (8001e24 <HAL_RCC_OscConfig+0x4cc>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5a:	f7ff faf3 	bl	8001344 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d62:	f7ff faef 	bl	8001344 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e06d      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d74:	4b29      	ldr	r3, [pc, #164]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1f0      	bne.n	8001d62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d88:	d108      	bne.n	8001d9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d8a:	4b24      	ldr	r3, [pc, #144]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	4921      	ldr	r1, [pc, #132]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a19      	ldr	r1, [r3, #32]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	430b      	orrs	r3, r1
 8001dae:	491b      	ldr	r1, [pc, #108]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e24 <HAL_RCC_OscConfig+0x4cc>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dba:	f7ff fac3 	bl	8001344 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc2:	f7ff fabf 	bl	8001344 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e03d      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dd4:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x46a>
 8001de0:	e035      	b.n	8001e4e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de2:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <HAL_RCC_OscConfig+0x4cc>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de8:	f7ff faac 	bl	8001344 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df0:	f7ff faa8 	bl	8001344 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e026      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e02:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x498>
 8001e0e:	e01e      	b.n	8001e4e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e019      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40007000 	.word	0x40007000
 8001e24:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e28:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <HAL_RCC_OscConfig+0x500>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d106      	bne.n	8001e4a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40021000 	.word	0x40021000

08001e5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d101      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e0d0      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e70:	4b6a      	ldr	r3, [pc, #424]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d910      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	4b67      	ldr	r3, [pc, #412]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f023 0207 	bic.w	r2, r3, #7
 8001e86:	4965      	ldr	r1, [pc, #404]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8e:	4b63      	ldr	r3, [pc, #396]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e0b8      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d020      	beq.n	8001eee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eb8:	4b59      	ldr	r3, [pc, #356]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	4a58      	ldr	r2, [pc, #352]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ec2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0308 	and.w	r3, r3, #8
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d005      	beq.n	8001edc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ed0:	4b53      	ldr	r3, [pc, #332]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4a52      	ldr	r2, [pc, #328]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001eda:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001edc:	4b50      	ldr	r3, [pc, #320]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	494d      	ldr	r1, [pc, #308]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d040      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	4b47      	ldr	r3, [pc, #284]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d115      	bne.n	8001f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e07f      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d107      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1a:	4b41      	ldr	r3, [pc, #260]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d109      	bne.n	8001f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e073      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e06b      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f3a:	4b39      	ldr	r3, [pc, #228]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f023 0203 	bic.w	r2, r3, #3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	4936      	ldr	r1, [pc, #216]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f4c:	f7ff f9fa 	bl	8001344 <HAL_GetTick>
 8001f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f52:	e00a      	b.n	8001f6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f54:	f7ff f9f6 	bl	8001344 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e053      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 020c 	and.w	r2, r3, #12
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d1eb      	bne.n	8001f54 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f7c:	4b27      	ldr	r3, [pc, #156]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d210      	bcs.n	8001fac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8a:	4b24      	ldr	r3, [pc, #144]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f023 0207 	bic.w	r2, r3, #7
 8001f92:	4922      	ldr	r1, [pc, #136]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9a:	4b20      	ldr	r3, [pc, #128]	@ (800201c <HAL_RCC_ClockConfig+0x1c0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e032      	b.n	8002012 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d008      	beq.n	8001fca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fb8:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4916      	ldr	r1, [pc, #88]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d009      	beq.n	8001fea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fd6:	4b12      	ldr	r3, [pc, #72]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	490e      	ldr	r1, [pc, #56]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fea:	f000 f821 	bl	8002030 <HAL_RCC_GetSysClockFreq>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	091b      	lsrs	r3, r3, #4
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	490a      	ldr	r1, [pc, #40]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ffc:	5ccb      	ldrb	r3, [r1, r3]
 8001ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8002002:	4a09      	ldr	r2, [pc, #36]	@ (8002028 <HAL_RCC_ClockConfig+0x1cc>)
 8002004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <HAL_RCC_ClockConfig+0x1d0>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff f958 	bl	80012c0 <HAL_InitTick>

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40022000 	.word	0x40022000
 8002020:	40021000 	.word	0x40021000
 8002024:	08003bd0 	.word	0x08003bd0
 8002028:	20000000 	.word	0x20000000
 800202c:	20000004 	.word	0x20000004

08002030 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002030:	b480      	push	{r7}
 8002032:	b087      	sub	sp, #28
 8002034:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
 8002042:	2300      	movs	r3, #0
 8002044:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800204a:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b04      	cmp	r3, #4
 8002058:	d002      	beq.n	8002060 <HAL_RCC_GetSysClockFreq+0x30>
 800205a:	2b08      	cmp	r3, #8
 800205c:	d003      	beq.n	8002066 <HAL_RCC_GetSysClockFreq+0x36>
 800205e:	e027      	b.n	80020b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002062:	613b      	str	r3, [r7, #16]
      break;
 8002064:	e027      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	0c9b      	lsrs	r3, r3, #18
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	4a17      	ldr	r2, [pc, #92]	@ (80020cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002070:	5cd3      	ldrb	r3, [r2, r3]
 8002072:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d010      	beq.n	80020a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800207e:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	0c5b      	lsrs	r3, r3, #17
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800208a:	5cd3      	ldrb	r3, [r2, r3]
 800208c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a0d      	ldr	r2, [pc, #52]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002092:	fb03 f202 	mul.w	r2, r3, r2
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	fbb2 f3f3 	udiv	r3, r2, r3
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	e004      	b.n	80020aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a0c      	ldr	r2, [pc, #48]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020a4:	fb02 f303 	mul.w	r3, r2, r3
 80020a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	613b      	str	r3, [r7, #16]
      break;
 80020ae:	e002      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80020b2:	613b      	str	r3, [r7, #16]
      break;
 80020b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020b6:	693b      	ldr	r3, [r7, #16]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	371c      	adds	r7, #28
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000
 80020c8:	007a1200 	.word	0x007a1200
 80020cc:	08003be8 	.word	0x08003be8
 80020d0:	08003bf8 	.word	0x08003bf8
 80020d4:	003d0900 	.word	0x003d0900

080020d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	20000000 	.word	0x20000000

080020ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020f0:	f7ff fff2 	bl	80020d8 <HAL_RCC_GetHCLKFreq>
 80020f4:	4602      	mov	r2, r0
 80020f6:	4b05      	ldr	r3, [pc, #20]	@ (800210c <HAL_RCC_GetPCLK1Freq+0x20>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	4903      	ldr	r1, [pc, #12]	@ (8002110 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002102:	5ccb      	ldrb	r3, [r1, r3]
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002108:	4618      	mov	r0, r3
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40021000 	.word	0x40021000
 8002110:	08003be0 	.word	0x08003be0

08002114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002118:	f7ff ffde 	bl	80020d8 <HAL_RCC_GetHCLKFreq>
 800211c:	4602      	mov	r2, r0
 800211e:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	0adb      	lsrs	r3, r3, #11
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	4903      	ldr	r1, [pc, #12]	@ (8002138 <HAL_RCC_GetPCLK2Freq+0x24>)
 800212a:	5ccb      	ldrb	r3, [r1, r3]
 800212c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002130:	4618      	mov	r0, r3
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40021000 	.word	0x40021000
 8002138:	08003be0 	.word	0x08003be0

0800213c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002144:	4b0a      	ldr	r3, [pc, #40]	@ (8002170 <RCC_Delay+0x34>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <RCC_Delay+0x38>)
 800214a:	fba2 2303 	umull	r2, r3, r2, r3
 800214e:	0a5b      	lsrs	r3, r3, #9
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	fb02 f303 	mul.w	r3, r2, r3
 8002156:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002158:	bf00      	nop
  }
  while (Delay --);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1e5a      	subs	r2, r3, #1
 800215e:	60fa      	str	r2, [r7, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1f9      	bne.n	8002158 <RCC_Delay+0x1c>
}
 8002164:	bf00      	nop
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	20000000 	.word	0x20000000
 8002174:	10624dd3 	.word	0x10624dd3

08002178 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e076      	b.n	8002278 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218e:	2b00      	cmp	r3, #0
 8002190:	d108      	bne.n	80021a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800219a:	d009      	beq.n	80021b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
 80021a2:	e005      	b.n	80021b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d106      	bne.n	80021d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe ff36 	bl	800103c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	431a      	orrs	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002220:	431a      	orrs	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002234:	ea42 0103 	orr.w	r1, r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	0c1a      	lsrs	r2, r3, #16
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f002 0204 	and.w	r2, r2, #4
 8002256:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	69da      	ldr	r2, [r3, #28]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002266:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	4613      	mov	r3, r2
 800228e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002290:	f7ff f858 	bl	8001344 <HAL_GetTick>
 8002294:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d001      	beq.n	80022aa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80022a6:	2302      	movs	r3, #2
 80022a8:	e12a      	b.n	8002500 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <HAL_SPI_Transmit+0x36>
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e122      	b.n	8002500 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d101      	bne.n	80022c8 <HAL_SPI_Transmit+0x48>
 80022c4:	2302      	movs	r3, #2
 80022c6:	e11b      	b.n	8002500 <HAL_SPI_Transmit+0x280>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2203      	movs	r2, #3
 80022d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	88fa      	ldrh	r2, [r7, #6]
 80022e8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	88fa      	ldrh	r2, [r7, #6]
 80022ee:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002316:	d10f      	bne.n	8002338 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002326:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002336:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002342:	2b40      	cmp	r3, #64	@ 0x40
 8002344:	d007      	beq.n	8002356 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002354:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800235e:	d152      	bne.n	8002406 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <HAL_SPI_Transmit+0xee>
 8002368:	8b7b      	ldrh	r3, [r7, #26]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d145      	bne.n	80023fa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	881a      	ldrh	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	1c9a      	adds	r2, r3, #2
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002388:	b29b      	uxth	r3, r3
 800238a:	3b01      	subs	r3, #1
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002392:	e032      	b.n	80023fa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d112      	bne.n	80023c8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	881a      	ldrh	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	1c9a      	adds	r2, r3, #2
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80023c6:	e018      	b.n	80023fa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023c8:	f7fe ffbc 	bl	8001344 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d803      	bhi.n	80023e0 <HAL_SPI_Transmit+0x160>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023de:	d102      	bne.n	80023e6 <HAL_SPI_Transmit+0x166>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e082      	b.n	8002500 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023fe:	b29b      	uxth	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1c7      	bne.n	8002394 <HAL_SPI_Transmit+0x114>
 8002404:	e053      	b.n	80024ae <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_SPI_Transmit+0x194>
 800240e:	8b7b      	ldrh	r3, [r7, #26]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d147      	bne.n	80024a4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	330c      	adds	r3, #12
 800241e:	7812      	ldrb	r2, [r2, #0]
 8002420:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	1c5a      	adds	r2, r3, #1
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800243a:	e033      	b.n	80024a4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b02      	cmp	r3, #2
 8002448:	d113      	bne.n	8002472 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	330c      	adds	r3, #12
 8002454:	7812      	ldrb	r2, [r2, #0]
 8002456:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002466:	b29b      	uxth	r3, r3
 8002468:	3b01      	subs	r3, #1
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002470:	e018      	b.n	80024a4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002472:	f7fe ff67 	bl	8001344 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d803      	bhi.n	800248a <HAL_SPI_Transmit+0x20a>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d102      	bne.n	8002490 <HAL_SPI_Transmit+0x210>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d109      	bne.n	80024a4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e02d      	b.n	8002500 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1c6      	bne.n	800243c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80024ae:	69fa      	ldr	r2, [r7, #28]
 80024b0:	6839      	ldr	r1, [r7, #0]
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 fbc4 	bl	8002c40 <SPI_EndRxTxTransaction>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d002      	beq.n	80024c4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10a      	bne.n	80024e2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80024fe:	2300      	movs	r3, #0
  }
}
 8002500:	4618      	mov	r0, r3
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af02      	add	r7, sp, #8
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	4613      	mov	r3, r2
 8002516:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b01      	cmp	r3, #1
 8002522:	d001      	beq.n	8002528 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002524:	2302      	movs	r3, #2
 8002526:	e104      	b.n	8002732 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002530:	d112      	bne.n	8002558 <HAL_SPI_Receive+0x50>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10e      	bne.n	8002558 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2204      	movs	r2, #4
 800253e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002542:	88fa      	ldrh	r2, [r7, #6]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	68b9      	ldr	r1, [r7, #8]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 f8f3 	bl	800273a <HAL_SPI_TransmitReceive>
 8002554:	4603      	mov	r3, r0
 8002556:	e0ec      	b.n	8002732 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002558:	f7fe fef4 	bl	8001344 <HAL_GetTick>
 800255c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d002      	beq.n	800256a <HAL_SPI_Receive+0x62>
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0e1      	b.n	8002732 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002574:	2b01      	cmp	r3, #1
 8002576:	d101      	bne.n	800257c <HAL_SPI_Receive+0x74>
 8002578:	2302      	movs	r3, #2
 800257a:	e0da      	b.n	8002732 <HAL_SPI_Receive+0x22a>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2204      	movs	r2, #4
 8002588:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	88fa      	ldrh	r2, [r7, #6]
 800259c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	88fa      	ldrh	r2, [r7, #6]
 80025a2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ca:	d10f      	bne.n	80025ec <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80025ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f6:	2b40      	cmp	r3, #64	@ 0x40
 80025f8:	d007      	beq.n	800260a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002608:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d170      	bne.n	80026f4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002612:	e035      	b.n	8002680 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b01      	cmp	r3, #1
 8002620:	d115      	bne.n	800264e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f103 020c 	add.w	r2, r3, #12
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800262e:	7812      	ldrb	r2, [r2, #0]
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	1c5a      	adds	r2, r3, #1
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002642:	b29b      	uxth	r3, r3
 8002644:	3b01      	subs	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800264c:	e018      	b.n	8002680 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800264e:	f7fe fe79 	bl	8001344 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d803      	bhi.n	8002666 <HAL_SPI_Receive+0x15e>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002664:	d102      	bne.n	800266c <HAL_SPI_Receive+0x164>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d109      	bne.n	8002680 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e058      	b.n	8002732 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002684:	b29b      	uxth	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1c4      	bne.n	8002614 <HAL_SPI_Receive+0x10c>
 800268a:	e038      	b.n	80026fe <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d113      	bne.n	80026c2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a4:	b292      	uxth	r2, r2
 80026a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ac:	1c9a      	adds	r2, r3, #2
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	3b01      	subs	r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80026c0:	e018      	b.n	80026f4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026c2:	f7fe fe3f 	bl	8001344 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d803      	bhi.n	80026da <HAL_SPI_Receive+0x1d2>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d8:	d102      	bne.n	80026e0 <HAL_SPI_Receive+0x1d8>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e01e      	b.n	8002732 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1c6      	bne.n	800268c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	6839      	ldr	r1, [r7, #0]
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f000 fa4a 	bl	8002b9c <SPI_EndRxTransaction>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d002      	beq.n	8002714 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2220      	movs	r2, #32
 8002712:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002730:	2300      	movs	r3, #0
  }
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b08a      	sub	sp, #40	@ 0x28
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002748:	2301      	movs	r3, #1
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800274c:	f7fe fdfa 	bl	8001344 <HAL_GetTick>
 8002750:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002758:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002764:	7ffb      	ldrb	r3, [r7, #31]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d00c      	beq.n	8002784 <HAL_SPI_TransmitReceive+0x4a>
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002770:	d106      	bne.n	8002780 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <HAL_SPI_TransmitReceive+0x46>
 800277a:	7ffb      	ldrb	r3, [r7, #31]
 800277c:	2b04      	cmp	r3, #4
 800277e:	d001      	beq.n	8002784 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002780:	2302      	movs	r3, #2
 8002782:	e17f      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d005      	beq.n	8002796 <HAL_SPI_TransmitReceive+0x5c>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <HAL_SPI_TransmitReceive+0x5c>
 8002790:	887b      	ldrh	r3, [r7, #2]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e174      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_SPI_TransmitReceive+0x6e>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e16d      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	d003      	beq.n	80027c4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2205      	movs	r2, #5
 80027c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	887a      	ldrh	r2, [r7, #2]
 80027d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	887a      	ldrh	r2, [r7, #2]
 80027da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	887a      	ldrh	r2, [r7, #2]
 80027e6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	887a      	ldrh	r2, [r7, #2]
 80027ec:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002804:	2b40      	cmp	r3, #64	@ 0x40
 8002806:	d007      	beq.n	8002818 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002816:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002820:	d17e      	bne.n	8002920 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d002      	beq.n	8002830 <HAL_SPI_TransmitReceive+0xf6>
 800282a:	8afb      	ldrh	r3, [r7, #22]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d16c      	bne.n	800290a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	881a      	ldrh	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002840:	1c9a      	adds	r2, r3, #2
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800284a:	b29b      	uxth	r3, r3
 800284c:	3b01      	subs	r3, #1
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002854:	e059      	b.n	800290a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b02      	cmp	r3, #2
 8002862:	d11b      	bne.n	800289c <HAL_SPI_TransmitReceive+0x162>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002868:	b29b      	uxth	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d016      	beq.n	800289c <HAL_SPI_TransmitReceive+0x162>
 800286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002870:	2b01      	cmp	r3, #1
 8002872:	d113      	bne.n	800289c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002878:	881a      	ldrh	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	1c9a      	adds	r2, r3, #2
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800288e:	b29b      	uxth	r3, r3
 8002890:	3b01      	subs	r3, #1
 8002892:	b29a      	uxth	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002898:	2300      	movs	r3, #0
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d119      	bne.n	80028de <HAL_SPI_TransmitReceive+0x1a4>
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d014      	beq.n	80028de <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028be:	b292      	uxth	r2, r2
 80028c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028c6:	1c9a      	adds	r2, r3, #2
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028da:	2301      	movs	r3, #1
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80028de:	f7fe fd31 	bl	8001344 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	6a3b      	ldr	r3, [r7, #32]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d80d      	bhi.n	800290a <HAL_SPI_TransmitReceive+0x1d0>
 80028ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f4:	d009      	beq.n	800290a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e0bc      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800290e:	b29b      	uxth	r3, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1a0      	bne.n	8002856 <HAL_SPI_TransmitReceive+0x11c>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d19b      	bne.n	8002856 <HAL_SPI_TransmitReceive+0x11c>
 800291e:	e082      	b.n	8002a26 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_SPI_TransmitReceive+0x1f4>
 8002928:	8afb      	ldrh	r3, [r7, #22]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d171      	bne.n	8002a12 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	330c      	adds	r3, #12
 8002938:	7812      	ldrb	r2, [r2, #0]
 800293a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800294a:	b29b      	uxth	r3, r3
 800294c:	3b01      	subs	r3, #1
 800294e:	b29a      	uxth	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002954:	e05d      	b.n	8002a12 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	d11c      	bne.n	800299e <HAL_SPI_TransmitReceive+0x264>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002968:	b29b      	uxth	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d017      	beq.n	800299e <HAL_SPI_TransmitReceive+0x264>
 800296e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002970:	2b01      	cmp	r3, #1
 8002972:	d114      	bne.n	800299e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	330c      	adds	r3, #12
 800297e:	7812      	ldrb	r2, [r2, #0]
 8002980:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002990:	b29b      	uxth	r3, r3
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800299a:	2300      	movs	r3, #0
 800299c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d119      	bne.n	80029e0 <HAL_SPI_TransmitReceive+0x2a6>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d014      	beq.n	80029e0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80029dc:	2301      	movs	r3, #1
 80029de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80029e0:	f7fe fcb0 	bl	8001344 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	6a3b      	ldr	r3, [r7, #32]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d803      	bhi.n	80029f8 <HAL_SPI_TransmitReceive+0x2be>
 80029f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f6:	d102      	bne.n	80029fe <HAL_SPI_TransmitReceive+0x2c4>
 80029f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d109      	bne.n	8002a12 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e038      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d19c      	bne.n	8002956 <HAL_SPI_TransmitReceive+0x21c>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d197      	bne.n	8002956 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a26:	6a3a      	ldr	r2, [r7, #32]
 8002a28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f908 	bl	8002c40 <SPI_EndRxTxTransaction>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d008      	beq.n	8002a48 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e01d      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10a      	bne.n	8002a66 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a50:	2300      	movs	r3, #0
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002a82:	2300      	movs	r3, #0
  }
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3728      	adds	r7, #40	@ 0x28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b088      	sub	sp, #32
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002a9c:	f7fe fc52 	bl	8001344 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002aac:	f7fe fc4a 	bl	8001344 <HAL_GetTick>
 8002ab0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ab2:	4b39      	ldr	r3, [pc, #228]	@ (8002b98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	015b      	lsls	r3, r3, #5
 8002ab8:	0d1b      	lsrs	r3, r3, #20
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	fb02 f303 	mul.w	r3, r2, r3
 8002ac0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ac2:	e054      	b.n	8002b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aca:	d050      	beq.n	8002b6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002acc:	f7fe fc3a 	bl	8001344 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d902      	bls.n	8002ae2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d13d      	bne.n	8002b5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002af0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002afa:	d111      	bne.n	8002b20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b04:	d004      	beq.n	8002b10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b0e:	d107      	bne.n	8002b20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b28:	d10f      	bne.n	8002b4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e017      	b.n	8002b8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4013      	ands	r3, r2
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	bf0c      	ite	eq
 8002b7e:	2301      	moveq	r3, #1
 8002b80:	2300      	movne	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	461a      	mov	r2, r3
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d19b      	bne.n	8002ac4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3720      	adds	r7, #32
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000000 	.word	0x20000000

08002b9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bb0:	d111      	bne.n	8002bd6 <SPI_EndRxTransaction+0x3a>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bba:	d004      	beq.n	8002bc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bc4:	d107      	bne.n	8002bd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bd4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bde:	d117      	bne.n	8002c10 <SPI_EndRxTransaction+0x74>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002be8:	d112      	bne.n	8002c10 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7ff ff49 	bl	8002a8c <SPI_WaitFlagStateUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d01a      	beq.n	8002c36 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c04:	f043 0220 	orr.w	r2, r3, #32
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e013      	b.n	8002c38 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2200      	movs	r2, #0
 8002c18:	2180      	movs	r1, #128	@ 0x80
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f7ff ff36 	bl	8002a8c <SPI_WaitFlagStateUntilTimeout>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2a:	f043 0220 	orr.w	r2, r3, #32
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e000      	b.n	8002c38 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2201      	movs	r2, #1
 8002c54:	2102      	movs	r1, #2
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f7ff ff18 	bl	8002a8c <SPI_WaitFlagStateUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d007      	beq.n	8002c72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c66:	f043 0220 	orr.w	r2, r3, #32
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e013      	b.n	8002c9a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2180      	movs	r1, #128	@ 0x80
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f7ff ff05 	bl	8002a8c <SPI_WaitFlagStateUntilTimeout>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d007      	beq.n	8002c98 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8c:	f043 0220 	orr.w	r2, r3, #32
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e000      	b.n	8002c9a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e042      	b.n	8002d3a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d106      	bne.n	8002cce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7fe fa01 	bl	80010d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2224      	movs	r2, #36	@ 0x24
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ce4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f972 	bl	8002fd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	691a      	ldr	r2, [r3, #16]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cfa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695a      	ldr	r2, [r3, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d0a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d1a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b08a      	sub	sp, #40	@ 0x28
 8002d46:	af02      	add	r7, sp, #8
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d175      	bne.n	8002e4e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_UART_Transmit+0x2c>
 8002d68:	88fb      	ldrh	r3, [r7, #6]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e06e      	b.n	8002e50 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2221      	movs	r2, #33	@ 0x21
 8002d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d80:	f7fe fae0 	bl	8001344 <HAL_GetTick>
 8002d84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	88fa      	ldrh	r2, [r7, #6]
 8002d8a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	88fa      	ldrh	r2, [r7, #6]
 8002d90:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d9a:	d108      	bne.n	8002dae <HAL_UART_Transmit+0x6c>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d104      	bne.n	8002dae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	e003      	b.n	8002db6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002db6:	e02e      	b.n	8002e16 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2180      	movs	r1, #128	@ 0x80
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f848 	bl	8002e58 <UART_WaitOnFlagUntilTimeout>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d005      	beq.n	8002dda <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e03a      	b.n	8002e50 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	3302      	adds	r3, #2
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	e007      	b.n	8002e08 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	781a      	ldrb	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	3301      	adds	r3, #1
 8002e06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1cb      	bne.n	8002db8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	2200      	movs	r2, #0
 8002e28:	2140      	movs	r1, #64	@ 0x40
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f814 	bl	8002e58 <UART_WaitOnFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d005      	beq.n	8002e42 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e006      	b.n	8002e50 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2220      	movs	r2, #32
 8002e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e000      	b.n	8002e50 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e4e:	2302      	movs	r3, #2
  }
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3720      	adds	r7, #32
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	4613      	mov	r3, r2
 8002e66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e68:	e03b      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e70:	d037      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e72:	f7fe fa67 	bl	8001344 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	6a3a      	ldr	r2, [r7, #32]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d302      	bcc.n	8002e88 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e03a      	b.n	8002f02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f003 0304 	and.w	r3, r3, #4
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d023      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b80      	cmp	r3, #128	@ 0x80
 8002e9e:	d020      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	2b40      	cmp	r3, #64	@ 0x40
 8002ea4:	d01d      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d116      	bne.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f81d 	bl	8002f0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e00f      	b.n	8002f02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4013      	ands	r3, r2
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	bf0c      	ite	eq
 8002ef2:	2301      	moveq	r3, #1
 8002ef4:	2300      	movne	r3, #0
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	461a      	mov	r2, r3
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d0b4      	beq.n	8002e6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b095      	sub	sp, #84	@ 0x54
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	330c      	adds	r3, #12
 8002f18:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f1c:	e853 3f00 	ldrex	r3, [r3]
 8002f20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	330c      	adds	r3, #12
 8002f30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f32:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f3a:	e841 2300 	strex	r3, r2, [r1]
 8002f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1e5      	bne.n	8002f12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	3314      	adds	r3, #20
 8002f4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	e853 3f00 	ldrex	r3, [r3]
 8002f54:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	3314      	adds	r3, #20
 8002f64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f6e:	e841 2300 	strex	r3, r2, [r1]
 8002f72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e5      	bne.n	8002f46 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d119      	bne.n	8002fb6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	330c      	adds	r3, #12
 8002f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	e853 3f00 	ldrex	r3, [r3]
 8002f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f023 0310 	bic.w	r3, r3, #16
 8002f98:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	330c      	adds	r3, #12
 8002fa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fa2:	61ba      	str	r2, [r7, #24]
 8002fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa6:	6979      	ldr	r1, [r7, #20]
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	e841 2300 	strex	r3, r2, [r1]
 8002fae:	613b      	str	r3, [r7, #16]
   return(result);
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1e5      	bne.n	8002f82 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002fc4:	bf00      	nop
 8002fc6:	3754      	adds	r7, #84	@ 0x54
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr
	...

08002fd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800300a:	f023 030c 	bic.w	r3, r3, #12
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6812      	ldr	r2, [r2, #0]
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	430b      	orrs	r3, r1
 8003016:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a2c      	ldr	r2, [pc, #176]	@ (80030e4 <UART_SetConfig+0x114>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d103      	bne.n	8003040 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003038:	f7ff f86c 	bl	8002114 <HAL_RCC_GetPCLK2Freq>
 800303c:	60f8      	str	r0, [r7, #12]
 800303e:	e002      	b.n	8003046 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003040:	f7ff f854 	bl	80020ec <HAL_RCC_GetPCLK1Freq>
 8003044:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	009a      	lsls	r2, r3, #2
 8003050:	441a      	add	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	4a22      	ldr	r2, [pc, #136]	@ (80030e8 <UART_SetConfig+0x118>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	0119      	lsls	r1, r3, #4
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	009a      	lsls	r2, r3, #2
 8003070:	441a      	add	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	fbb2 f2f3 	udiv	r2, r2, r3
 800307c:	4b1a      	ldr	r3, [pc, #104]	@ (80030e8 <UART_SetConfig+0x118>)
 800307e:	fba3 0302 	umull	r0, r3, r3, r2
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	2064      	movs	r0, #100	@ 0x64
 8003086:	fb00 f303 	mul.w	r3, r0, r3
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	3332      	adds	r3, #50	@ 0x32
 8003090:	4a15      	ldr	r2, [pc, #84]	@ (80030e8 <UART_SetConfig+0x118>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	095b      	lsrs	r3, r3, #5
 8003098:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800309c:	4419      	add	r1, r3
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	009a      	lsls	r2, r3, #2
 80030a8:	441a      	add	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030b4:	4b0c      	ldr	r3, [pc, #48]	@ (80030e8 <UART_SetConfig+0x118>)
 80030b6:	fba3 0302 	umull	r0, r3, r3, r2
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	2064      	movs	r0, #100	@ 0x64
 80030be:	fb00 f303 	mul.w	r3, r0, r3
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	3332      	adds	r3, #50	@ 0x32
 80030c8:	4a07      	ldr	r2, [pc, #28]	@ (80030e8 <UART_SetConfig+0x118>)
 80030ca:	fba2 2303 	umull	r2, r3, r2, r3
 80030ce:	095b      	lsrs	r3, r3, #5
 80030d0:	f003 020f 	and.w	r2, r3, #15
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	440a      	add	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40013800 	.word	0x40013800
 80030e8:	51eb851f 	.word	0x51eb851f

080030ec <_vsniprintf_r>:
 80030ec:	b530      	push	{r4, r5, lr}
 80030ee:	4614      	mov	r4, r2
 80030f0:	2c00      	cmp	r4, #0
 80030f2:	4605      	mov	r5, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	b09b      	sub	sp, #108	@ 0x6c
 80030f8:	da05      	bge.n	8003106 <_vsniprintf_r+0x1a>
 80030fa:	238b      	movs	r3, #139	@ 0x8b
 80030fc:	6003      	str	r3, [r0, #0]
 80030fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003102:	b01b      	add	sp, #108	@ 0x6c
 8003104:	bd30      	pop	{r4, r5, pc}
 8003106:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800310a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800310e:	f04f 0300 	mov.w	r3, #0
 8003112:	9319      	str	r3, [sp, #100]	@ 0x64
 8003114:	bf0c      	ite	eq
 8003116:	4623      	moveq	r3, r4
 8003118:	f104 33ff 	addne.w	r3, r4, #4294967295
 800311c:	9302      	str	r3, [sp, #8]
 800311e:	9305      	str	r3, [sp, #20]
 8003120:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003124:	9100      	str	r1, [sp, #0]
 8003126:	9104      	str	r1, [sp, #16]
 8003128:	f8ad 300e 	strh.w	r3, [sp, #14]
 800312c:	4669      	mov	r1, sp
 800312e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003130:	f000 f99e 	bl	8003470 <_svfiprintf_r>
 8003134:	1c43      	adds	r3, r0, #1
 8003136:	bfbc      	itt	lt
 8003138:	238b      	movlt	r3, #139	@ 0x8b
 800313a:	602b      	strlt	r3, [r5, #0]
 800313c:	2c00      	cmp	r4, #0
 800313e:	d0e0      	beq.n	8003102 <_vsniprintf_r+0x16>
 8003140:	2200      	movs	r2, #0
 8003142:	9b00      	ldr	r3, [sp, #0]
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	e7dc      	b.n	8003102 <_vsniprintf_r+0x16>

08003148 <vsniprintf>:
 8003148:	b507      	push	{r0, r1, r2, lr}
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	4613      	mov	r3, r2
 800314e:	460a      	mov	r2, r1
 8003150:	4601      	mov	r1, r0
 8003152:	4803      	ldr	r0, [pc, #12]	@ (8003160 <vsniprintf+0x18>)
 8003154:	6800      	ldr	r0, [r0, #0]
 8003156:	f7ff ffc9 	bl	80030ec <_vsniprintf_r>
 800315a:	b003      	add	sp, #12
 800315c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003160:	2000000c 	.word	0x2000000c

08003164 <memset>:
 8003164:	4603      	mov	r3, r0
 8003166:	4402      	add	r2, r0
 8003168:	4293      	cmp	r3, r2
 800316a:	d100      	bne.n	800316e <memset+0xa>
 800316c:	4770      	bx	lr
 800316e:	f803 1b01 	strb.w	r1, [r3], #1
 8003172:	e7f9      	b.n	8003168 <memset+0x4>

08003174 <__errno>:
 8003174:	4b01      	ldr	r3, [pc, #4]	@ (800317c <__errno+0x8>)
 8003176:	6818      	ldr	r0, [r3, #0]
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	2000000c 	.word	0x2000000c

08003180 <__libc_init_array>:
 8003180:	b570      	push	{r4, r5, r6, lr}
 8003182:	2600      	movs	r6, #0
 8003184:	4d0c      	ldr	r5, [pc, #48]	@ (80031b8 <__libc_init_array+0x38>)
 8003186:	4c0d      	ldr	r4, [pc, #52]	@ (80031bc <__libc_init_array+0x3c>)
 8003188:	1b64      	subs	r4, r4, r5
 800318a:	10a4      	asrs	r4, r4, #2
 800318c:	42a6      	cmp	r6, r4
 800318e:	d109      	bne.n	80031a4 <__libc_init_array+0x24>
 8003190:	f000 fc76 	bl	8003a80 <_init>
 8003194:	2600      	movs	r6, #0
 8003196:	4d0a      	ldr	r5, [pc, #40]	@ (80031c0 <__libc_init_array+0x40>)
 8003198:	4c0a      	ldr	r4, [pc, #40]	@ (80031c4 <__libc_init_array+0x44>)
 800319a:	1b64      	subs	r4, r4, r5
 800319c:	10a4      	asrs	r4, r4, #2
 800319e:	42a6      	cmp	r6, r4
 80031a0:	d105      	bne.n	80031ae <__libc_init_array+0x2e>
 80031a2:	bd70      	pop	{r4, r5, r6, pc}
 80031a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a8:	4798      	blx	r3
 80031aa:	3601      	adds	r6, #1
 80031ac:	e7ee      	b.n	800318c <__libc_init_array+0xc>
 80031ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b2:	4798      	blx	r3
 80031b4:	3601      	adds	r6, #1
 80031b6:	e7f2      	b.n	800319e <__libc_init_array+0x1e>
 80031b8:	08003c38 	.word	0x08003c38
 80031bc:	08003c38 	.word	0x08003c38
 80031c0:	08003c38 	.word	0x08003c38
 80031c4:	08003c3c 	.word	0x08003c3c

080031c8 <__retarget_lock_acquire_recursive>:
 80031c8:	4770      	bx	lr

080031ca <__retarget_lock_release_recursive>:
 80031ca:	4770      	bx	lr

080031cc <_free_r>:
 80031cc:	b538      	push	{r3, r4, r5, lr}
 80031ce:	4605      	mov	r5, r0
 80031d0:	2900      	cmp	r1, #0
 80031d2:	d040      	beq.n	8003256 <_free_r+0x8a>
 80031d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031d8:	1f0c      	subs	r4, r1, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bfb8      	it	lt
 80031de:	18e4      	addlt	r4, r4, r3
 80031e0:	f000 f8de 	bl	80033a0 <__malloc_lock>
 80031e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003258 <_free_r+0x8c>)
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	b933      	cbnz	r3, 80031f8 <_free_r+0x2c>
 80031ea:	6063      	str	r3, [r4, #4]
 80031ec:	6014      	str	r4, [r2, #0]
 80031ee:	4628      	mov	r0, r5
 80031f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031f4:	f000 b8da 	b.w	80033ac <__malloc_unlock>
 80031f8:	42a3      	cmp	r3, r4
 80031fa:	d908      	bls.n	800320e <_free_r+0x42>
 80031fc:	6820      	ldr	r0, [r4, #0]
 80031fe:	1821      	adds	r1, r4, r0
 8003200:	428b      	cmp	r3, r1
 8003202:	bf01      	itttt	eq
 8003204:	6819      	ldreq	r1, [r3, #0]
 8003206:	685b      	ldreq	r3, [r3, #4]
 8003208:	1809      	addeq	r1, r1, r0
 800320a:	6021      	streq	r1, [r4, #0]
 800320c:	e7ed      	b.n	80031ea <_free_r+0x1e>
 800320e:	461a      	mov	r2, r3
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	b10b      	cbz	r3, 8003218 <_free_r+0x4c>
 8003214:	42a3      	cmp	r3, r4
 8003216:	d9fa      	bls.n	800320e <_free_r+0x42>
 8003218:	6811      	ldr	r1, [r2, #0]
 800321a:	1850      	adds	r0, r2, r1
 800321c:	42a0      	cmp	r0, r4
 800321e:	d10b      	bne.n	8003238 <_free_r+0x6c>
 8003220:	6820      	ldr	r0, [r4, #0]
 8003222:	4401      	add	r1, r0
 8003224:	1850      	adds	r0, r2, r1
 8003226:	4283      	cmp	r3, r0
 8003228:	6011      	str	r1, [r2, #0]
 800322a:	d1e0      	bne.n	80031ee <_free_r+0x22>
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	4408      	add	r0, r1
 8003232:	6010      	str	r0, [r2, #0]
 8003234:	6053      	str	r3, [r2, #4]
 8003236:	e7da      	b.n	80031ee <_free_r+0x22>
 8003238:	d902      	bls.n	8003240 <_free_r+0x74>
 800323a:	230c      	movs	r3, #12
 800323c:	602b      	str	r3, [r5, #0]
 800323e:	e7d6      	b.n	80031ee <_free_r+0x22>
 8003240:	6820      	ldr	r0, [r4, #0]
 8003242:	1821      	adds	r1, r4, r0
 8003244:	428b      	cmp	r3, r1
 8003246:	bf01      	itttt	eq
 8003248:	6819      	ldreq	r1, [r3, #0]
 800324a:	685b      	ldreq	r3, [r3, #4]
 800324c:	1809      	addeq	r1, r1, r0
 800324e:	6021      	streq	r1, [r4, #0]
 8003250:	6063      	str	r3, [r4, #4]
 8003252:	6054      	str	r4, [r2, #4]
 8003254:	e7cb      	b.n	80031ee <_free_r+0x22>
 8003256:	bd38      	pop	{r3, r4, r5, pc}
 8003258:	20000268 	.word	0x20000268

0800325c <sbrk_aligned>:
 800325c:	b570      	push	{r4, r5, r6, lr}
 800325e:	4e0f      	ldr	r6, [pc, #60]	@ (800329c <sbrk_aligned+0x40>)
 8003260:	460c      	mov	r4, r1
 8003262:	6831      	ldr	r1, [r6, #0]
 8003264:	4605      	mov	r5, r0
 8003266:	b911      	cbnz	r1, 800326e <sbrk_aligned+0x12>
 8003268:	f000 fba8 	bl	80039bc <_sbrk_r>
 800326c:	6030      	str	r0, [r6, #0]
 800326e:	4621      	mov	r1, r4
 8003270:	4628      	mov	r0, r5
 8003272:	f000 fba3 	bl	80039bc <_sbrk_r>
 8003276:	1c43      	adds	r3, r0, #1
 8003278:	d103      	bne.n	8003282 <sbrk_aligned+0x26>
 800327a:	f04f 34ff 	mov.w	r4, #4294967295
 800327e:	4620      	mov	r0, r4
 8003280:	bd70      	pop	{r4, r5, r6, pc}
 8003282:	1cc4      	adds	r4, r0, #3
 8003284:	f024 0403 	bic.w	r4, r4, #3
 8003288:	42a0      	cmp	r0, r4
 800328a:	d0f8      	beq.n	800327e <sbrk_aligned+0x22>
 800328c:	1a21      	subs	r1, r4, r0
 800328e:	4628      	mov	r0, r5
 8003290:	f000 fb94 	bl	80039bc <_sbrk_r>
 8003294:	3001      	adds	r0, #1
 8003296:	d1f2      	bne.n	800327e <sbrk_aligned+0x22>
 8003298:	e7ef      	b.n	800327a <sbrk_aligned+0x1e>
 800329a:	bf00      	nop
 800329c:	20000264 	.word	0x20000264

080032a0 <_malloc_r>:
 80032a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032a4:	1ccd      	adds	r5, r1, #3
 80032a6:	f025 0503 	bic.w	r5, r5, #3
 80032aa:	3508      	adds	r5, #8
 80032ac:	2d0c      	cmp	r5, #12
 80032ae:	bf38      	it	cc
 80032b0:	250c      	movcc	r5, #12
 80032b2:	2d00      	cmp	r5, #0
 80032b4:	4606      	mov	r6, r0
 80032b6:	db01      	blt.n	80032bc <_malloc_r+0x1c>
 80032b8:	42a9      	cmp	r1, r5
 80032ba:	d904      	bls.n	80032c6 <_malloc_r+0x26>
 80032bc:	230c      	movs	r3, #12
 80032be:	6033      	str	r3, [r6, #0]
 80032c0:	2000      	movs	r0, #0
 80032c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800339c <_malloc_r+0xfc>
 80032ca:	f000 f869 	bl	80033a0 <__malloc_lock>
 80032ce:	f8d8 3000 	ldr.w	r3, [r8]
 80032d2:	461c      	mov	r4, r3
 80032d4:	bb44      	cbnz	r4, 8003328 <_malloc_r+0x88>
 80032d6:	4629      	mov	r1, r5
 80032d8:	4630      	mov	r0, r6
 80032da:	f7ff ffbf 	bl	800325c <sbrk_aligned>
 80032de:	1c43      	adds	r3, r0, #1
 80032e0:	4604      	mov	r4, r0
 80032e2:	d158      	bne.n	8003396 <_malloc_r+0xf6>
 80032e4:	f8d8 4000 	ldr.w	r4, [r8]
 80032e8:	4627      	mov	r7, r4
 80032ea:	2f00      	cmp	r7, #0
 80032ec:	d143      	bne.n	8003376 <_malloc_r+0xd6>
 80032ee:	2c00      	cmp	r4, #0
 80032f0:	d04b      	beq.n	800338a <_malloc_r+0xea>
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	4639      	mov	r1, r7
 80032f6:	4630      	mov	r0, r6
 80032f8:	eb04 0903 	add.w	r9, r4, r3
 80032fc:	f000 fb5e 	bl	80039bc <_sbrk_r>
 8003300:	4581      	cmp	r9, r0
 8003302:	d142      	bne.n	800338a <_malloc_r+0xea>
 8003304:	6821      	ldr	r1, [r4, #0]
 8003306:	4630      	mov	r0, r6
 8003308:	1a6d      	subs	r5, r5, r1
 800330a:	4629      	mov	r1, r5
 800330c:	f7ff ffa6 	bl	800325c <sbrk_aligned>
 8003310:	3001      	adds	r0, #1
 8003312:	d03a      	beq.n	800338a <_malloc_r+0xea>
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	442b      	add	r3, r5
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	f8d8 3000 	ldr.w	r3, [r8]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	bb62      	cbnz	r2, 800337c <_malloc_r+0xdc>
 8003322:	f8c8 7000 	str.w	r7, [r8]
 8003326:	e00f      	b.n	8003348 <_malloc_r+0xa8>
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	1b52      	subs	r2, r2, r5
 800332c:	d420      	bmi.n	8003370 <_malloc_r+0xd0>
 800332e:	2a0b      	cmp	r2, #11
 8003330:	d917      	bls.n	8003362 <_malloc_r+0xc2>
 8003332:	1961      	adds	r1, r4, r5
 8003334:	42a3      	cmp	r3, r4
 8003336:	6025      	str	r5, [r4, #0]
 8003338:	bf18      	it	ne
 800333a:	6059      	strne	r1, [r3, #4]
 800333c:	6863      	ldr	r3, [r4, #4]
 800333e:	bf08      	it	eq
 8003340:	f8c8 1000 	streq.w	r1, [r8]
 8003344:	5162      	str	r2, [r4, r5]
 8003346:	604b      	str	r3, [r1, #4]
 8003348:	4630      	mov	r0, r6
 800334a:	f000 f82f 	bl	80033ac <__malloc_unlock>
 800334e:	f104 000b 	add.w	r0, r4, #11
 8003352:	1d23      	adds	r3, r4, #4
 8003354:	f020 0007 	bic.w	r0, r0, #7
 8003358:	1ac2      	subs	r2, r0, r3
 800335a:	bf1c      	itt	ne
 800335c:	1a1b      	subne	r3, r3, r0
 800335e:	50a3      	strne	r3, [r4, r2]
 8003360:	e7af      	b.n	80032c2 <_malloc_r+0x22>
 8003362:	6862      	ldr	r2, [r4, #4]
 8003364:	42a3      	cmp	r3, r4
 8003366:	bf0c      	ite	eq
 8003368:	f8c8 2000 	streq.w	r2, [r8]
 800336c:	605a      	strne	r2, [r3, #4]
 800336e:	e7eb      	b.n	8003348 <_malloc_r+0xa8>
 8003370:	4623      	mov	r3, r4
 8003372:	6864      	ldr	r4, [r4, #4]
 8003374:	e7ae      	b.n	80032d4 <_malloc_r+0x34>
 8003376:	463c      	mov	r4, r7
 8003378:	687f      	ldr	r7, [r7, #4]
 800337a:	e7b6      	b.n	80032ea <_malloc_r+0x4a>
 800337c:	461a      	mov	r2, r3
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	42a3      	cmp	r3, r4
 8003382:	d1fb      	bne.n	800337c <_malloc_r+0xdc>
 8003384:	2300      	movs	r3, #0
 8003386:	6053      	str	r3, [r2, #4]
 8003388:	e7de      	b.n	8003348 <_malloc_r+0xa8>
 800338a:	230c      	movs	r3, #12
 800338c:	4630      	mov	r0, r6
 800338e:	6033      	str	r3, [r6, #0]
 8003390:	f000 f80c 	bl	80033ac <__malloc_unlock>
 8003394:	e794      	b.n	80032c0 <_malloc_r+0x20>
 8003396:	6005      	str	r5, [r0, #0]
 8003398:	e7d6      	b.n	8003348 <_malloc_r+0xa8>
 800339a:	bf00      	nop
 800339c:	20000268 	.word	0x20000268

080033a0 <__malloc_lock>:
 80033a0:	4801      	ldr	r0, [pc, #4]	@ (80033a8 <__malloc_lock+0x8>)
 80033a2:	f7ff bf11 	b.w	80031c8 <__retarget_lock_acquire_recursive>
 80033a6:	bf00      	nop
 80033a8:	20000260 	.word	0x20000260

080033ac <__malloc_unlock>:
 80033ac:	4801      	ldr	r0, [pc, #4]	@ (80033b4 <__malloc_unlock+0x8>)
 80033ae:	f7ff bf0c 	b.w	80031ca <__retarget_lock_release_recursive>
 80033b2:	bf00      	nop
 80033b4:	20000260 	.word	0x20000260

080033b8 <__ssputs_r>:
 80033b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033bc:	461f      	mov	r7, r3
 80033be:	688e      	ldr	r6, [r1, #8]
 80033c0:	4682      	mov	sl, r0
 80033c2:	42be      	cmp	r6, r7
 80033c4:	460c      	mov	r4, r1
 80033c6:	4690      	mov	r8, r2
 80033c8:	680b      	ldr	r3, [r1, #0]
 80033ca:	d82d      	bhi.n	8003428 <__ssputs_r+0x70>
 80033cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80033d4:	d026      	beq.n	8003424 <__ssputs_r+0x6c>
 80033d6:	6965      	ldr	r5, [r4, #20]
 80033d8:	6909      	ldr	r1, [r1, #16]
 80033da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033de:	eba3 0901 	sub.w	r9, r3, r1
 80033e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033e6:	1c7b      	adds	r3, r7, #1
 80033e8:	444b      	add	r3, r9
 80033ea:	106d      	asrs	r5, r5, #1
 80033ec:	429d      	cmp	r5, r3
 80033ee:	bf38      	it	cc
 80033f0:	461d      	movcc	r5, r3
 80033f2:	0553      	lsls	r3, r2, #21
 80033f4:	d527      	bpl.n	8003446 <__ssputs_r+0x8e>
 80033f6:	4629      	mov	r1, r5
 80033f8:	f7ff ff52 	bl	80032a0 <_malloc_r>
 80033fc:	4606      	mov	r6, r0
 80033fe:	b360      	cbz	r0, 800345a <__ssputs_r+0xa2>
 8003400:	464a      	mov	r2, r9
 8003402:	6921      	ldr	r1, [r4, #16]
 8003404:	f000 faf8 	bl	80039f8 <memcpy>
 8003408:	89a3      	ldrh	r3, [r4, #12]
 800340a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800340e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003412:	81a3      	strh	r3, [r4, #12]
 8003414:	6126      	str	r6, [r4, #16]
 8003416:	444e      	add	r6, r9
 8003418:	6026      	str	r6, [r4, #0]
 800341a:	463e      	mov	r6, r7
 800341c:	6165      	str	r5, [r4, #20]
 800341e:	eba5 0509 	sub.w	r5, r5, r9
 8003422:	60a5      	str	r5, [r4, #8]
 8003424:	42be      	cmp	r6, r7
 8003426:	d900      	bls.n	800342a <__ssputs_r+0x72>
 8003428:	463e      	mov	r6, r7
 800342a:	4632      	mov	r2, r6
 800342c:	4641      	mov	r1, r8
 800342e:	6820      	ldr	r0, [r4, #0]
 8003430:	f000 faaa 	bl	8003988 <memmove>
 8003434:	2000      	movs	r0, #0
 8003436:	68a3      	ldr	r3, [r4, #8]
 8003438:	1b9b      	subs	r3, r3, r6
 800343a:	60a3      	str	r3, [r4, #8]
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	4433      	add	r3, r6
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003446:	462a      	mov	r2, r5
 8003448:	f000 fae4 	bl	8003a14 <_realloc_r>
 800344c:	4606      	mov	r6, r0
 800344e:	2800      	cmp	r0, #0
 8003450:	d1e0      	bne.n	8003414 <__ssputs_r+0x5c>
 8003452:	4650      	mov	r0, sl
 8003454:	6921      	ldr	r1, [r4, #16]
 8003456:	f7ff feb9 	bl	80031cc <_free_r>
 800345a:	230c      	movs	r3, #12
 800345c:	f8ca 3000 	str.w	r3, [sl]
 8003460:	89a3      	ldrh	r3, [r4, #12]
 8003462:	f04f 30ff 	mov.w	r0, #4294967295
 8003466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800346a:	81a3      	strh	r3, [r4, #12]
 800346c:	e7e9      	b.n	8003442 <__ssputs_r+0x8a>
	...

08003470 <_svfiprintf_r>:
 8003470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003474:	4698      	mov	r8, r3
 8003476:	898b      	ldrh	r3, [r1, #12]
 8003478:	4607      	mov	r7, r0
 800347a:	061b      	lsls	r3, r3, #24
 800347c:	460d      	mov	r5, r1
 800347e:	4614      	mov	r4, r2
 8003480:	b09d      	sub	sp, #116	@ 0x74
 8003482:	d510      	bpl.n	80034a6 <_svfiprintf_r+0x36>
 8003484:	690b      	ldr	r3, [r1, #16]
 8003486:	b973      	cbnz	r3, 80034a6 <_svfiprintf_r+0x36>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	f7ff ff09 	bl	80032a0 <_malloc_r>
 800348e:	6028      	str	r0, [r5, #0]
 8003490:	6128      	str	r0, [r5, #16]
 8003492:	b930      	cbnz	r0, 80034a2 <_svfiprintf_r+0x32>
 8003494:	230c      	movs	r3, #12
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	f04f 30ff 	mov.w	r0, #4294967295
 800349c:	b01d      	add	sp, #116	@ 0x74
 800349e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a2:	2340      	movs	r3, #64	@ 0x40
 80034a4:	616b      	str	r3, [r5, #20]
 80034a6:	2300      	movs	r3, #0
 80034a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80034aa:	2320      	movs	r3, #32
 80034ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034b0:	2330      	movs	r3, #48	@ 0x30
 80034b2:	f04f 0901 	mov.w	r9, #1
 80034b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80034ba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003654 <_svfiprintf_r+0x1e4>
 80034be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034c2:	4623      	mov	r3, r4
 80034c4:	469a      	mov	sl, r3
 80034c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034ca:	b10a      	cbz	r2, 80034d0 <_svfiprintf_r+0x60>
 80034cc:	2a25      	cmp	r2, #37	@ 0x25
 80034ce:	d1f9      	bne.n	80034c4 <_svfiprintf_r+0x54>
 80034d0:	ebba 0b04 	subs.w	fp, sl, r4
 80034d4:	d00b      	beq.n	80034ee <_svfiprintf_r+0x7e>
 80034d6:	465b      	mov	r3, fp
 80034d8:	4622      	mov	r2, r4
 80034da:	4629      	mov	r1, r5
 80034dc:	4638      	mov	r0, r7
 80034de:	f7ff ff6b 	bl	80033b8 <__ssputs_r>
 80034e2:	3001      	adds	r0, #1
 80034e4:	f000 80a7 	beq.w	8003636 <_svfiprintf_r+0x1c6>
 80034e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80034ea:	445a      	add	r2, fp
 80034ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80034ee:	f89a 3000 	ldrb.w	r3, [sl]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 809f 	beq.w	8003636 <_svfiprintf_r+0x1c6>
 80034f8:	2300      	movs	r3, #0
 80034fa:	f04f 32ff 	mov.w	r2, #4294967295
 80034fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003502:	f10a 0a01 	add.w	sl, sl, #1
 8003506:	9304      	str	r3, [sp, #16]
 8003508:	9307      	str	r3, [sp, #28]
 800350a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800350e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003510:	4654      	mov	r4, sl
 8003512:	2205      	movs	r2, #5
 8003514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003518:	484e      	ldr	r0, [pc, #312]	@ (8003654 <_svfiprintf_r+0x1e4>)
 800351a:	f000 fa5f 	bl	80039dc <memchr>
 800351e:	9a04      	ldr	r2, [sp, #16]
 8003520:	b9d8      	cbnz	r0, 800355a <_svfiprintf_r+0xea>
 8003522:	06d0      	lsls	r0, r2, #27
 8003524:	bf44      	itt	mi
 8003526:	2320      	movmi	r3, #32
 8003528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800352c:	0711      	lsls	r1, r2, #28
 800352e:	bf44      	itt	mi
 8003530:	232b      	movmi	r3, #43	@ 0x2b
 8003532:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003536:	f89a 3000 	ldrb.w	r3, [sl]
 800353a:	2b2a      	cmp	r3, #42	@ 0x2a
 800353c:	d015      	beq.n	800356a <_svfiprintf_r+0xfa>
 800353e:	4654      	mov	r4, sl
 8003540:	2000      	movs	r0, #0
 8003542:	f04f 0c0a 	mov.w	ip, #10
 8003546:	9a07      	ldr	r2, [sp, #28]
 8003548:	4621      	mov	r1, r4
 800354a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800354e:	3b30      	subs	r3, #48	@ 0x30
 8003550:	2b09      	cmp	r3, #9
 8003552:	d94b      	bls.n	80035ec <_svfiprintf_r+0x17c>
 8003554:	b1b0      	cbz	r0, 8003584 <_svfiprintf_r+0x114>
 8003556:	9207      	str	r2, [sp, #28]
 8003558:	e014      	b.n	8003584 <_svfiprintf_r+0x114>
 800355a:	eba0 0308 	sub.w	r3, r0, r8
 800355e:	fa09 f303 	lsl.w	r3, r9, r3
 8003562:	4313      	orrs	r3, r2
 8003564:	46a2      	mov	sl, r4
 8003566:	9304      	str	r3, [sp, #16]
 8003568:	e7d2      	b.n	8003510 <_svfiprintf_r+0xa0>
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	1d19      	adds	r1, r3, #4
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	9103      	str	r1, [sp, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	bfbb      	ittet	lt
 8003576:	425b      	neglt	r3, r3
 8003578:	f042 0202 	orrlt.w	r2, r2, #2
 800357c:	9307      	strge	r3, [sp, #28]
 800357e:	9307      	strlt	r3, [sp, #28]
 8003580:	bfb8      	it	lt
 8003582:	9204      	strlt	r2, [sp, #16]
 8003584:	7823      	ldrb	r3, [r4, #0]
 8003586:	2b2e      	cmp	r3, #46	@ 0x2e
 8003588:	d10a      	bne.n	80035a0 <_svfiprintf_r+0x130>
 800358a:	7863      	ldrb	r3, [r4, #1]
 800358c:	2b2a      	cmp	r3, #42	@ 0x2a
 800358e:	d132      	bne.n	80035f6 <_svfiprintf_r+0x186>
 8003590:	9b03      	ldr	r3, [sp, #12]
 8003592:	3402      	adds	r4, #2
 8003594:	1d1a      	adds	r2, r3, #4
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	9203      	str	r2, [sp, #12]
 800359a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800359e:	9305      	str	r3, [sp, #20]
 80035a0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003658 <_svfiprintf_r+0x1e8>
 80035a4:	2203      	movs	r2, #3
 80035a6:	4650      	mov	r0, sl
 80035a8:	7821      	ldrb	r1, [r4, #0]
 80035aa:	f000 fa17 	bl	80039dc <memchr>
 80035ae:	b138      	cbz	r0, 80035c0 <_svfiprintf_r+0x150>
 80035b0:	2240      	movs	r2, #64	@ 0x40
 80035b2:	9b04      	ldr	r3, [sp, #16]
 80035b4:	eba0 000a 	sub.w	r0, r0, sl
 80035b8:	4082      	lsls	r2, r0
 80035ba:	4313      	orrs	r3, r2
 80035bc:	3401      	adds	r4, #1
 80035be:	9304      	str	r3, [sp, #16]
 80035c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035c4:	2206      	movs	r2, #6
 80035c6:	4825      	ldr	r0, [pc, #148]	@ (800365c <_svfiprintf_r+0x1ec>)
 80035c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035cc:	f000 fa06 	bl	80039dc <memchr>
 80035d0:	2800      	cmp	r0, #0
 80035d2:	d036      	beq.n	8003642 <_svfiprintf_r+0x1d2>
 80035d4:	4b22      	ldr	r3, [pc, #136]	@ (8003660 <_svfiprintf_r+0x1f0>)
 80035d6:	bb1b      	cbnz	r3, 8003620 <_svfiprintf_r+0x1b0>
 80035d8:	9b03      	ldr	r3, [sp, #12]
 80035da:	3307      	adds	r3, #7
 80035dc:	f023 0307 	bic.w	r3, r3, #7
 80035e0:	3308      	adds	r3, #8
 80035e2:	9303      	str	r3, [sp, #12]
 80035e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035e6:	4433      	add	r3, r6
 80035e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ea:	e76a      	b.n	80034c2 <_svfiprintf_r+0x52>
 80035ec:	460c      	mov	r4, r1
 80035ee:	2001      	movs	r0, #1
 80035f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80035f4:	e7a8      	b.n	8003548 <_svfiprintf_r+0xd8>
 80035f6:	2300      	movs	r3, #0
 80035f8:	f04f 0c0a 	mov.w	ip, #10
 80035fc:	4619      	mov	r1, r3
 80035fe:	3401      	adds	r4, #1
 8003600:	9305      	str	r3, [sp, #20]
 8003602:	4620      	mov	r0, r4
 8003604:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003608:	3a30      	subs	r2, #48	@ 0x30
 800360a:	2a09      	cmp	r2, #9
 800360c:	d903      	bls.n	8003616 <_svfiprintf_r+0x1a6>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0c6      	beq.n	80035a0 <_svfiprintf_r+0x130>
 8003612:	9105      	str	r1, [sp, #20]
 8003614:	e7c4      	b.n	80035a0 <_svfiprintf_r+0x130>
 8003616:	4604      	mov	r4, r0
 8003618:	2301      	movs	r3, #1
 800361a:	fb0c 2101 	mla	r1, ip, r1, r2
 800361e:	e7f0      	b.n	8003602 <_svfiprintf_r+0x192>
 8003620:	ab03      	add	r3, sp, #12
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	462a      	mov	r2, r5
 8003626:	4638      	mov	r0, r7
 8003628:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <_svfiprintf_r+0x1f4>)
 800362a:	a904      	add	r1, sp, #16
 800362c:	f3af 8000 	nop.w
 8003630:	1c42      	adds	r2, r0, #1
 8003632:	4606      	mov	r6, r0
 8003634:	d1d6      	bne.n	80035e4 <_svfiprintf_r+0x174>
 8003636:	89ab      	ldrh	r3, [r5, #12]
 8003638:	065b      	lsls	r3, r3, #25
 800363a:	f53f af2d 	bmi.w	8003498 <_svfiprintf_r+0x28>
 800363e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003640:	e72c      	b.n	800349c <_svfiprintf_r+0x2c>
 8003642:	ab03      	add	r3, sp, #12
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	462a      	mov	r2, r5
 8003648:	4638      	mov	r0, r7
 800364a:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <_svfiprintf_r+0x1f4>)
 800364c:	a904      	add	r1, sp, #16
 800364e:	f000 f87d 	bl	800374c <_printf_i>
 8003652:	e7ed      	b.n	8003630 <_svfiprintf_r+0x1c0>
 8003654:	08003bfa 	.word	0x08003bfa
 8003658:	08003c00 	.word	0x08003c00
 800365c:	08003c04 	.word	0x08003c04
 8003660:	00000000 	.word	0x00000000
 8003664:	080033b9 	.word	0x080033b9

08003668 <_printf_common>:
 8003668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800366c:	4616      	mov	r6, r2
 800366e:	4698      	mov	r8, r3
 8003670:	688a      	ldr	r2, [r1, #8]
 8003672:	690b      	ldr	r3, [r1, #16]
 8003674:	4607      	mov	r7, r0
 8003676:	4293      	cmp	r3, r2
 8003678:	bfb8      	it	lt
 800367a:	4613      	movlt	r3, r2
 800367c:	6033      	str	r3, [r6, #0]
 800367e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003682:	460c      	mov	r4, r1
 8003684:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003688:	b10a      	cbz	r2, 800368e <_printf_common+0x26>
 800368a:	3301      	adds	r3, #1
 800368c:	6033      	str	r3, [r6, #0]
 800368e:	6823      	ldr	r3, [r4, #0]
 8003690:	0699      	lsls	r1, r3, #26
 8003692:	bf42      	ittt	mi
 8003694:	6833      	ldrmi	r3, [r6, #0]
 8003696:	3302      	addmi	r3, #2
 8003698:	6033      	strmi	r3, [r6, #0]
 800369a:	6825      	ldr	r5, [r4, #0]
 800369c:	f015 0506 	ands.w	r5, r5, #6
 80036a0:	d106      	bne.n	80036b0 <_printf_common+0x48>
 80036a2:	f104 0a19 	add.w	sl, r4, #25
 80036a6:	68e3      	ldr	r3, [r4, #12]
 80036a8:	6832      	ldr	r2, [r6, #0]
 80036aa:	1a9b      	subs	r3, r3, r2
 80036ac:	42ab      	cmp	r3, r5
 80036ae:	dc2b      	bgt.n	8003708 <_printf_common+0xa0>
 80036b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80036b4:	6822      	ldr	r2, [r4, #0]
 80036b6:	3b00      	subs	r3, #0
 80036b8:	bf18      	it	ne
 80036ba:	2301      	movne	r3, #1
 80036bc:	0692      	lsls	r2, r2, #26
 80036be:	d430      	bmi.n	8003722 <_printf_common+0xba>
 80036c0:	4641      	mov	r1, r8
 80036c2:	4638      	mov	r0, r7
 80036c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80036c8:	47c8      	blx	r9
 80036ca:	3001      	adds	r0, #1
 80036cc:	d023      	beq.n	8003716 <_printf_common+0xae>
 80036ce:	6823      	ldr	r3, [r4, #0]
 80036d0:	6922      	ldr	r2, [r4, #16]
 80036d2:	f003 0306 	and.w	r3, r3, #6
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	bf14      	ite	ne
 80036da:	2500      	movne	r5, #0
 80036dc:	6833      	ldreq	r3, [r6, #0]
 80036de:	f04f 0600 	mov.w	r6, #0
 80036e2:	bf08      	it	eq
 80036e4:	68e5      	ldreq	r5, [r4, #12]
 80036e6:	f104 041a 	add.w	r4, r4, #26
 80036ea:	bf08      	it	eq
 80036ec:	1aed      	subeq	r5, r5, r3
 80036ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80036f2:	bf08      	it	eq
 80036f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036f8:	4293      	cmp	r3, r2
 80036fa:	bfc4      	itt	gt
 80036fc:	1a9b      	subgt	r3, r3, r2
 80036fe:	18ed      	addgt	r5, r5, r3
 8003700:	42b5      	cmp	r5, r6
 8003702:	d11a      	bne.n	800373a <_printf_common+0xd2>
 8003704:	2000      	movs	r0, #0
 8003706:	e008      	b.n	800371a <_printf_common+0xb2>
 8003708:	2301      	movs	r3, #1
 800370a:	4652      	mov	r2, sl
 800370c:	4641      	mov	r1, r8
 800370e:	4638      	mov	r0, r7
 8003710:	47c8      	blx	r9
 8003712:	3001      	adds	r0, #1
 8003714:	d103      	bne.n	800371e <_printf_common+0xb6>
 8003716:	f04f 30ff 	mov.w	r0, #4294967295
 800371a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800371e:	3501      	adds	r5, #1
 8003720:	e7c1      	b.n	80036a6 <_printf_common+0x3e>
 8003722:	2030      	movs	r0, #48	@ 0x30
 8003724:	18e1      	adds	r1, r4, r3
 8003726:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003730:	4422      	add	r2, r4
 8003732:	3302      	adds	r3, #2
 8003734:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003738:	e7c2      	b.n	80036c0 <_printf_common+0x58>
 800373a:	2301      	movs	r3, #1
 800373c:	4622      	mov	r2, r4
 800373e:	4641      	mov	r1, r8
 8003740:	4638      	mov	r0, r7
 8003742:	47c8      	blx	r9
 8003744:	3001      	adds	r0, #1
 8003746:	d0e6      	beq.n	8003716 <_printf_common+0xae>
 8003748:	3601      	adds	r6, #1
 800374a:	e7d9      	b.n	8003700 <_printf_common+0x98>

0800374c <_printf_i>:
 800374c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003750:	7e0f      	ldrb	r7, [r1, #24]
 8003752:	4691      	mov	r9, r2
 8003754:	2f78      	cmp	r7, #120	@ 0x78
 8003756:	4680      	mov	r8, r0
 8003758:	460c      	mov	r4, r1
 800375a:	469a      	mov	sl, r3
 800375c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800375e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003762:	d807      	bhi.n	8003774 <_printf_i+0x28>
 8003764:	2f62      	cmp	r7, #98	@ 0x62
 8003766:	d80a      	bhi.n	800377e <_printf_i+0x32>
 8003768:	2f00      	cmp	r7, #0
 800376a:	f000 80d1 	beq.w	8003910 <_printf_i+0x1c4>
 800376e:	2f58      	cmp	r7, #88	@ 0x58
 8003770:	f000 80b8 	beq.w	80038e4 <_printf_i+0x198>
 8003774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003778:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800377c:	e03a      	b.n	80037f4 <_printf_i+0xa8>
 800377e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003782:	2b15      	cmp	r3, #21
 8003784:	d8f6      	bhi.n	8003774 <_printf_i+0x28>
 8003786:	a101      	add	r1, pc, #4	@ (adr r1, 800378c <_printf_i+0x40>)
 8003788:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800378c:	080037e5 	.word	0x080037e5
 8003790:	080037f9 	.word	0x080037f9
 8003794:	08003775 	.word	0x08003775
 8003798:	08003775 	.word	0x08003775
 800379c:	08003775 	.word	0x08003775
 80037a0:	08003775 	.word	0x08003775
 80037a4:	080037f9 	.word	0x080037f9
 80037a8:	08003775 	.word	0x08003775
 80037ac:	08003775 	.word	0x08003775
 80037b0:	08003775 	.word	0x08003775
 80037b4:	08003775 	.word	0x08003775
 80037b8:	080038f7 	.word	0x080038f7
 80037bc:	08003823 	.word	0x08003823
 80037c0:	080038b1 	.word	0x080038b1
 80037c4:	08003775 	.word	0x08003775
 80037c8:	08003775 	.word	0x08003775
 80037cc:	08003919 	.word	0x08003919
 80037d0:	08003775 	.word	0x08003775
 80037d4:	08003823 	.word	0x08003823
 80037d8:	08003775 	.word	0x08003775
 80037dc:	08003775 	.word	0x08003775
 80037e0:	080038b9 	.word	0x080038b9
 80037e4:	6833      	ldr	r3, [r6, #0]
 80037e6:	1d1a      	adds	r2, r3, #4
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6032      	str	r2, [r6, #0]
 80037ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80037f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037f4:	2301      	movs	r3, #1
 80037f6:	e09c      	b.n	8003932 <_printf_i+0x1e6>
 80037f8:	6833      	ldr	r3, [r6, #0]
 80037fa:	6820      	ldr	r0, [r4, #0]
 80037fc:	1d19      	adds	r1, r3, #4
 80037fe:	6031      	str	r1, [r6, #0]
 8003800:	0606      	lsls	r6, r0, #24
 8003802:	d501      	bpl.n	8003808 <_printf_i+0xbc>
 8003804:	681d      	ldr	r5, [r3, #0]
 8003806:	e003      	b.n	8003810 <_printf_i+0xc4>
 8003808:	0645      	lsls	r5, r0, #25
 800380a:	d5fb      	bpl.n	8003804 <_printf_i+0xb8>
 800380c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003810:	2d00      	cmp	r5, #0
 8003812:	da03      	bge.n	800381c <_printf_i+0xd0>
 8003814:	232d      	movs	r3, #45	@ 0x2d
 8003816:	426d      	negs	r5, r5
 8003818:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800381c:	230a      	movs	r3, #10
 800381e:	4858      	ldr	r0, [pc, #352]	@ (8003980 <_printf_i+0x234>)
 8003820:	e011      	b.n	8003846 <_printf_i+0xfa>
 8003822:	6821      	ldr	r1, [r4, #0]
 8003824:	6833      	ldr	r3, [r6, #0]
 8003826:	0608      	lsls	r0, r1, #24
 8003828:	f853 5b04 	ldr.w	r5, [r3], #4
 800382c:	d402      	bmi.n	8003834 <_printf_i+0xe8>
 800382e:	0649      	lsls	r1, r1, #25
 8003830:	bf48      	it	mi
 8003832:	b2ad      	uxthmi	r5, r5
 8003834:	2f6f      	cmp	r7, #111	@ 0x6f
 8003836:	6033      	str	r3, [r6, #0]
 8003838:	bf14      	ite	ne
 800383a:	230a      	movne	r3, #10
 800383c:	2308      	moveq	r3, #8
 800383e:	4850      	ldr	r0, [pc, #320]	@ (8003980 <_printf_i+0x234>)
 8003840:	2100      	movs	r1, #0
 8003842:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003846:	6866      	ldr	r6, [r4, #4]
 8003848:	2e00      	cmp	r6, #0
 800384a:	60a6      	str	r6, [r4, #8]
 800384c:	db05      	blt.n	800385a <_printf_i+0x10e>
 800384e:	6821      	ldr	r1, [r4, #0]
 8003850:	432e      	orrs	r6, r5
 8003852:	f021 0104 	bic.w	r1, r1, #4
 8003856:	6021      	str	r1, [r4, #0]
 8003858:	d04b      	beq.n	80038f2 <_printf_i+0x1a6>
 800385a:	4616      	mov	r6, r2
 800385c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003860:	fb03 5711 	mls	r7, r3, r1, r5
 8003864:	5dc7      	ldrb	r7, [r0, r7]
 8003866:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800386a:	462f      	mov	r7, r5
 800386c:	42bb      	cmp	r3, r7
 800386e:	460d      	mov	r5, r1
 8003870:	d9f4      	bls.n	800385c <_printf_i+0x110>
 8003872:	2b08      	cmp	r3, #8
 8003874:	d10b      	bne.n	800388e <_printf_i+0x142>
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	07df      	lsls	r7, r3, #31
 800387a:	d508      	bpl.n	800388e <_printf_i+0x142>
 800387c:	6923      	ldr	r3, [r4, #16]
 800387e:	6861      	ldr	r1, [r4, #4]
 8003880:	4299      	cmp	r1, r3
 8003882:	bfde      	ittt	le
 8003884:	2330      	movle	r3, #48	@ 0x30
 8003886:	f806 3c01 	strble.w	r3, [r6, #-1]
 800388a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800388e:	1b92      	subs	r2, r2, r6
 8003890:	6122      	str	r2, [r4, #16]
 8003892:	464b      	mov	r3, r9
 8003894:	4621      	mov	r1, r4
 8003896:	4640      	mov	r0, r8
 8003898:	f8cd a000 	str.w	sl, [sp]
 800389c:	aa03      	add	r2, sp, #12
 800389e:	f7ff fee3 	bl	8003668 <_printf_common>
 80038a2:	3001      	adds	r0, #1
 80038a4:	d14a      	bne.n	800393c <_printf_i+0x1f0>
 80038a6:	f04f 30ff 	mov.w	r0, #4294967295
 80038aa:	b004      	add	sp, #16
 80038ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b0:	6823      	ldr	r3, [r4, #0]
 80038b2:	f043 0320 	orr.w	r3, r3, #32
 80038b6:	6023      	str	r3, [r4, #0]
 80038b8:	2778      	movs	r7, #120	@ 0x78
 80038ba:	4832      	ldr	r0, [pc, #200]	@ (8003984 <_printf_i+0x238>)
 80038bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80038c0:	6823      	ldr	r3, [r4, #0]
 80038c2:	6831      	ldr	r1, [r6, #0]
 80038c4:	061f      	lsls	r7, r3, #24
 80038c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80038ca:	d402      	bmi.n	80038d2 <_printf_i+0x186>
 80038cc:	065f      	lsls	r7, r3, #25
 80038ce:	bf48      	it	mi
 80038d0:	b2ad      	uxthmi	r5, r5
 80038d2:	6031      	str	r1, [r6, #0]
 80038d4:	07d9      	lsls	r1, r3, #31
 80038d6:	bf44      	itt	mi
 80038d8:	f043 0320 	orrmi.w	r3, r3, #32
 80038dc:	6023      	strmi	r3, [r4, #0]
 80038de:	b11d      	cbz	r5, 80038e8 <_printf_i+0x19c>
 80038e0:	2310      	movs	r3, #16
 80038e2:	e7ad      	b.n	8003840 <_printf_i+0xf4>
 80038e4:	4826      	ldr	r0, [pc, #152]	@ (8003980 <_printf_i+0x234>)
 80038e6:	e7e9      	b.n	80038bc <_printf_i+0x170>
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	f023 0320 	bic.w	r3, r3, #32
 80038ee:	6023      	str	r3, [r4, #0]
 80038f0:	e7f6      	b.n	80038e0 <_printf_i+0x194>
 80038f2:	4616      	mov	r6, r2
 80038f4:	e7bd      	b.n	8003872 <_printf_i+0x126>
 80038f6:	6833      	ldr	r3, [r6, #0]
 80038f8:	6825      	ldr	r5, [r4, #0]
 80038fa:	1d18      	adds	r0, r3, #4
 80038fc:	6961      	ldr	r1, [r4, #20]
 80038fe:	6030      	str	r0, [r6, #0]
 8003900:	062e      	lsls	r6, r5, #24
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	d501      	bpl.n	800390a <_printf_i+0x1be>
 8003906:	6019      	str	r1, [r3, #0]
 8003908:	e002      	b.n	8003910 <_printf_i+0x1c4>
 800390a:	0668      	lsls	r0, r5, #25
 800390c:	d5fb      	bpl.n	8003906 <_printf_i+0x1ba>
 800390e:	8019      	strh	r1, [r3, #0]
 8003910:	2300      	movs	r3, #0
 8003912:	4616      	mov	r6, r2
 8003914:	6123      	str	r3, [r4, #16]
 8003916:	e7bc      	b.n	8003892 <_printf_i+0x146>
 8003918:	6833      	ldr	r3, [r6, #0]
 800391a:	2100      	movs	r1, #0
 800391c:	1d1a      	adds	r2, r3, #4
 800391e:	6032      	str	r2, [r6, #0]
 8003920:	681e      	ldr	r6, [r3, #0]
 8003922:	6862      	ldr	r2, [r4, #4]
 8003924:	4630      	mov	r0, r6
 8003926:	f000 f859 	bl	80039dc <memchr>
 800392a:	b108      	cbz	r0, 8003930 <_printf_i+0x1e4>
 800392c:	1b80      	subs	r0, r0, r6
 800392e:	6060      	str	r0, [r4, #4]
 8003930:	6863      	ldr	r3, [r4, #4]
 8003932:	6123      	str	r3, [r4, #16]
 8003934:	2300      	movs	r3, #0
 8003936:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800393a:	e7aa      	b.n	8003892 <_printf_i+0x146>
 800393c:	4632      	mov	r2, r6
 800393e:	4649      	mov	r1, r9
 8003940:	4640      	mov	r0, r8
 8003942:	6923      	ldr	r3, [r4, #16]
 8003944:	47d0      	blx	sl
 8003946:	3001      	adds	r0, #1
 8003948:	d0ad      	beq.n	80038a6 <_printf_i+0x15a>
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	079b      	lsls	r3, r3, #30
 800394e:	d413      	bmi.n	8003978 <_printf_i+0x22c>
 8003950:	68e0      	ldr	r0, [r4, #12]
 8003952:	9b03      	ldr	r3, [sp, #12]
 8003954:	4298      	cmp	r0, r3
 8003956:	bfb8      	it	lt
 8003958:	4618      	movlt	r0, r3
 800395a:	e7a6      	b.n	80038aa <_printf_i+0x15e>
 800395c:	2301      	movs	r3, #1
 800395e:	4632      	mov	r2, r6
 8003960:	4649      	mov	r1, r9
 8003962:	4640      	mov	r0, r8
 8003964:	47d0      	blx	sl
 8003966:	3001      	adds	r0, #1
 8003968:	d09d      	beq.n	80038a6 <_printf_i+0x15a>
 800396a:	3501      	adds	r5, #1
 800396c:	68e3      	ldr	r3, [r4, #12]
 800396e:	9903      	ldr	r1, [sp, #12]
 8003970:	1a5b      	subs	r3, r3, r1
 8003972:	42ab      	cmp	r3, r5
 8003974:	dcf2      	bgt.n	800395c <_printf_i+0x210>
 8003976:	e7eb      	b.n	8003950 <_printf_i+0x204>
 8003978:	2500      	movs	r5, #0
 800397a:	f104 0619 	add.w	r6, r4, #25
 800397e:	e7f5      	b.n	800396c <_printf_i+0x220>
 8003980:	08003c0b 	.word	0x08003c0b
 8003984:	08003c1c 	.word	0x08003c1c

08003988 <memmove>:
 8003988:	4288      	cmp	r0, r1
 800398a:	b510      	push	{r4, lr}
 800398c:	eb01 0402 	add.w	r4, r1, r2
 8003990:	d902      	bls.n	8003998 <memmove+0x10>
 8003992:	4284      	cmp	r4, r0
 8003994:	4623      	mov	r3, r4
 8003996:	d807      	bhi.n	80039a8 <memmove+0x20>
 8003998:	1e43      	subs	r3, r0, #1
 800399a:	42a1      	cmp	r1, r4
 800399c:	d008      	beq.n	80039b0 <memmove+0x28>
 800399e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039a6:	e7f8      	b.n	800399a <memmove+0x12>
 80039a8:	4601      	mov	r1, r0
 80039aa:	4402      	add	r2, r0
 80039ac:	428a      	cmp	r2, r1
 80039ae:	d100      	bne.n	80039b2 <memmove+0x2a>
 80039b0:	bd10      	pop	{r4, pc}
 80039b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039ba:	e7f7      	b.n	80039ac <memmove+0x24>

080039bc <_sbrk_r>:
 80039bc:	b538      	push	{r3, r4, r5, lr}
 80039be:	2300      	movs	r3, #0
 80039c0:	4d05      	ldr	r5, [pc, #20]	@ (80039d8 <_sbrk_r+0x1c>)
 80039c2:	4604      	mov	r4, r0
 80039c4:	4608      	mov	r0, r1
 80039c6:	602b      	str	r3, [r5, #0]
 80039c8:	f7fd fc02 	bl	80011d0 <_sbrk>
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	d102      	bne.n	80039d6 <_sbrk_r+0x1a>
 80039d0:	682b      	ldr	r3, [r5, #0]
 80039d2:	b103      	cbz	r3, 80039d6 <_sbrk_r+0x1a>
 80039d4:	6023      	str	r3, [r4, #0]
 80039d6:	bd38      	pop	{r3, r4, r5, pc}
 80039d8:	2000025c 	.word	0x2000025c

080039dc <memchr>:
 80039dc:	4603      	mov	r3, r0
 80039de:	b510      	push	{r4, lr}
 80039e0:	b2c9      	uxtb	r1, r1
 80039e2:	4402      	add	r2, r0
 80039e4:	4293      	cmp	r3, r2
 80039e6:	4618      	mov	r0, r3
 80039e8:	d101      	bne.n	80039ee <memchr+0x12>
 80039ea:	2000      	movs	r0, #0
 80039ec:	e003      	b.n	80039f6 <memchr+0x1a>
 80039ee:	7804      	ldrb	r4, [r0, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	428c      	cmp	r4, r1
 80039f4:	d1f6      	bne.n	80039e4 <memchr+0x8>
 80039f6:	bd10      	pop	{r4, pc}

080039f8 <memcpy>:
 80039f8:	440a      	add	r2, r1
 80039fa:	4291      	cmp	r1, r2
 80039fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a00:	d100      	bne.n	8003a04 <memcpy+0xc>
 8003a02:	4770      	bx	lr
 8003a04:	b510      	push	{r4, lr}
 8003a06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a0a:	4291      	cmp	r1, r2
 8003a0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a10:	d1f9      	bne.n	8003a06 <memcpy+0xe>
 8003a12:	bd10      	pop	{r4, pc}

08003a14 <_realloc_r>:
 8003a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a18:	4607      	mov	r7, r0
 8003a1a:	4614      	mov	r4, r2
 8003a1c:	460d      	mov	r5, r1
 8003a1e:	b921      	cbnz	r1, 8003a2a <_realloc_r+0x16>
 8003a20:	4611      	mov	r1, r2
 8003a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a26:	f7ff bc3b 	b.w	80032a0 <_malloc_r>
 8003a2a:	b92a      	cbnz	r2, 8003a38 <_realloc_r+0x24>
 8003a2c:	f7ff fbce 	bl	80031cc <_free_r>
 8003a30:	4625      	mov	r5, r4
 8003a32:	4628      	mov	r0, r5
 8003a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a38:	f000 f81a 	bl	8003a70 <_malloc_usable_size_r>
 8003a3c:	4284      	cmp	r4, r0
 8003a3e:	4606      	mov	r6, r0
 8003a40:	d802      	bhi.n	8003a48 <_realloc_r+0x34>
 8003a42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a46:	d8f4      	bhi.n	8003a32 <_realloc_r+0x1e>
 8003a48:	4621      	mov	r1, r4
 8003a4a:	4638      	mov	r0, r7
 8003a4c:	f7ff fc28 	bl	80032a0 <_malloc_r>
 8003a50:	4680      	mov	r8, r0
 8003a52:	b908      	cbnz	r0, 8003a58 <_realloc_r+0x44>
 8003a54:	4645      	mov	r5, r8
 8003a56:	e7ec      	b.n	8003a32 <_realloc_r+0x1e>
 8003a58:	42b4      	cmp	r4, r6
 8003a5a:	4622      	mov	r2, r4
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	bf28      	it	cs
 8003a60:	4632      	movcs	r2, r6
 8003a62:	f7ff ffc9 	bl	80039f8 <memcpy>
 8003a66:	4629      	mov	r1, r5
 8003a68:	4638      	mov	r0, r7
 8003a6a:	f7ff fbaf 	bl	80031cc <_free_r>
 8003a6e:	e7f1      	b.n	8003a54 <_realloc_r+0x40>

08003a70 <_malloc_usable_size_r>:
 8003a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a74:	1f18      	subs	r0, r3, #4
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bfbc      	itt	lt
 8003a7a:	580b      	ldrlt	r3, [r1, r0]
 8003a7c:	18c0      	addlt	r0, r0, r3
 8003a7e:	4770      	bx	lr

08003a80 <_init>:
 8003a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a82:	bf00      	nop
 8003a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a86:	bc08      	pop	{r3}
 8003a88:	469e      	mov	lr, r3
 8003a8a:	4770      	bx	lr

08003a8c <_fini>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	bf00      	nop
 8003a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a92:	bc08      	pop	{r3}
 8003a94:	469e      	mov	lr, r3
 8003a96:	4770      	bx	lr
