[INF:CM0023] Creating log file ../../../../build/tests/YosysBigSimOpenMsp/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../../../build/tests/YosysBigSimOpenMsp/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
[WRN:PP0103] rtl/openMSP430_undefines.v:249: Undefining an unknown macro "PMEM_CUSTOM_AWIDTH".

[WRN:PP0103] rtl/openMSP430_undefines.v:250: Undefining an unknown macro "PMEM_CUSTOM_SIZE".

[WRN:PP0103] rtl/openMSP430_undefines.v:251: Undefining an unknown macro "DMEM_CUSTOM_AWIDTH".

[WRN:PP0103] rtl/openMSP430_undefines.v:252: Undefining an unknown macro "DMEM_CUSTOM_SIZE".

[WRN:PP0103] rtl/openMSP430_undefines.v:253: Undefining an unknown macro "PER_CUSTOM_AWIDTH".

[WRN:PP0103] rtl/openMSP430_undefines.v:254: Undefining an unknown macro "PER_CUSTOM_SIZE".

Running: cd ../../../../build/tests/YosysBigSimOpenMsp/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
[WRN:PA0205] rtl/openMSP430.v:48: No timescale set for "openMSP430".

[WRN:PA0205] rtl/omsp_clock_module.v:48: No timescale set for "omsp_clock_module".

[WRN:PA0205] rtl/omsp_dbg.v:48: No timescale set for "omsp_dbg".

[WRN:PA0205] rtl/omsp_execution_unit.v:48: No timescale set for "omsp_execution_unit".

[WRN:PA0205] rtl/omsp_frontend.v:48: No timescale set for "omsp_frontend".

[WRN:PA0205] rtl/omsp_mem_backbone.v:48: No timescale set for "omsp_mem_backbone".

[WRN:PA0205] rtl/omsp_multiplier.v:48: No timescale set for "omsp_multiplier".

[WRN:PA0205] rtl/omsp_sfr.v:49: No timescale set for "omsp_sfr".

[WRN:PA0205] rtl/omsp_watchdog.v:48: No timescale set for "omsp_watchdog".

[WRN:PA0205] rtl/omsp_alu.v:48: No timescale set for "omsp_alu".

[WRN:PA0205] rtl/omsp_dbg_uart.v:48: No timescale set for "omsp_dbg_uart".

[WRN:PA0205] rtl/omsp_register_file.v:48: No timescale set for "omsp_register_file".

[WRN:PA0205] rtl/omsp_sync_cell.v:44: No timescale set for "omsp_sync_cell".

[WRN:PA0205] rtl/omsp_sync_reset.v:44: No timescale set for "omsp_sync_reset".

[WRN:PA0205] sim/bench.v:7: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/omsp_alu.v:48: Compile module "work@omsp_alu".

[INF:CP0303] rtl/omsp_clock_module.v:48: Compile module "work@omsp_clock_module".

[INF:CP0303] rtl/omsp_dbg.v:48: Compile module "work@omsp_dbg".

[INF:CP0303] rtl/omsp_dbg_uart.v:48: Compile module "work@omsp_dbg_uart".

[INF:CP0303] rtl/omsp_execution_unit.v:48: Compile module "work@omsp_execution_unit".

[INF:CP0303] rtl/omsp_frontend.v:48: Compile module "work@omsp_frontend".

[INF:CP0303] rtl/omsp_mem_backbone.v:48: Compile module "work@omsp_mem_backbone".

[INF:CP0303] rtl/omsp_multiplier.v:48: Compile module "work@omsp_multiplier".

[INF:CP0303] rtl/omsp_register_file.v:48: Compile module "work@omsp_register_file".

[INF:CP0303] rtl/omsp_sfr.v:49: Compile module "work@omsp_sfr".

[INF:CP0303] rtl/omsp_sync_cell.v:44: Compile module "work@omsp_sync_cell".

[INF:CP0303] rtl/omsp_sync_reset.v:44: Compile module "work@omsp_sync_reset".

[INF:CP0303] rtl/omsp_watchdog.v:48: Compile module "work@omsp_watchdog".

[INF:CP0303] rtl/openMSP430.v:48: Compile module "work@openMSP430".

[INF:CP0303] sim/bench.v:7: Compile module "work@testbench".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] rtl/omsp_alu.v:51: Implicit port type (wire) for "alu_out",
there are 3 more instances of this message.

[NTE:CP0309] rtl/omsp_clock_module.v:51: Implicit port type (wire) for "aclk",
there are 11 more instances of this message.

[NTE:CP0309] rtl/omsp_dbg.v:54: Implicit port type (wire) for "dbg_i2c_sda_out",
there are 6 more instances of this message.

[NTE:CP0309] rtl/omsp_execution_unit.v:51: Implicit port type (wire) for "cpuoff",
there are 11 more instances of this message.

[NTE:CP0309] rtl/omsp_frontend.v:71: Implicit port type (wire) for "mclk_enable",
there are 1 more instances of this message.

[NTE:CP0309] rtl/omsp_mem_backbone.v:51: Implicit port type (wire) for "dbg_mem_din",
there are 2 more instances of this message.

[NTE:CP0309] rtl/omsp_register_file.v:51: Implicit port type (wire) for "cpuoff",
there are 7 more instances of this message.

[NTE:CP0309] rtl/omsp_sfr.v:52: Implicit port type (wire) for "cpu_id",
there are 2 more instances of this message.

[NTE:CP0309] rtl/omsp_sync_cell.v:47: Implicit port type (wire) for "data_out".

[NTE:CP0309] rtl/omsp_sync_reset.v:47: Implicit port type (wire) for "rst_s".

[NTE:CP0309] rtl/openMSP430.v:51: Implicit port type (wire) for "aclk",
there are 25 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/bench.v:7: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 18.

[NTE:EL0511] Nb leaf instances: 9.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/tests/YosysBigSimOpenMsp/slpp_unit//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 21
[   NOTE] : 16

