From 1885551fac9b679cf68043431573b1495d18cf6f Mon Sep 17 00:00:00 2001
From: Tao Huang <huangtao@rock-chips.com>
Date: Thu, 7 May 2020 14:52:13 +0800
Subject: [PATCH] clk: rockchip: rv1126: No register DDR clk when
 CONFIG_ROCKCHIP_THUNDER_BOOT=y

Change-Id: Ifaad38a4ca27ca06b311dc738f4cd1e04a4da465
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
---
 drivers/clk/rockchip/clk-rv1126.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/clk/rockchip/clk-rv1126.c b/drivers/clk/rockchip/clk-rv1126.c
index e53f487fb2ed..989555ce634c 100644
--- a/drivers/clk/rockchip/clk-rv1126.c
+++ b/drivers/clk/rockchip/clk-rv1126.c
@@ -1175,6 +1175,7 @@ static struct rockchip_clk_branch rv1126_clk_branches[] __initdata = {
 			RV1126_CLKSEL_CON(61), 15, 1, MFLAGS, 8, 5, DFLAGS,
 			RV1126_CLKGATE_CON(20), 11, GFLAGS),
 
+#ifndef CONFIG_ROCKCHIP_THUNDER_BOOT
 	/*
 	 * Clock-Architecture Diagram 13
 	 */
@@ -1214,6 +1215,7 @@ static struct rockchip_clk_branch rv1126_clk_branches[] __initdata = {
 			RV1126_CLKGATE_CON(20), 15, GFLAGS),
 	GATE(TMCLK_DDR_MON, "tmclk_ddr_mon", "xin24m", CLK_IGNORE_UNUSED,
 			RV1126_CLKGATE_CON(21), 7, GFLAGS),
+#endif
 
 	/*
 	 * Clock-Architecture Diagram 14
-- 
2.35.3

