// Seed: 3466224453
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2;
  wand id_3 = id_3 == id_3, id_4;
  id_5(
      .id_0(id_1), .id_1(1), .id_2(id_3), .id_3(0), .id_4(id_2[1'b0 : 1])
  );
endmodule
module module_1 (
    id_1,
    id_2#(1'b0),
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4;
  module_0();
  always_ff id_4 <= 1;
  wire id_5;
endmodule
