5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ifdef2.3.vcd) 2 -o (ifdef2.3.cdd) 2 -v (ifdef2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ifdef2.3.v 3 28 1 
2 1 14 14 14 160019 1 0 21008 0 0 1 16 1 0
2 2 14 14 14 f0012 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 b0012 3 1a 100c 1 2 1 18 0 1 1 1 0 0
2 4 14 14 14 b000b 2 1 100c 0 0 1 1 b
2 5 14 14 14 b0019 3 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 14 14 14 70007 0 1 1410 0 0 1 1 a
2 7 14 14 14 70019 3 35 e 5 6
1 a 1 11 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 12 70005 1 0 0 0 1 17 0 1 0 1 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 ifdef2.3.v 16 26 1 
