
LCD16x2_STM32F103T4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080023d0  080023d0  000123d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002408  08002408  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002408  08002408  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002408  08002408  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002408  08002408  00012408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800240c  0800240c  0001240c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002410  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  2000000c  0800241c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  0800241c  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004dfe  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000158e  00000000  00000000  00024e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000620  00000000  00000000  000263c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000558  00000000  00000000  000269e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012af5  00000000  00000000  00026f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007813  00000000  00000000  00039a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000644ac  00000000  00000000  00041248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a56f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001648  00000000  00000000  000a5744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080023b8 	.word	0x080023b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080023b8 	.word	0x080023b8

0800014c <send_nibble_LCD>:

//---------------------------------------------------------------------------------------------
// Envio de dados em uma partes para o LCD, 1 nibble (D7 - bit3, D6 - bit2, D5 - bit1, D4 - bit0
//---------------------------------------------------------------------------------------------
void send_nibble_LCD(uint8_t dado) // dado so tem os 4 bits menos significativos válidos
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(D7_port, D7_pin, (dado>>3) & 0x01);
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	08db      	lsrs	r3, r3, #3
 800015a:	b2db      	uxtb	r3, r3
 800015c:	f003 0301 	and.w	r3, r3, #1
 8000160:	b2db      	uxtb	r3, r3
 8000162:	461a      	mov	r2, r3
 8000164:	2180      	movs	r1, #128	; 0x80
 8000166:	481c      	ldr	r0, [pc, #112]	; (80001d8 <send_nibble_LCD+0x8c>)
 8000168:	f000 fdfc 	bl	8000d64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_port, D6_pin, (dado>>2) & 0x01);
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	089b      	lsrs	r3, r3, #2
 8000170:	b2db      	uxtb	r3, r3
 8000172:	f003 0301 	and.w	r3, r3, #1
 8000176:	b2db      	uxtb	r3, r3
 8000178:	461a      	mov	r2, r3
 800017a:	2140      	movs	r1, #64	; 0x40
 800017c:	4816      	ldr	r0, [pc, #88]	; (80001d8 <send_nibble_LCD+0x8c>)
 800017e:	f000 fdf1 	bl	8000d64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_port, D5_pin, (dado>>1) & 0x01);
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	085b      	lsrs	r3, r3, #1
 8000186:	b2db      	uxtb	r3, r3
 8000188:	f003 0301 	and.w	r3, r3, #1
 800018c:	b2db      	uxtb	r3, r3
 800018e:	461a      	mov	r2, r3
 8000190:	2120      	movs	r1, #32
 8000192:	4811      	ldr	r0, [pc, #68]	; (80001d8 <send_nibble_LCD+0x8c>)
 8000194:	f000 fde6 	bl	8000d64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_port, D4_pin, (dado>>0) & 0x01);
 8000198:	79fb      	ldrb	r3, [r7, #7]
 800019a:	f003 0301 	and.w	r3, r3, #1
 800019e:	b2db      	uxtb	r3, r3
 80001a0:	461a      	mov	r2, r3
 80001a2:	2110      	movs	r1, #16
 80001a4:	480c      	ldr	r0, [pc, #48]	; (80001d8 <send_nibble_LCD+0x8c>)
 80001a6:	f000 fddd 	bl	8000d64 <HAL_GPIO_WritePin>

	PULSO_ENABLE();
 80001aa:	2001      	movs	r0, #1
 80001ac:	f000 fb56 	bl	800085c <HAL_Delay>
 80001b0:	2201      	movs	r2, #1
 80001b2:	2101      	movs	r1, #1
 80001b4:	4809      	ldr	r0, [pc, #36]	; (80001dc <send_nibble_LCD+0x90>)
 80001b6:	f000 fdd5 	bl	8000d64 <HAL_GPIO_WritePin>
 80001ba:	2001      	movs	r0, #1
 80001bc:	f000 fb4e 	bl	800085c <HAL_Delay>
 80001c0:	2200      	movs	r2, #0
 80001c2:	2101      	movs	r1, #1
 80001c4:	4805      	ldr	r0, [pc, #20]	; (80001dc <send_nibble_LCD+0x90>)
 80001c6:	f000 fdcd 	bl	8000d64 <HAL_GPIO_WritePin>
 80001ca:	2001      	movs	r0, #1
 80001cc:	f000 fb46 	bl	800085c <HAL_Delay>
}
 80001d0:	bf00      	nop
 80001d2:	3708      	adds	r7, #8
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40010c00 	.word	0x40010c00
 80001dc:	40010800 	.word	0x40010800

080001e0 <send_byte_LCD>:
void send_byte_LCD(uint8_t dado)	// envia dois nibbles, 1o o mais significativo
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	4603      	mov	r3, r0
 80001e8:	71fb      	strb	r3, [r7, #7]
	send_nibble_LCD(dado>>4);
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	091b      	lsrs	r3, r3, #4
 80001ee:	b2db      	uxtb	r3, r3
 80001f0:	4618      	mov	r0, r3
 80001f2:	f7ff ffab 	bl	800014c <send_nibble_LCD>
	send_nibble_LCD(dado);
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	4618      	mov	r0, r3
 80001fa:	f7ff ffa7 	bl	800014c <send_nibble_LCD>

}
 80001fe:	bf00      	nop
 8000200:	3708      	adds	r7, #8
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
	...

08000208 <cmd_LCD>:
//---------------------------------------------------------------------------------------------
// Envio de comando ao LCD
//---------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t comando)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(RS_port,RS_pin,0);
 8000210:	2200      	movs	r2, #0
 8000212:	2102      	movs	r1, #2
 8000214:	4808      	ldr	r0, [pc, #32]	; (8000238 <cmd_LCD+0x30>)
 8000216:	f000 fda5 	bl	8000d64 <HAL_GPIO_WritePin>
	send_byte_LCD(comando);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	b2db      	uxtb	r3, r3
 800021e:	4618      	mov	r0, r3
 8000220:	f7ff ffde 	bl	80001e0 <send_byte_LCD>

	if(comando<4)				//se for instrucao de retorno ou limpeza espera LCD estar pronto
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2b03      	cmp	r3, #3
 8000228:	d802      	bhi.n	8000230 <cmd_LCD+0x28>
		HAL_Delay(2);
 800022a:	2002      	movs	r0, #2
 800022c:	f000 fb16 	bl	800085c <HAL_Delay>
}
 8000230:	bf00      	nop
 8000232:	3708      	adds	r7, #8
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}
 8000238:	40010800 	.word	0x40010800

0800023c <write_character_LCD>:

//---------------------------------------------------------------------------------------------
// Envio de caracter ao LCD
//---------------------------------------------------------------------------------------------
void write_character_LCD(uint8_t caracter)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	4603      	mov	r3, r0
 8000244:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port,RS_pin,1);
 8000246:	2201      	movs	r2, #1
 8000248:	2102      	movs	r1, #2
 800024a:	4805      	ldr	r0, [pc, #20]	; (8000260 <write_character_LCD+0x24>)
 800024c:	f000 fd8a 	bl	8000d64 <HAL_GPIO_WritePin>
	send_byte_LCD(caracter);
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	4618      	mov	r0, r3
 8000254:	f7ff ffc4 	bl	80001e0 <send_byte_LCD>
}
 8000258:	bf00      	nop
 800025a:	3708      	adds	r7, #8
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	40010800 	.word	0x40010800

08000264 <init_LCD_4bits>:
//---------------------------------------------------------------------------------------------
// Inicializacaoo do LCD com via de dados de 4 bits
//---------------------------------------------------------------------------------------------
void init_LCD_4bits()		//sequencia ditada pelo fabricando do circuito integrado HD44780
{							//o LCD sera so escrito. Entao, R/W é sempre zero.
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RS_port,RS_pin,0);//RS em zero indicando que o dado para o LCD sera uma instrução
 8000268:	2200      	movs	r2, #0
 800026a:	2102      	movs	r1, #2
 800026c:	481b      	ldr	r0, [pc, #108]	; (80002dc <init_LCD_4bits+0x78>)
 800026e:	f000 fd79 	bl	8000d64 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_port,EN_pin,0);//pino de habilitado em zero
 8000272:	2200      	movs	r2, #0
 8000274:	2101      	movs	r1, #1
 8000276:	4819      	ldr	r0, [pc, #100]	; (80002dc <init_LCD_4bits+0x78>)
 8000278:	f000 fd74 	bl	8000d64 <HAL_GPIO_WritePin>

	HAL_Delay(20);	 		//tempo para estabilizar a tensao do LCD, apos VCC ultrapassar 4.5 V (na pratica pode
 800027c:	2014      	movs	r0, #20
 800027e:	f000 faed 	bl	800085c <HAL_Delay>
							//ser maior).
	send_nibble_LCD(0x03);
 8000282:	2003      	movs	r0, #3
 8000284:	f7ff ff62 	bl	800014c <send_nibble_LCD>

	HAL_Delay(5);
 8000288:	2005      	movs	r0, #5
 800028a:	f000 fae7 	bl	800085c <HAL_Delay>

	PULSO_ENABLE();
 800028e:	2001      	movs	r0, #1
 8000290:	f000 fae4 	bl	800085c <HAL_Delay>
 8000294:	2201      	movs	r2, #1
 8000296:	2101      	movs	r1, #1
 8000298:	4810      	ldr	r0, [pc, #64]	; (80002dc <init_LCD_4bits+0x78>)
 800029a:	f000 fd63 	bl	8000d64 <HAL_GPIO_WritePin>
 800029e:	2001      	movs	r0, #1
 80002a0:	f000 fadc 	bl	800085c <HAL_Delay>
 80002a4:	2200      	movs	r2, #0
 80002a6:	2101      	movs	r1, #1
 80002a8:	480c      	ldr	r0, [pc, #48]	; (80002dc <init_LCD_4bits+0x78>)
 80002aa:	f000 fd5b 	bl	8000d64 <HAL_GPIO_WritePin>
 80002ae:	2001      	movs	r0, #1
 80002b0:	f000 fad4 	bl	800085c <HAL_Delay>

	send_nibble_LCD(0x02);
 80002b4:	2002      	movs	r0, #2
 80002b6:	f7ff ff49 	bl	800014c <send_nibble_LCD>

   	cmd_LCD(0x28); 		//interface de 4 bits 2 linhas (aqui se habilita as 2 linhas)
 80002ba:	2028      	movs	r0, #40	; 0x28
 80002bc:	f7ff ffa4 	bl	8000208 <cmd_LCD>
						//sao enviados os 2 nibbles (0x2 e 0x8)
   	cmd_LCD(0x08);		//desliga o display
 80002c0:	2008      	movs	r0, #8
 80002c2:	f7ff ffa1 	bl	8000208 <cmd_LCD>
   	cmd_LCD(0x01);		//limpa todo o display
 80002c6:	2001      	movs	r0, #1
 80002c8:	f7ff ff9e 	bl	8000208 <cmd_LCD>
   	cmd_LCD(0x0C);		//mensagem aparente cursor inativo nao piscando
 80002cc:	200c      	movs	r0, #12
 80002ce:	f7ff ff9b 	bl	8000208 <cmd_LCD>
   	cmd_LCD(0x80);		//inicializa cursor na primeira posicao a esquerda - 1a linha
 80002d2:	2080      	movs	r0, #128	; 0x80
 80002d4:	f7ff ff98 	bl	8000208 <cmd_LCD>
}
 80002d8:	bf00      	nop
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40010800 	.word	0x40010800

080002e0 <write_nr_LCD>:
}
//---------------------------------------------------------------------------------------------
// Escrita de um n�mero inteiro com magnitude m�xima de 65535
//---------------------------------------------------------------------------------------------
void write_nr_LCD(uint32_t nr, uint32_t quant) // quant é o nr de digitos a serem impressos, entre 1 e 10
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b086      	sub	sp, #24
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint8_t digito[10];

	i=10;
 80002ea:	230a      	movs	r3, #10
 80002ec:	617b      	str	r3, [r7, #20]
	do
	{
		i--;
 80002ee:	697b      	ldr	r3, [r7, #20]
 80002f0:	3b01      	subs	r3, #1
 80002f2:	617b      	str	r3, [r7, #20]
		digito[i] = '0';		//inicializa vetor com '0'
 80002f4:	f107 0208 	add.w	r2, r7, #8
 80002f8:	697b      	ldr	r3, [r7, #20]
 80002fa:	4413      	add	r3, r2
 80002fc:	2230      	movs	r2, #48	; 0x30
 80002fe:	701a      	strb	r2, [r3, #0]
	} while (i!=0);
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d1f3      	bne.n	80002ee <write_nr_LCD+0xe>

	do
	{
		digito[i] = (nr%10) + 48;	//pega o resto da divisao por 10 e já converte para ASCII (+48)
 8000306:	6879      	ldr	r1, [r7, #4]
 8000308:	4b18      	ldr	r3, [pc, #96]	; (800036c <write_nr_LCD+0x8c>)
 800030a:	fba3 2301 	umull	r2, r3, r3, r1
 800030e:	08da      	lsrs	r2, r3, #3
 8000310:	4613      	mov	r3, r2
 8000312:	009b      	lsls	r3, r3, #2
 8000314:	4413      	add	r3, r2
 8000316:	005b      	lsls	r3, r3, #1
 8000318:	1aca      	subs	r2, r1, r3
 800031a:	b2d3      	uxtb	r3, r2
 800031c:	3330      	adds	r3, #48	; 0x30
 800031e:	b2d9      	uxtb	r1, r3
 8000320:	f107 0208 	add.w	r2, r7, #8
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	4413      	add	r3, r2
 8000328:	460a      	mov	r2, r1
 800032a:	701a      	strb	r2, [r3, #0]
		nr /=10;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a0f      	ldr	r2, [pc, #60]	; (800036c <write_nr_LCD+0x8c>)
 8000330:	fba2 2303 	umull	r2, r3, r2, r3
 8000334:	08db      	lsrs	r3, r3, #3
 8000336:	607b      	str	r3, [r7, #4]
		i++;						//pega o inteiro da divisão por 10
 8000338:	697b      	ldr	r3, [r7, #20]
 800033a:	3301      	adds	r3, #1
 800033c:	617b      	str	r3, [r7, #20]

	}while (nr!=0);
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d1e0      	bne.n	8000306 <write_nr_LCD+0x26>

	do
	{	quant--;
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	3b01      	subs	r3, #1
 8000348:	603b      	str	r3, [r7, #0]
		write_character_LCD(digito[quant]); //impressao a partir do digito mais significativo
 800034a:	f107 0208 	add.w	r2, r7, #8
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	4413      	add	r3, r2
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff ff71 	bl	800023c <write_character_LCD>

	} while (quant!=0);
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	d1f1      	bne.n	8000344 <write_nr_LCD+0x64>
}
 8000360:	bf00      	nop
 8000362:	bf00      	nop
 8000364:	3718      	adds	r7, #24
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	cccccccd 	.word	0xcccccccd

08000370 <write_time_LCD>:
		write_character_LCD(caract[i]);	//grava 8 bytes na CGRAM começando no end. 0x40
	write_character_LCD(0x00);			//apaga última posiçãoo do end. da CGRAM para evitar algum dado espúrio
}
//---------------------------------------------------------------------------------------------
void write_time_LCD(uint32_t horas, uint32_t minutos, uint32_t segundos)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b084      	sub	sp, #16
 8000374:	af00      	add	r7, sp, #0
 8000376:	60f8      	str	r0, [r7, #12]
 8000378:	60b9      	str	r1, [r7, #8]
 800037a:	607a      	str	r2, [r7, #4]
	write_nr_LCD(horas,2);
 800037c:	2102      	movs	r1, #2
 800037e:	68f8      	ldr	r0, [r7, #12]
 8000380:	f7ff ffae 	bl	80002e0 <write_nr_LCD>
	write_character_LCD(':');
 8000384:	203a      	movs	r0, #58	; 0x3a
 8000386:	f7ff ff59 	bl	800023c <write_character_LCD>
	write_nr_LCD(minutos,2);
 800038a:	2102      	movs	r1, #2
 800038c:	68b8      	ldr	r0, [r7, #8]
 800038e:	f7ff ffa7 	bl	80002e0 <write_nr_LCD>
	write_character_LCD(':');
 8000392:	203a      	movs	r0, #58	; 0x3a
 8000394:	f7ff ff52 	bl	800023c <write_character_LCD>
	write_nr_LCD(segundos,2);
 8000398:	2102      	movs	r1, #2
 800039a:	6878      	ldr	r0, [r7, #4]
 800039c:	f7ff ffa0 	bl	80002e0 <write_nr_LCD>
}
 80003a0:	bf00      	nop
 80003a2:	3710      	adds	r7, #16
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}

080003a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ac:	f000 f9f4 	bl	8000798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b0:	f000 f822 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b4:	f000 f8be 	bl	8000534 <MX_GPIO_Init>
  MX_RTC_Init();
 80003b8:	f000 f872 	bl	80004a0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  init_LCD_4bits();
 80003bc:	f7ff ff52 	bl	8000264 <init_LCD_4bits>
  cmd_LCD(0x80);
 80003c0:	2080      	movs	r0, #128	; 0x80
 80003c2:	f7ff ff21 	bl	8000208 <cmd_LCD>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80003c6:	2200      	movs	r2, #0
 80003c8:	4909      	ldr	r1, [pc, #36]	; (80003f0 <main+0x48>)
 80003ca:	480a      	ldr	r0, [pc, #40]	; (80003f4 <main+0x4c>)
 80003cc:	f001 fb98 	bl	8001b00 <HAL_RTC_GetTime>

	  write_time_LCD(sTime.Hours, sTime.Minutes, sTime.Seconds);
 80003d0:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <main+0x48>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	4618      	mov	r0, r3
 80003d6:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <main+0x48>)
 80003d8:	785b      	ldrb	r3, [r3, #1]
 80003da:	4619      	mov	r1, r3
 80003dc:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <main+0x48>)
 80003de:	789b      	ldrb	r3, [r3, #2]
 80003e0:	461a      	mov	r2, r3
 80003e2:	f7ff ffc5 	bl	8000370 <write_time_LCD>

	  DESLOCA_CURSOR(0x80);
 80003e6:	2080      	movs	r0, #128	; 0x80
 80003e8:	f7ff ff0e 	bl	8000208 <cmd_LCD>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80003ec:	e7eb      	b.n	80003c6 <main+0x1e>
 80003ee:	bf00      	nop
 80003f0:	20000028 	.word	0x20000028
 80003f4:	2000002c 	.word	0x2000002c

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b094      	sub	sp, #80	; 0x50
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f001 ffce 	bl	80023a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	2200      	movs	r2, #0
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	605a      	str	r2, [r3, #4]
 8000416:	609a      	str	r2, [r3, #8]
 8000418:	60da      	str	r2, [r3, #12]
 800041a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000428:	230a      	movs	r3, #10
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800042c:	2301      	movs	r3, #1
 800042e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000430:	2310      	movs	r3, #16
 8000432:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000434:	2301      	movs	r3, #1
 8000436:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000438:	2300      	movs	r3, #0
 800043a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000440:	4618      	mov	r0, r3
 8000442:	f000 fcb3 	bl	8000dac <HAL_RCC_OscConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800044c:	f000 f8c4 	bl	80005d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000450:	230f      	movs	r3, #15
 8000452:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000454:	2300      	movs	r3, #0
 8000456:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000460:	2300      	movs	r3, #0
 8000462:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000464:	f107 0314 	add.w	r3, r7, #20
 8000468:	2100      	movs	r1, #0
 800046a:	4618      	mov	r0, r3
 800046c:	f000 ff20 	bl	80012b0 <HAL_RCC_ClockConfig>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000476:	f000 f8af 	bl	80005d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800047a:	2301      	movs	r3, #1
 800047c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800047e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4618      	mov	r0, r3
 8000488:	f001 f896 	bl	80015b8 <HAL_RCCEx_PeriphCLKConfig>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000492:	f000 f8a1 	bl	80005d8 <Error_Handler>
  }
}
 8000496:	bf00      	nop
 8000498:	3750      	adds	r7, #80	; 0x50
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2100      	movs	r1, #0
 80004aa:	460a      	mov	r2, r1
 80004ac:	801a      	strh	r2, [r3, #0]
 80004ae:	460a      	mov	r2, r1
 80004b0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80004b2:	2300      	movs	r3, #0
 80004b4:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80004b6:	4b1d      	ldr	r3, [pc, #116]	; (800052c <MX_RTC_Init+0x8c>)
 80004b8:	4a1d      	ldr	r2, [pc, #116]	; (8000530 <MX_RTC_Init+0x90>)
 80004ba:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80004bc:	4b1b      	ldr	r3, [pc, #108]	; (800052c <MX_RTC_Init+0x8c>)
 80004be:	f04f 32ff 	mov.w	r2, #4294967295
 80004c2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80004c4:	4b19      	ldr	r3, [pc, #100]	; (800052c <MX_RTC_Init+0x8c>)
 80004c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004ca:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80004cc:	4817      	ldr	r0, [pc, #92]	; (800052c <MX_RTC_Init+0x8c>)
 80004ce:	f001 f9e9 	bl	80018a4 <HAL_RTC_Init>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80004d8:	f000 f87e 	bl	80005d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 80004dc:	2310      	movs	r3, #16
 80004de:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x13;
 80004e0:	2313      	movs	r3, #19
 80004e2:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x00;
 80004e4:	2300      	movs	r3, #0
 80004e6:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2201      	movs	r2, #1
 80004ec:	4619      	mov	r1, r3
 80004ee:	480f      	ldr	r0, [pc, #60]	; (800052c <MX_RTC_Init+0x8c>)
 80004f0:	f001 fa6e 	bl	80019d0 <HAL_RTC_SetTime>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d001      	beq.n	80004fe <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80004fa:	f000 f86d 	bl	80005d8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80004fe:	2301      	movs	r3, #1
 8000500:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000502:	2301      	movs	r3, #1
 8000504:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000506:	2301      	movs	r3, #1
 8000508:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800050a:	2300      	movs	r3, #0
 800050c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800050e:	463b      	mov	r3, r7
 8000510:	2201      	movs	r2, #1
 8000512:	4619      	mov	r1, r3
 8000514:	4805      	ldr	r0, [pc, #20]	; (800052c <MX_RTC_Init+0x8c>)
 8000516:	f001 fbcb 	bl	8001cb0 <HAL_RTC_SetDate>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000520:	f000 f85a 	bl	80005d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	2000002c 	.word	0x2000002c
 8000530:	40002800 	.word	0x40002800

08000534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053a:	f107 0308 	add.w	r3, r7, #8
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000548:	4b20      	ldr	r3, [pc, #128]	; (80005cc <MX_GPIO_Init+0x98>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a1f      	ldr	r2, [pc, #124]	; (80005cc <MX_GPIO_Init+0x98>)
 800054e:	f043 0304 	orr.w	r3, r3, #4
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b1d      	ldr	r3, [pc, #116]	; (80005cc <MX_GPIO_Init+0x98>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0304 	and.w	r3, r3, #4
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000560:	4b1a      	ldr	r3, [pc, #104]	; (80005cc <MX_GPIO_Init+0x98>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a19      	ldr	r2, [pc, #100]	; (80005cc <MX_GPIO_Init+0x98>)
 8000566:	f043 0308 	orr.w	r3, r3, #8
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b17      	ldr	r3, [pc, #92]	; (80005cc <MX_GPIO_Init+0x98>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0308 	and.w	r3, r3, #8
 8000574:	603b      	str	r3, [r7, #0]
 8000576:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	2107      	movs	r1, #7
 800057c:	4814      	ldr	r0, [pc, #80]	; (80005d0 <MX_GPIO_Init+0x9c>)
 800057e:	f000 fbf1 	bl	8000d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	21f0      	movs	r1, #240	; 0xf0
 8000586:	4813      	ldr	r0, [pc, #76]	; (80005d4 <MX_GPIO_Init+0xa0>)
 8000588:	f000 fbec 	bl	8000d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800058c:	2307      	movs	r3, #7
 800058e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000590:	2301      	movs	r3, #1
 8000592:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000594:	2300      	movs	r3, #0
 8000596:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000598:	2302      	movs	r3, #2
 800059a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059c:	f107 0308 	add.w	r3, r7, #8
 80005a0:	4619      	mov	r1, r3
 80005a2:	480b      	ldr	r0, [pc, #44]	; (80005d0 <MX_GPIO_Init+0x9c>)
 80005a4:	f000 fa62 	bl	8000a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005a8:	23f0      	movs	r3, #240	; 0xf0
 80005aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ac:	2301      	movs	r3, #1
 80005ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b0:	2300      	movs	r3, #0
 80005b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b4:	2302      	movs	r3, #2
 80005b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	4619      	mov	r1, r3
 80005be:	4805      	ldr	r0, [pc, #20]	; (80005d4 <MX_GPIO_Init+0xa0>)
 80005c0:	f000 fa54 	bl	8000a6c <HAL_GPIO_Init>

}
 80005c4:	bf00      	nop
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40021000 	.word	0x40021000
 80005d0:	40010800 	.word	0x40010800
 80005d4:	40010c00 	.word	0x40010c00

080005d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ea:	4b15      	ldr	r3, [pc, #84]	; (8000640 <HAL_MspInit+0x5c>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	4a14      	ldr	r2, [pc, #80]	; (8000640 <HAL_MspInit+0x5c>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6193      	str	r3, [r2, #24]
 80005f6:	4b12      	ldr	r3, [pc, #72]	; (8000640 <HAL_MspInit+0x5c>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <HAL_MspInit+0x5c>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <HAL_MspInit+0x5c>)
 8000608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060c:	61d3      	str	r3, [r2, #28]
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <HAL_MspInit+0x5c>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800061a:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <HAL_MspInit+0x60>)
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	4a04      	ldr	r2, [pc, #16]	; (8000644 <HAL_MspInit+0x60>)
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000636:	bf00      	nop
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr
 8000640:	40021000 	.word	0x40021000
 8000644:	40010000 	.word	0x40010000

08000648 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a0b      	ldr	r2, [pc, #44]	; (8000684 <HAL_RTC_MspInit+0x3c>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d110      	bne.n	800067c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800065a:	f000 fb9b 	bl	8000d94 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <HAL_RTC_MspInit+0x40>)
 8000660:	69db      	ldr	r3, [r3, #28]
 8000662:	4a09      	ldr	r2, [pc, #36]	; (8000688 <HAL_RTC_MspInit+0x40>)
 8000664:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000668:	61d3      	str	r3, [r2, #28]
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <HAL_RTC_MspInit+0x40>)
 800066c:	69db      	ldr	r3, [r3, #28]
 800066e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000676:	4b05      	ldr	r3, [pc, #20]	; (800068c <HAL_RTC_MspInit+0x44>)
 8000678:	2201      	movs	r2, #1
 800067a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800067c:	bf00      	nop
 800067e:	3710      	adds	r7, #16
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40002800 	.word	0x40002800
 8000688:	40021000 	.word	0x40021000
 800068c:	4242043c 	.word	0x4242043c

08000690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006a0:	e7fe      	b.n	80006a0 <HardFault_Handler+0x4>

080006a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <MemManage_Handler+0x4>

080006a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <BusFault_Handler+0x4>

080006ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <UsageFault_Handler+0x4>

080006b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr

080006c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr

080006cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006dc:	f000 f8a2 	bl	8000824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80006e8:	4b15      	ldr	r3, [pc, #84]	; (8000740 <SystemInit+0x5c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a14      	ldr	r2, [pc, #80]	; (8000740 <SystemInit+0x5c>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <SystemInit+0x5c>)
 80006f6:	685a      	ldr	r2, [r3, #4]
 80006f8:	4911      	ldr	r1, [pc, #68]	; (8000740 <SystemInit+0x5c>)
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <SystemInit+0x60>)
 80006fc:	4013      	ands	r3, r2
 80006fe:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <SystemInit+0x5c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <SystemInit+0x5c>)
 8000706:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800070a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800070e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000710:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <SystemInit+0x5c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <SystemInit+0x5c>)
 8000716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <SystemInit+0x5c>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	4a07      	ldr	r2, [pc, #28]	; (8000740 <SystemInit+0x5c>)
 8000722:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000726:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000728:	4b05      	ldr	r3, [pc, #20]	; (8000740 <SystemInit+0x5c>)
 800072a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800072e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <SystemInit+0x64>)
 8000732:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000736:	609a      	str	r2, [r3, #8]
#endif 
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	40021000 	.word	0x40021000
 8000744:	f8ff0000 	.word	0xf8ff0000
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800074c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800074e:	e003      	b.n	8000758 <LoopCopyDataInit>

08000750 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000752:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000754:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000756:	3104      	adds	r1, #4

08000758 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000758:	480a      	ldr	r0, [pc, #40]	; (8000784 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800075c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800075e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000760:	d3f6      	bcc.n	8000750 <CopyDataInit>
  ldr r2, =_sbss
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000764:	e002      	b.n	800076c <LoopFillZerobss>

08000766 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000766:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000768:	f842 3b04 	str.w	r3, [r2], #4

0800076c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800076e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000770:	d3f9      	bcc.n	8000766 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000772:	f7ff ffb7 	bl	80006e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000776:	f001 fdf3 	bl	8002360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077a:	f7ff fe15 	bl	80003a8 <main>
  bx lr
 800077e:	4770      	bx	lr
  ldr r3, =_sidata
 8000780:	08002410 	.word	0x08002410
  ldr r0, =_sdata
 8000784:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000788:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800078c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000790:	20000044 	.word	0x20000044

08000794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000794:	e7fe      	b.n	8000794 <ADC1_2_IRQHandler>
	...

08000798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_Init+0x28>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a07      	ldr	r2, [pc, #28]	; (80007c0 <HAL_Init+0x28>)
 80007a2:	f043 0310 	orr.w	r3, r3, #16
 80007a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a8:	2003      	movs	r0, #3
 80007aa:	f000 f92b 	bl	8000a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ae:	2000      	movs	r0, #0
 80007b0:	f000 f808 	bl	80007c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007b4:	f7ff ff16 	bl	80005e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40022000 	.word	0x40022000

080007c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007cc:	4b12      	ldr	r3, [pc, #72]	; (8000818 <HAL_InitTick+0x54>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b12      	ldr	r3, [pc, #72]	; (800081c <HAL_InitTick+0x58>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	4619      	mov	r1, r3
 80007d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007da:	fbb3 f3f1 	udiv	r3, r3, r1
 80007de:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f935 	bl	8000a52 <HAL_SYSTICK_Config>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e00e      	b.n	8000810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2b0f      	cmp	r3, #15
 80007f6:	d80a      	bhi.n	800080e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007f8:	2200      	movs	r2, #0
 80007fa:	6879      	ldr	r1, [r7, #4]
 80007fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000800:	f000 f90b 	bl	8000a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000804:	4a06      	ldr	r2, [pc, #24]	; (8000820 <HAL_InitTick+0x5c>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800080a:	2300      	movs	r3, #0
 800080c:	e000      	b.n	8000810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800080e:	2301      	movs	r3, #1
}
 8000810:	4618      	mov	r0, r3
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000000 	.word	0x20000000
 800081c:	20000008 	.word	0x20000008
 8000820:	20000004 	.word	0x20000004

08000824 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <HAL_IncTick+0x1c>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	461a      	mov	r2, r3
 800082e:	4b05      	ldr	r3, [pc, #20]	; (8000844 <HAL_IncTick+0x20>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4413      	add	r3, r2
 8000834:	4a03      	ldr	r2, [pc, #12]	; (8000844 <HAL_IncTick+0x20>)
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	20000008 	.word	0x20000008
 8000844:	20000040 	.word	0x20000040

08000848 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return uwTick;
 800084c:	4b02      	ldr	r3, [pc, #8]	; (8000858 <HAL_GetTick+0x10>)
 800084e:	681b      	ldr	r3, [r3, #0]
}
 8000850:	4618      	mov	r0, r3
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	20000040 	.word	0x20000040

0800085c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000864:	f7ff fff0 	bl	8000848 <HAL_GetTick>
 8000868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000874:	d005      	beq.n	8000882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000876:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <HAL_Delay+0x44>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	461a      	mov	r2, r3
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	4413      	add	r3, r2
 8000880:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000882:	bf00      	nop
 8000884:	f7ff ffe0 	bl	8000848 <HAL_GetTick>
 8000888:	4602      	mov	r2, r0
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	429a      	cmp	r2, r3
 8000892:	d8f7      	bhi.n	8000884 <HAL_Delay+0x28>
  {
  }
}
 8000894:	bf00      	nop
 8000896:	bf00      	nop
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000008 	.word	0x20000008

080008a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008c0:	4013      	ands	r3, r2
 80008c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008d6:	4a04      	ldr	r2, [pc, #16]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	60d3      	str	r3, [r2, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f0:	4b04      	ldr	r3, [pc, #16]	; (8000904 <__NVIC_GetPriorityGrouping+0x18>)
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	0a1b      	lsrs	r3, r3, #8
 80008f6:	f003 0307 	and.w	r3, r3, #7
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000918:	2b00      	cmp	r3, #0
 800091a:	db0a      	blt.n	8000932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	b2da      	uxtb	r2, r3
 8000920:	490c      	ldr	r1, [pc, #48]	; (8000954 <__NVIC_SetPriority+0x4c>)
 8000922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000926:	0112      	lsls	r2, r2, #4
 8000928:	b2d2      	uxtb	r2, r2
 800092a:	440b      	add	r3, r1
 800092c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000930:	e00a      	b.n	8000948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4908      	ldr	r1, [pc, #32]	; (8000958 <__NVIC_SetPriority+0x50>)
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	f003 030f 	and.w	r3, r3, #15
 800093e:	3b04      	subs	r3, #4
 8000940:	0112      	lsls	r2, r2, #4
 8000942:	b2d2      	uxtb	r2, r2
 8000944:	440b      	add	r3, r1
 8000946:	761a      	strb	r2, [r3, #24]
}
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000e100 	.word	0xe000e100
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800095c:	b480      	push	{r7}
 800095e:	b089      	sub	sp, #36	; 0x24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000970:	69fb      	ldr	r3, [r7, #28]
 8000972:	f1c3 0307 	rsb	r3, r3, #7
 8000976:	2b04      	cmp	r3, #4
 8000978:	bf28      	it	cs
 800097a:	2304      	movcs	r3, #4
 800097c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	3304      	adds	r3, #4
 8000982:	2b06      	cmp	r3, #6
 8000984:	d902      	bls.n	800098c <NVIC_EncodePriority+0x30>
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	3b03      	subs	r3, #3
 800098a:	e000      	b.n	800098e <NVIC_EncodePriority+0x32>
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000990:	f04f 32ff 	mov.w	r2, #4294967295
 8000994:	69bb      	ldr	r3, [r7, #24]
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43da      	mvns	r2, r3
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	401a      	ands	r2, r3
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a4:	f04f 31ff 	mov.w	r1, #4294967295
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	fa01 f303 	lsl.w	r3, r1, r3
 80009ae:	43d9      	mvns	r1, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b4:	4313      	orrs	r3, r2
         );
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3724      	adds	r7, #36	; 0x24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009d0:	d301      	bcc.n	80009d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d2:	2301      	movs	r3, #1
 80009d4:	e00f      	b.n	80009f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <SysTick_Config+0x40>)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	3b01      	subs	r3, #1
 80009dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009de:	210f      	movs	r1, #15
 80009e0:	f04f 30ff 	mov.w	r0, #4294967295
 80009e4:	f7ff ff90 	bl	8000908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e8:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <SysTick_Config+0x40>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ee:	4b04      	ldr	r3, [pc, #16]	; (8000a00 <SysTick_Config+0x40>)
 80009f0:	2207      	movs	r2, #7
 80009f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	e000e010 	.word	0xe000e010

08000a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff ff49 	bl	80008a4 <__NVIC_SetPriorityGrouping>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	4603      	mov	r3, r0
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
 8000a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a2c:	f7ff ff5e 	bl	80008ec <__NVIC_GetPriorityGrouping>
 8000a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	68b9      	ldr	r1, [r7, #8]
 8000a36:	6978      	ldr	r0, [r7, #20]
 8000a38:	f7ff ff90 	bl	800095c <NVIC_EncodePriority>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a42:	4611      	mov	r1, r2
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff5f 	bl	8000908 <__NVIC_SetPriority>
}
 8000a4a:	bf00      	nop
 8000a4c:	3718      	adds	r7, #24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ffb0 	bl	80009c0 <SysTick_Config>
 8000a60:	4603      	mov	r3, r0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b08b      	sub	sp, #44	; 0x2c
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7e:	e161      	b.n	8000d44 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a80:	2201      	movs	r2, #1
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	f040 8150 	bne.w	8000d3e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	4a97      	ldr	r2, [pc, #604]	; (8000d00 <HAL_GPIO_Init+0x294>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d05e      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a95      	ldr	r2, [pc, #596]	; (8000d00 <HAL_GPIO_Init+0x294>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d875      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aae:	4a95      	ldr	r2, [pc, #596]	; (8000d04 <HAL_GPIO_Init+0x298>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d058      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a93      	ldr	r2, [pc, #588]	; (8000d04 <HAL_GPIO_Init+0x298>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d86f      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aba:	4a93      	ldr	r2, [pc, #588]	; (8000d08 <HAL_GPIO_Init+0x29c>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d052      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ac0:	4a91      	ldr	r2, [pc, #580]	; (8000d08 <HAL_GPIO_Init+0x29c>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d869      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ac6:	4a91      	ldr	r2, [pc, #580]	; (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d04c      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000acc:	4a8f      	ldr	r2, [pc, #572]	; (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d863      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ad2:	4a8f      	ldr	r2, [pc, #572]	; (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d046      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ad8:	4a8d      	ldr	r2, [pc, #564]	; (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d85d      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ade:	2b12      	cmp	r3, #18
 8000ae0:	d82a      	bhi.n	8000b38 <HAL_GPIO_Init+0xcc>
 8000ae2:	2b12      	cmp	r3, #18
 8000ae4:	d859      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ae6:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <HAL_GPIO_Init+0x80>)
 8000ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aec:	08000b67 	.word	0x08000b67
 8000af0:	08000b41 	.word	0x08000b41
 8000af4:	08000b53 	.word	0x08000b53
 8000af8:	08000b95 	.word	0x08000b95
 8000afc:	08000b9b 	.word	0x08000b9b
 8000b00:	08000b9b 	.word	0x08000b9b
 8000b04:	08000b9b 	.word	0x08000b9b
 8000b08:	08000b9b 	.word	0x08000b9b
 8000b0c:	08000b9b 	.word	0x08000b9b
 8000b10:	08000b9b 	.word	0x08000b9b
 8000b14:	08000b9b 	.word	0x08000b9b
 8000b18:	08000b9b 	.word	0x08000b9b
 8000b1c:	08000b9b 	.word	0x08000b9b
 8000b20:	08000b9b 	.word	0x08000b9b
 8000b24:	08000b9b 	.word	0x08000b9b
 8000b28:	08000b9b 	.word	0x08000b9b
 8000b2c:	08000b9b 	.word	0x08000b9b
 8000b30:	08000b49 	.word	0x08000b49
 8000b34:	08000b5d 	.word	0x08000b5d
 8000b38:	4a76      	ldr	r2, [pc, #472]	; (8000d14 <HAL_GPIO_Init+0x2a8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d013      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b3e:	e02c      	b.n	8000b9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	623b      	str	r3, [r7, #32]
          break;
 8000b46:	e029      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	623b      	str	r3, [r7, #32]
          break;
 8000b50:	e024      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	3308      	adds	r3, #8
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e01f      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	330c      	adds	r3, #12
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e01a      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	689b      	ldr	r3, [r3, #8]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b6e:	2304      	movs	r3, #4
 8000b70:	623b      	str	r3, [r7, #32]
          break;
 8000b72:	e013      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d105      	bne.n	8000b88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	69fa      	ldr	r2, [r7, #28]
 8000b84:	611a      	str	r2, [r3, #16]
          break;
 8000b86:	e009      	b.n	8000b9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b88:	2308      	movs	r3, #8
 8000b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	615a      	str	r2, [r3, #20]
          break;
 8000b92:	e003      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
          break;
 8000b98:	e000      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          break;
 8000b9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	2bff      	cmp	r3, #255	; 0xff
 8000ba0:	d801      	bhi.n	8000ba6 <HAL_GPIO_Init+0x13a>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	e001      	b.n	8000baa <HAL_GPIO_Init+0x13e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	2bff      	cmp	r3, #255	; 0xff
 8000bb0:	d802      	bhi.n	8000bb8 <HAL_GPIO_Init+0x14c>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	e002      	b.n	8000bbe <HAL_GPIO_Init+0x152>
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	3b08      	subs	r3, #8
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	210f      	movs	r1, #15
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	401a      	ands	r2, r3
 8000bd0:	6a39      	ldr	r1, [r7, #32]
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f000 80a9 	beq.w	8000d3e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bec:	4b4a      	ldr	r3, [pc, #296]	; (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a49      	ldr	r2, [pc, #292]	; (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b47      	ldr	r3, [pc, #284]	; (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c04:	4a45      	ldr	r2, [pc, #276]	; (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	089b      	lsrs	r3, r3, #2
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	f003 0303 	and.w	r3, r3, #3
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4013      	ands	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a3d      	ldr	r2, [pc, #244]	; (8000d20 <HAL_GPIO_Init+0x2b4>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d00d      	beq.n	8000c4c <HAL_GPIO_Init+0x1e0>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a3c      	ldr	r2, [pc, #240]	; (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d007      	beq.n	8000c48 <HAL_GPIO_Init+0x1dc>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a3b      	ldr	r2, [pc, #236]	; (8000d28 <HAL_GPIO_Init+0x2bc>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d101      	bne.n	8000c44 <HAL_GPIO_Init+0x1d8>
 8000c40:	2302      	movs	r3, #2
 8000c42:	e004      	b.n	8000c4e <HAL_GPIO_Init+0x1e2>
 8000c44:	2303      	movs	r3, #3
 8000c46:	e002      	b.n	8000c4e <HAL_GPIO_Init+0x1e2>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e000      	b.n	8000c4e <HAL_GPIO_Init+0x1e2>
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c50:	f002 0203 	and.w	r2, r2, #3
 8000c54:	0092      	lsls	r2, r2, #2
 8000c56:	4093      	lsls	r3, r2
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c5e:	492f      	ldr	r1, [pc, #188]	; (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c62:	089b      	lsrs	r3, r3, #2
 8000c64:	3302      	adds	r3, #2
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d006      	beq.n	8000c86 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c78:	4b2c      	ldr	r3, [pc, #176]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	492b      	ldr	r1, [pc, #172]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	600b      	str	r3, [r1, #0]
 8000c84:	e006      	b.n	8000c94 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c86:	4b29      	ldr	r3, [pc, #164]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	4927      	ldr	r1, [pc, #156]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d006      	beq.n	8000cae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ca0:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000ca2:	685a      	ldr	r2, [r3, #4]
 8000ca4:	4921      	ldr	r1, [pc, #132]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	604b      	str	r3, [r1, #4]
 8000cac:	e006      	b.n	8000cbc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cae:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cb0:	685a      	ldr	r2, [r3, #4]
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	491d      	ldr	r1, [pc, #116]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cb8:	4013      	ands	r3, r2
 8000cba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d006      	beq.n	8000cd6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cc8:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cca:	689a      	ldr	r2, [r3, #8]
 8000ccc:	4917      	ldr	r1, [pc, #92]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	608b      	str	r3, [r1, #8]
 8000cd4:	e006      	b.n	8000ce4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cd8:	689a      	ldr	r2, [r3, #8]
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	4913      	ldr	r1, [pc, #76]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d01f      	beq.n	8000d30 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cf2:	68da      	ldr	r2, [r3, #12]
 8000cf4:	490d      	ldr	r1, [pc, #52]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	60cb      	str	r3, [r1, #12]
 8000cfc:	e01f      	b.n	8000d3e <HAL_GPIO_Init+0x2d2>
 8000cfe:	bf00      	nop
 8000d00:	10320000 	.word	0x10320000
 8000d04:	10310000 	.word	0x10310000
 8000d08:	10220000 	.word	0x10220000
 8000d0c:	10210000 	.word	0x10210000
 8000d10:	10120000 	.word	0x10120000
 8000d14:	10110000 	.word	0x10110000
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40010000 	.word	0x40010000
 8000d20:	40010800 	.word	0x40010800
 8000d24:	40010c00 	.word	0x40010c00
 8000d28:	40011000 	.word	0x40011000
 8000d2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d30:	4b0b      	ldr	r3, [pc, #44]	; (8000d60 <HAL_GPIO_Init+0x2f4>)
 8000d32:	68da      	ldr	r2, [r3, #12]
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	43db      	mvns	r3, r3
 8000d38:	4909      	ldr	r1, [pc, #36]	; (8000d60 <HAL_GPIO_Init+0x2f4>)
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d40:	3301      	adds	r3, #1
 8000d42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f47f ae96 	bne.w	8000a80 <HAL_GPIO_Init+0x14>
  }
}
 8000d54:	bf00      	nop
 8000d56:	bf00      	nop
 8000d58:	372c      	adds	r7, #44	; 0x2c
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	40010400 	.word	0x40010400

08000d64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	807b      	strh	r3, [r7, #2]
 8000d70:	4613      	mov	r3, r2
 8000d72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d74:	787b      	ldrb	r3, [r7, #1]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d003      	beq.n	8000d82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d7a:	887a      	ldrh	r2, [r7, #2]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d80:	e003      	b.n	8000d8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d82:	887b      	ldrh	r3, [r7, #2]
 8000d84:	041a      	lsls	r2, r3, #16
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	611a      	str	r2, [r3, #16]
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr

08000d94 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	601a      	str	r2, [r3, #0]
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	420e0020 	.word	0x420e0020

08000dac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e272      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f000 8087 	beq.w	8000eda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dcc:	4b92      	ldr	r3, [pc, #584]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 030c 	and.w	r3, r3, #12
 8000dd4:	2b04      	cmp	r3, #4
 8000dd6:	d00c      	beq.n	8000df2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dd8:	4b8f      	ldr	r3, [pc, #572]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 030c 	and.w	r3, r3, #12
 8000de0:	2b08      	cmp	r3, #8
 8000de2:	d112      	bne.n	8000e0a <HAL_RCC_OscConfig+0x5e>
 8000de4:	4b8c      	ldr	r3, [pc, #560]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df0:	d10b      	bne.n	8000e0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df2:	4b89      	ldr	r3, [pc, #548]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d06c      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x12c>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d168      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e24c      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e12:	d106      	bne.n	8000e22 <HAL_RCC_OscConfig+0x76>
 8000e14:	4b80      	ldr	r3, [pc, #512]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a7f      	ldr	r2, [pc, #508]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	e02e      	b.n	8000e80 <HAL_RCC_OscConfig+0xd4>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d10c      	bne.n	8000e44 <HAL_RCC_OscConfig+0x98>
 8000e2a:	4b7b      	ldr	r3, [pc, #492]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a7a      	ldr	r2, [pc, #488]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	4b78      	ldr	r3, [pc, #480]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a77      	ldr	r2, [pc, #476]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	e01d      	b.n	8000e80 <HAL_RCC_OscConfig+0xd4>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e4c:	d10c      	bne.n	8000e68 <HAL_RCC_OscConfig+0xbc>
 8000e4e:	4b72      	ldr	r3, [pc, #456]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a71      	ldr	r2, [pc, #452]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e58:	6013      	str	r3, [r2, #0]
 8000e5a:	4b6f      	ldr	r3, [pc, #444]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a6e      	ldr	r2, [pc, #440]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e64:	6013      	str	r3, [r2, #0]
 8000e66:	e00b      	b.n	8000e80 <HAL_RCC_OscConfig+0xd4>
 8000e68:	4b6b      	ldr	r3, [pc, #428]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a6a      	ldr	r2, [pc, #424]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	4b68      	ldr	r3, [pc, #416]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a67      	ldr	r2, [pc, #412]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000e7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d013      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e88:	f7ff fcde 	bl	8000848 <HAL_GetTick>
 8000e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e8e:	e008      	b.n	8000ea2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e90:	f7ff fcda 	bl	8000848 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	2b64      	cmp	r3, #100	; 0x64
 8000e9c:	d901      	bls.n	8000ea2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e200      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea2:	4b5d      	ldr	r3, [pc, #372]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0f0      	beq.n	8000e90 <HAL_RCC_OscConfig+0xe4>
 8000eae:	e014      	b.n	8000eda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fcca 	bl	8000848 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb8:	f7ff fcc6 	bl	8000848 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b64      	cmp	r3, #100	; 0x64
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e1ec      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eca:	4b53      	ldr	r3, [pc, #332]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1f0      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x10c>
 8000ed6:	e000      	b.n	8000eda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d063      	beq.n	8000fae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ee6:	4b4c      	ldr	r3, [pc, #304]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d00b      	beq.n	8000f0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ef2:	4b49      	ldr	r3, [pc, #292]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d11c      	bne.n	8000f38 <HAL_RCC_OscConfig+0x18c>
 8000efe:	4b46      	ldr	r3, [pc, #280]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d116      	bne.n	8000f38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0a:	4b43      	ldr	r3, [pc, #268]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d005      	beq.n	8000f22 <HAL_RCC_OscConfig+0x176>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d001      	beq.n	8000f22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e1c0      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f22:	4b3d      	ldr	r3, [pc, #244]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	4939      	ldr	r1, [pc, #228]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f32:	4313      	orrs	r3, r2
 8000f34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f36:	e03a      	b.n	8000fae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	691b      	ldr	r3, [r3, #16]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d020      	beq.n	8000f82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f40:	4b36      	ldr	r3, [pc, #216]	; (800101c <HAL_RCC_OscConfig+0x270>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f46:	f7ff fc7f 	bl	8000848 <HAL_GetTick>
 8000f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f4c:	e008      	b.n	8000f60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f4e:	f7ff fc7b 	bl	8000848 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d901      	bls.n	8000f60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	e1a1      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f60:	4b2d      	ldr	r3, [pc, #180]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0f0      	beq.n	8000f4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6c:	4b2a      	ldr	r3, [pc, #168]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	695b      	ldr	r3, [r3, #20]
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	4927      	ldr	r1, [pc, #156]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	600b      	str	r3, [r1, #0]
 8000f80:	e015      	b.n	8000fae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f82:	4b26      	ldr	r3, [pc, #152]	; (800101c <HAL_RCC_OscConfig+0x270>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f88:	f7ff fc5e 	bl	8000848 <HAL_GetTick>
 8000f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f90:	f7ff fc5a 	bl	8000848 <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e180      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fa2:	4b1d      	ldr	r3, [pc, #116]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1f0      	bne.n	8000f90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0308 	and.w	r3, r3, #8
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d03a      	beq.n	8001030 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d019      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fc2:	4b17      	ldr	r3, [pc, #92]	; (8001020 <HAL_RCC_OscConfig+0x274>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc8:	f7ff fc3e 	bl	8000848 <HAL_GetTick>
 8000fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fce:	e008      	b.n	8000fe2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fd0:	f7ff fc3a 	bl	8000848 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d901      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e160      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fe2:	4b0d      	ldr	r3, [pc, #52]	; (8001018 <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d0f0      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 fac4 	bl	800157c <RCC_Delay>
 8000ff4:	e01c      	b.n	8001030 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <HAL_RCC_OscConfig+0x274>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fc24 	bl	8000848 <HAL_GetTick>
 8001000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001002:	e00f      	b.n	8001024 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001004:	f7ff fc20 	bl	8000848 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d908      	bls.n	8001024 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e146      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000
 800101c:	42420000 	.word	0x42420000
 8001020:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001024:	4b92      	ldr	r3, [pc, #584]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	f003 0302 	and.w	r3, r3, #2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d1e9      	bne.n	8001004 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0304 	and.w	r3, r3, #4
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 80a6 	beq.w	800118a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001042:	4b8b      	ldr	r3, [pc, #556]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d10d      	bne.n	800106a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	4b88      	ldr	r3, [pc, #544]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	4a87      	ldr	r2, [pc, #540]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001058:	61d3      	str	r3, [r2, #28]
 800105a:	4b85      	ldr	r3, [pc, #532]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001066:	2301      	movs	r3, #1
 8001068:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800106a:	4b82      	ldr	r3, [pc, #520]	; (8001274 <HAL_RCC_OscConfig+0x4c8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001072:	2b00      	cmp	r3, #0
 8001074:	d118      	bne.n	80010a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001076:	4b7f      	ldr	r3, [pc, #508]	; (8001274 <HAL_RCC_OscConfig+0x4c8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a7e      	ldr	r2, [pc, #504]	; (8001274 <HAL_RCC_OscConfig+0x4c8>)
 800107c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001082:	f7ff fbe1 	bl	8000848 <HAL_GetTick>
 8001086:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001088:	e008      	b.n	800109c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800108a:	f7ff fbdd 	bl	8000848 <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	2b64      	cmp	r3, #100	; 0x64
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e103      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109c:	4b75      	ldr	r3, [pc, #468]	; (8001274 <HAL_RCC_OscConfig+0x4c8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d0f0      	beq.n	800108a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d106      	bne.n	80010be <HAL_RCC_OscConfig+0x312>
 80010b0:	4b6f      	ldr	r3, [pc, #444]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	4a6e      	ldr	r2, [pc, #440]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	6213      	str	r3, [r2, #32]
 80010bc:	e02d      	b.n	800111a <HAL_RCC_OscConfig+0x36e>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d10c      	bne.n	80010e0 <HAL_RCC_OscConfig+0x334>
 80010c6:	4b6a      	ldr	r3, [pc, #424]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	4a69      	ldr	r2, [pc, #420]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	f023 0301 	bic.w	r3, r3, #1
 80010d0:	6213      	str	r3, [r2, #32]
 80010d2:	4b67      	ldr	r3, [pc, #412]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	4a66      	ldr	r2, [pc, #408]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010d8:	f023 0304 	bic.w	r3, r3, #4
 80010dc:	6213      	str	r3, [r2, #32]
 80010de:	e01c      	b.n	800111a <HAL_RCC_OscConfig+0x36e>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	2b05      	cmp	r3, #5
 80010e6:	d10c      	bne.n	8001102 <HAL_RCC_OscConfig+0x356>
 80010e8:	4b61      	ldr	r3, [pc, #388]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010ea:	6a1b      	ldr	r3, [r3, #32]
 80010ec:	4a60      	ldr	r2, [pc, #384]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010ee:	f043 0304 	orr.w	r3, r3, #4
 80010f2:	6213      	str	r3, [r2, #32]
 80010f4:	4b5e      	ldr	r3, [pc, #376]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	4a5d      	ldr	r2, [pc, #372]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80010fa:	f043 0301 	orr.w	r3, r3, #1
 80010fe:	6213      	str	r3, [r2, #32]
 8001100:	e00b      	b.n	800111a <HAL_RCC_OscConfig+0x36e>
 8001102:	4b5b      	ldr	r3, [pc, #364]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	4a5a      	ldr	r2, [pc, #360]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	f023 0301 	bic.w	r3, r3, #1
 800110c:	6213      	str	r3, [r2, #32]
 800110e:	4b58      	ldr	r3, [pc, #352]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001110:	6a1b      	ldr	r3, [r3, #32]
 8001112:	4a57      	ldr	r2, [pc, #348]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	f023 0304 	bic.w	r3, r3, #4
 8001118:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d015      	beq.n	800114e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001122:	f7ff fb91 	bl	8000848 <HAL_GetTick>
 8001126:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001128:	e00a      	b.n	8001140 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800112a:	f7ff fb8d 	bl	8000848 <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	f241 3288 	movw	r2, #5000	; 0x1388
 8001138:	4293      	cmp	r3, r2
 800113a:	d901      	bls.n	8001140 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e0b1      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001140:	4b4b      	ldr	r3, [pc, #300]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0ee      	beq.n	800112a <HAL_RCC_OscConfig+0x37e>
 800114c:	e014      	b.n	8001178 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114e:	f7ff fb7b 	bl	8000848 <HAL_GetTick>
 8001152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001154:	e00a      	b.n	800116c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001156:	f7ff fb77 	bl	8000848 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	f241 3288 	movw	r2, #5000	; 0x1388
 8001164:	4293      	cmp	r3, r2
 8001166:	d901      	bls.n	800116c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e09b      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800116c:	4b40      	ldr	r3, [pc, #256]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	6a1b      	ldr	r3, [r3, #32]
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1ee      	bne.n	8001156 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001178:	7dfb      	ldrb	r3, [r7, #23]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d105      	bne.n	800118a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800117e:	4b3c      	ldr	r3, [pc, #240]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	4a3b      	ldr	r2, [pc, #236]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001188:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	2b00      	cmp	r3, #0
 8001190:	f000 8087 	beq.w	80012a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001194:	4b36      	ldr	r3, [pc, #216]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 030c 	and.w	r3, r3, #12
 800119c:	2b08      	cmp	r3, #8
 800119e:	d061      	beq.n	8001264 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d146      	bne.n	8001236 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a8:	4b33      	ldr	r3, [pc, #204]	; (8001278 <HAL_RCC_OscConfig+0x4cc>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ae:	f7ff fb4b 	bl	8000848 <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b4:	e008      	b.n	80011c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011b6:	f7ff fb47 	bl	8000848 <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e06d      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c8:	4b29      	ldr	r3, [pc, #164]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1f0      	bne.n	80011b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011dc:	d108      	bne.n	80011f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011de:	4b24      	ldr	r3, [pc, #144]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	4921      	ldr	r1, [pc, #132]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	4313      	orrs	r3, r2
 80011ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011f0:	4b1f      	ldr	r3, [pc, #124]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6a19      	ldr	r1, [r3, #32]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001200:	430b      	orrs	r3, r1
 8001202:	491b      	ldr	r1, [pc, #108]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	4313      	orrs	r3, r2
 8001206:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_RCC_OscConfig+0x4cc>)
 800120a:	2201      	movs	r2, #1
 800120c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120e:	f7ff fb1b 	bl	8000848 <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001216:	f7ff fb17 	bl	8000848 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e03d      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0f0      	beq.n	8001216 <HAL_RCC_OscConfig+0x46a>
 8001234:	e035      	b.n	80012a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <HAL_RCC_OscConfig+0x4cc>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fb04 	bl	8000848 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001244:	f7ff fb00 	bl	8000848 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e026      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0x498>
 8001262:	e01e      	b.n	80012a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d107      	bne.n	800127c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e019      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
 8001270:	40021000 	.word	0x40021000
 8001274:	40007000 	.word	0x40007000
 8001278:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <HAL_RCC_OscConfig+0x500>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	429a      	cmp	r2, r3
 800128e:	d106      	bne.n	800129e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129a:	429a      	cmp	r2, r3
 800129c:	d001      	beq.n	80012a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e000      	b.n	80012a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40021000 	.word	0x40021000

080012b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e0d0      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012c4:	4b6a      	ldr	r3, [pc, #424]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d910      	bls.n	80012f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	4b67      	ldr	r3, [pc, #412]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f023 0207 	bic.w	r2, r3, #7
 80012da:	4965      	ldr	r1, [pc, #404]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	4313      	orrs	r3, r2
 80012e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e2:	4b63      	ldr	r3, [pc, #396]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	683a      	ldr	r2, [r7, #0]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d001      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e0b8      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d020      	beq.n	8001342 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0304 	and.w	r3, r3, #4
 8001308:	2b00      	cmp	r3, #0
 800130a:	d005      	beq.n	8001318 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800130c:	4b59      	ldr	r3, [pc, #356]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	4a58      	ldr	r2, [pc, #352]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001316:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0308 	and.w	r3, r3, #8
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001324:	4b53      	ldr	r3, [pc, #332]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	4a52      	ldr	r2, [pc, #328]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800132e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001330:	4b50      	ldr	r3, [pc, #320]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	494d      	ldr	r1, [pc, #308]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800133e:	4313      	orrs	r3, r2
 8001340:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	2b00      	cmp	r3, #0
 800134c:	d040      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d107      	bne.n	8001366 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b47      	ldr	r3, [pc, #284]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d115      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e07f      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d107      	bne.n	800137e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136e:	4b41      	ldr	r3, [pc, #260]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d109      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e073      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137e:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e06b      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138e:	4b39      	ldr	r3, [pc, #228]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f023 0203 	bic.w	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4936      	ldr	r1, [pc, #216]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a0:	f7ff fa52 	bl	8000848 <HAL_GetTick>
 80013a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a6:	e00a      	b.n	80013be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7ff fa4e 	bl	8000848 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e053      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	4b2d      	ldr	r3, [pc, #180]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f003 020c 	and.w	r2, r3, #12
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d1eb      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013d0:	4b27      	ldr	r3, [pc, #156]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d210      	bcs.n	8001400 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013de:	4b24      	ldr	r3, [pc, #144]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 0207 	bic.w	r2, r3, #7
 80013e6:	4922      	ldr	r1, [pc, #136]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ee:	4b20      	ldr	r3, [pc, #128]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d001      	beq.n	8001400 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e032      	b.n	8001466 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	2b00      	cmp	r3, #0
 800140a:	d008      	beq.n	800141e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800140c:	4b19      	ldr	r3, [pc, #100]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	4916      	ldr	r1, [pc, #88]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800141a:	4313      	orrs	r3, r2
 800141c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	2b00      	cmp	r3, #0
 8001428:	d009      	beq.n	800143e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800142a:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	490e      	ldr	r1, [pc, #56]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 800143a:	4313      	orrs	r3, r2
 800143c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800143e:	f000 f821 	bl	8001484 <HAL_RCC_GetSysClockFreq>
 8001442:	4602      	mov	r2, r0
 8001444:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	091b      	lsrs	r3, r3, #4
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	490a      	ldr	r1, [pc, #40]	; (8001478 <HAL_RCC_ClockConfig+0x1c8>)
 8001450:	5ccb      	ldrb	r3, [r1, r3]
 8001452:	fa22 f303 	lsr.w	r3, r2, r3
 8001456:	4a09      	ldr	r2, [pc, #36]	; (800147c <HAL_RCC_ClockConfig+0x1cc>)
 8001458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <HAL_RCC_ClockConfig+0x1d0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f9b0 	bl	80007c4 <HAL_InitTick>

  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40022000 	.word	0x40022000
 8001474:	40021000 	.word	0x40021000
 8001478:	080023f0 	.word	0x080023f0
 800147c:	20000000 	.word	0x20000000
 8001480:	20000004 	.word	0x20000004

08001484 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001484:	b490      	push	{r4, r7}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800148a:	4b29      	ldr	r3, [pc, #164]	; (8001530 <HAL_RCC_GetSysClockFreq+0xac>)
 800148c:	1d3c      	adds	r4, r7, #4
 800148e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001490:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001494:	f240 2301 	movw	r3, #513	; 0x201
 8001498:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
 800149e:	2300      	movs	r3, #0
 80014a0:	61bb      	str	r3, [r7, #24]
 80014a2:	2300      	movs	r3, #0
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014ae:	4b21      	ldr	r3, [pc, #132]	; (8001534 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d002      	beq.n	80014c4 <HAL_RCC_GetSysClockFreq+0x40>
 80014be:	2b08      	cmp	r3, #8
 80014c0:	d003      	beq.n	80014ca <HAL_RCC_GetSysClockFreq+0x46>
 80014c2:	e02b      	b.n	800151c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014c6:	623b      	str	r3, [r7, #32]
      break;
 80014c8:	e02b      	b.n	8001522 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	0c9b      	lsrs	r3, r3, #18
 80014ce:	f003 030f 	and.w	r3, r3, #15
 80014d2:	3328      	adds	r3, #40	; 0x28
 80014d4:	443b      	add	r3, r7
 80014d6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80014da:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d012      	beq.n	800150c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	0c5b      	lsrs	r3, r3, #17
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	3328      	adds	r3, #40	; 0x28
 80014f2:	443b      	add	r3, r7
 80014f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80014f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014fe:	fb03 f202 	mul.w	r2, r3, r2
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	fbb2 f3f3 	udiv	r3, r2, r3
 8001508:	627b      	str	r3, [r7, #36]	; 0x24
 800150a:	e004      	b.n	8001516 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	4a0b      	ldr	r2, [pc, #44]	; (800153c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001510:	fb02 f303 	mul.w	r3, r2, r3
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001518:	623b      	str	r3, [r7, #32]
      break;
 800151a:	e002      	b.n	8001522 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_RCC_GetSysClockFreq+0xb4>)
 800151e:	623b      	str	r3, [r7, #32]
      break;
 8001520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001522:	6a3b      	ldr	r3, [r7, #32]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3728      	adds	r7, #40	; 0x28
 8001528:	46bd      	mov	sp, r7
 800152a:	bc90      	pop	{r4, r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	080023d0 	.word	0x080023d0
 8001534:	40021000 	.word	0x40021000
 8001538:	007a1200 	.word	0x007a1200
 800153c:	003d0900 	.word	0x003d0900

08001540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001544:	4b02      	ldr	r3, [pc, #8]	; (8001550 <HAL_RCC_GetHCLKFreq+0x10>)
 8001546:	681b      	ldr	r3, [r3, #0]
}
 8001548:	4618      	mov	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	20000000 	.word	0x20000000

08001554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001558:	f7ff fff2 	bl	8001540 <HAL_RCC_GetHCLKFreq>
 800155c:	4602      	mov	r2, r0
 800155e:	4b05      	ldr	r3, [pc, #20]	; (8001574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	0adb      	lsrs	r3, r3, #11
 8001564:	f003 0307 	and.w	r3, r3, #7
 8001568:	4903      	ldr	r1, [pc, #12]	; (8001578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800156a:	5ccb      	ldrb	r3, [r1, r3]
 800156c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001570:	4618      	mov	r0, r3
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40021000 	.word	0x40021000
 8001578:	08002400 	.word	0x08002400

0800157c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001584:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <RCC_Delay+0x34>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <RCC_Delay+0x38>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	0a5b      	lsrs	r3, r3, #9
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001598:	bf00      	nop
  }
  while (Delay --);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1e5a      	subs	r2, r3, #1
 800159e:	60fa      	str	r2, [r7, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1f9      	bne.n	8001598 <RCC_Delay+0x1c>
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	20000000 	.word	0x20000000
 80015b4:	10624dd3 	.word	0x10624dd3

080015b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d07d      	beq.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015d8:	4b4f      	ldr	r3, [pc, #316]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d10d      	bne.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015e4:	4b4c      	ldr	r3, [pc, #304]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	4a4b      	ldr	r2, [pc, #300]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ee:	61d3      	str	r3, [r2, #28]
 80015f0:	4b49      	ldr	r3, [pc, #292]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015fc:	2301      	movs	r3, #1
 80015fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	4b46      	ldr	r3, [pc, #280]	; (800171c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d118      	bne.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160c:	4b43      	ldr	r3, [pc, #268]	; (800171c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a42      	ldr	r2, [pc, #264]	; (800171c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001612:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001616:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001618:	f7ff f916 	bl	8000848 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161e:	e008      	b.n	8001632 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001620:	f7ff f912 	bl	8000848 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	; 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e06d      	b.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001632:	4b3a      	ldr	r3, [pc, #232]	; (800171c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800163e:	4b36      	ldr	r3, [pc, #216]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001646:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d02e      	beq.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	429a      	cmp	r2, r3
 800165a:	d027      	beq.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800165c:	4b2e      	ldr	r3, [pc, #184]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001664:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001666:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800166c:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001672:	4a29      	ldr	r2, [pc, #164]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	2b00      	cmp	r3, #0
 8001680:	d014      	beq.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001682:	f7ff f8e1 	bl	8000848 <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001688:	e00a      	b.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800168a:	f7ff f8dd 	bl	8000848 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	f241 3288 	movw	r2, #5000	; 0x1388
 8001698:	4293      	cmp	r3, r2
 800169a:	d901      	bls.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e036      	b.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a0:	4b1d      	ldr	r3, [pc, #116]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0ee      	beq.n	800168a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4917      	ldr	r1, [pc, #92]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ba:	4313      	orrs	r3, r2
 80016bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016be:	7dfb      	ldrb	r3, [r7, #23]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d105      	bne.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	4a13      	ldr	r2, [pc, #76]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d008      	beq.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016dc:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	490b      	ldr	r1, [pc, #44]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0310 	and.w	r3, r3, #16
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d008      	beq.n	800170c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	4904      	ldr	r1, [pc, #16]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001708:	4313      	orrs	r3, r2
 800170a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3718      	adds	r7, #24
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40021000 	.word	0x40021000
 800171c:	40007000 	.word	0x40007000
 8001720:	42420440 	.word	0x42420440

08001724 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b08d      	sub	sp, #52	; 0x34
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800172c:	4b58      	ldr	r3, [pc, #352]	; (8001890 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800172e:	f107 040c 	add.w	r4, r7, #12
 8001732:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001734:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001738:	f240 2301 	movw	r3, #513	; 0x201
 800173c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800173e:	2300      	movs	r3, #0
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
 8001742:	2300      	movs	r3, #0
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	2300      	movs	r3, #0
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b10      	cmp	r3, #16
 8001756:	d00a      	beq.n	800176e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b10      	cmp	r3, #16
 800175c:	f200 808e 	bhi.w	800187c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d049      	beq.n	80017fa <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b02      	cmp	r3, #2
 800176a:	d079      	beq.n	8001860 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800176c:	e086      	b.n	800187c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800176e:	4b49      	ldr	r3, [pc, #292]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001774:	4b47      	ldr	r3, [pc, #284]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d07f      	beq.n	8001880 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	0c9b      	lsrs	r3, r3, #18
 8001784:	f003 030f 	and.w	r3, r3, #15
 8001788:	3330      	adds	r3, #48	; 0x30
 800178a:	443b      	add	r3, r7
 800178c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001790:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d017      	beq.n	80017cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800179c:	4b3d      	ldr	r3, [pc, #244]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	0c5b      	lsrs	r3, r3, #17
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	3330      	adds	r3, #48	; 0x30
 80017a8:	443b      	add	r3, r7
 80017aa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00d      	beq.n	80017d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80017ba:	4a37      	ldr	r2, [pc, #220]	; (8001898 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80017bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017be:	fbb2 f2f3 	udiv	r2, r2, r3
 80017c2:	6a3b      	ldr	r3, [r7, #32]
 80017c4:	fb02 f303 	mul.w	r3, r2, r3
 80017c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017ca:	e004      	b.n	80017d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	4a33      	ldr	r2, [pc, #204]	; (800189c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017d0:	fb02 f303 	mul.w	r3, r2, r3
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80017d6:	4b2f      	ldr	r3, [pc, #188]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017e2:	d102      	bne.n	80017ea <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80017e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017e8:	e04a      	b.n	8001880 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80017ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	4a2c      	ldr	r2, [pc, #176]	; (80018a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80017f0:	fba2 2303 	umull	r2, r3, r2, r3
 80017f4:	085b      	lsrs	r3, r3, #1
 80017f6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017f8:	e042      	b.n	8001880 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80017fa:	4b26      	ldr	r3, [pc, #152]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800180a:	d108      	bne.n	800181e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8001816:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800181a:	62bb      	str	r3, [r7, #40]	; 0x28
 800181c:	e01f      	b.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001828:	d109      	bne.n	800183e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800182c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8001836:	f649 4340 	movw	r3, #40000	; 0x9c40
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
 800183c:	e00f      	b.n	800185e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001844:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001848:	d11c      	bne.n	8001884 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800184a:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d016      	beq.n	8001884 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8001856:	f24f 4324 	movw	r3, #62500	; 0xf424
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800185c:	e012      	b.n	8001884 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800185e:	e011      	b.n	8001884 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001860:	f7ff fe78 	bl	8001554 <HAL_RCC_GetPCLK2Freq>
 8001864:	4602      	mov	r2, r0
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	0b9b      	lsrs	r3, r3, #14
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	3301      	adds	r3, #1
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fbb2 f3f3 	udiv	r3, r2, r3
 8001878:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800187a:	e004      	b.n	8001886 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800187c:	bf00      	nop
 800187e:	e002      	b.n	8001886 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001880:	bf00      	nop
 8001882:	e000      	b.n	8001886 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001884:	bf00      	nop
    }
  }
  return (frequency);
 8001886:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001888:	4618      	mov	r0, r3
 800188a:	3734      	adds	r7, #52	; 0x34
 800188c:	46bd      	mov	sp, r7
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	080023e0 	.word	0x080023e0
 8001894:	40021000 	.word	0x40021000
 8001898:	007a1200 	.word	0x007a1200
 800189c:	003d0900 	.word	0x003d0900
 80018a0:	aaaaaaab 	.word	0xaaaaaaab

080018a4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e084      	b.n	80019c4 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7c5b      	ldrb	r3, [r3, #17]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d105      	bne.n	80018d0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7fe febc 	bl	8000648 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 faa0 	bl	8001e1c <HAL_RTC_WaitForSynchro>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d004      	beq.n	80018ec <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2204      	movs	r2, #4
 80018e6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e06b      	b.n	80019c4 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 fb59 	bl	8001fa4 <RTC_EnterInitMode>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d004      	beq.n	8001902 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2204      	movs	r2, #4
 80018fc:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e060      	b.n	80019c4 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 0207 	bic.w	r2, r2, #7
 8001910:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800191a:	4b2c      	ldr	r3, [pc, #176]	; (80019cc <HAL_RTC_Init+0x128>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a2b      	ldr	r2, [pc, #172]	; (80019cc <HAL_RTC_Init+0x128>)
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001926:	4b29      	ldr	r3, [pc, #164]	; (80019cc <HAL_RTC_Init+0x128>)
 8001928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800192a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	4926      	ldr	r1, [pc, #152]	; (80019cc <HAL_RTC_Init+0x128>)
 8001934:	4313      	orrs	r3, r2
 8001936:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001940:	d003      	beq.n	800194a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e00e      	b.n	8001968 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff feea 	bl	8001724 <HAL_RCCEx_GetPeriphCLKFreq>
 8001950:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d104      	bne.n	8001962 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2204      	movs	r2, #4
 800195c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e030      	b.n	80019c4 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3b01      	subs	r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f023 010f 	bic.w	r1, r3, #15
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	0c1a      	lsrs	r2, r3, #16
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	430a      	orrs	r2, r1
 800197c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	0c1b      	lsrs	r3, r3, #16
 8001986:	041b      	lsls	r3, r3, #16
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	b291      	uxth	r1, r2
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	430b      	orrs	r3, r1
 8001992:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 fb2d 	bl	8001ff4 <RTC_ExitInitMode>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d004      	beq.n	80019aa <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2204      	movs	r2, #4
 80019a4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e00c      	b.n	80019c4 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2201      	movs	r2, #1
 80019ba:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80019c2:	2300      	movs	r3, #0
  }
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40006c00 	.word	0x40006c00

080019d0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b087      	sub	sp, #28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	2300      	movs	r3, #0
 80019e2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <HAL_RTC_SetTime+0x20>
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d101      	bne.n	80019f4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e080      	b.n	8001af6 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	7c1b      	ldrb	r3, [r3, #16]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_RTC_SetTime+0x30>
 80019fc:	2302      	movs	r3, #2
 80019fe:	e07a      	b.n	8001af6 <HAL_RTC_SetTime+0x126>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2201      	movs	r2, #1
 8001a04:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d113      	bne.n	8001a3a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a1c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	785b      	ldrb	r3, [r3, #1]
 8001a24:	4619      	mov	r1, r3
 8001a26:	460b      	mov	r3, r1
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	1a5b      	subs	r3, r3, r1
 8001a2c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a2e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a34:	4413      	add	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	e01e      	b.n	8001a78 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 fb1d 	bl	800207e <RTC_Bcd2ToByte>
 8001a44:	4603      	mov	r3, r0
 8001a46:	461a      	mov	r2, r3
 8001a48:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a4c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	785b      	ldrb	r3, [r3, #1]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 fb12 	bl	800207e <RTC_Bcd2ToByte>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4613      	mov	r3, r2
 8001a60:	011b      	lsls	r3, r3, #4
 8001a62:	1a9b      	subs	r3, r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a66:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	789b      	ldrb	r3, [r3, #2]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fb06 	bl	800207e <RTC_Bcd2ToByte>
 8001a72:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a74:	4423      	add	r3, r4
 8001a76:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001a78:	6979      	ldr	r1, [r7, #20]
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	f000 fa2b 	bl	8001ed6 <RTC_WriteTimeCounter>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d007      	beq.n	8001a96 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2204      	movs	r2, #4
 8001a8a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e02f      	b.n	8001af6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0205 	bic.w	r2, r2, #5
 8001aa4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 fa3c 	bl	8001f24 <RTC_ReadAlarmCounter>
 8001aac:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab4:	d018      	beq.n	8001ae8 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d214      	bcs.n	8001ae8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001ac4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001ac8:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001aca:	6939      	ldr	r1, [r7, #16]
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f000 fa42 	bl	8001f56 <RTC_WriteAlarmCounter>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d007      	beq.n	8001ae8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2204      	movs	r2, #4
 8001adc:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e006      	b.n	8001af6 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2201      	movs	r2, #1
 8001aec:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001af4:	2300      	movs	r3, #0
  }
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	371c      	adds	r7, #28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd90      	pop	{r4, r7, pc}
	...

08001b00 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d002      	beq.n	8001b28 <HAL_RTC_GetTime+0x28>
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d101      	bne.n	8001b2c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e0b5      	b.n	8001c98 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0304 	and.w	r3, r3, #4
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e0ac      	b.n	8001c98 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f000 f999 	bl	8001e76 <RTC_ReadTimeCounter>
 8001b44:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	4a55      	ldr	r2, [pc, #340]	; (8001ca0 <HAL_RTC_GetTime+0x1a0>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	0adb      	lsrs	r3, r3, #11
 8001b50:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4b52      	ldr	r3, [pc, #328]	; (8001ca0 <HAL_RTC_GetTime+0x1a0>)
 8001b56:	fba3 1302 	umull	r1, r3, r3, r2
 8001b5a:	0adb      	lsrs	r3, r3, #11
 8001b5c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b60:	fb01 f303 	mul.w	r3, r1, r3
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	4a4f      	ldr	r2, [pc, #316]	; (8001ca4 <HAL_RTC_GetTime+0x1a4>)
 8001b68:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6c:	095b      	lsrs	r3, r3, #5
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	4a4a      	ldr	r2, [pc, #296]	; (8001ca0 <HAL_RTC_GetTime+0x1a0>)
 8001b78:	fba2 1203 	umull	r1, r2, r2, r3
 8001b7c:	0ad2      	lsrs	r2, r2, #11
 8001b7e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b82:	fb01 f202 	mul.w	r2, r1, r2
 8001b86:	1a9a      	subs	r2, r3, r2
 8001b88:	4b46      	ldr	r3, [pc, #280]	; (8001ca4 <HAL_RTC_GetTime+0x1a4>)
 8001b8a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b8e:	0959      	lsrs	r1, r3, #5
 8001b90:	460b      	mov	r3, r1
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	1a5b      	subs	r3, r3, r1
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	1ad1      	subs	r1, r2, r3
 8001b9a:	b2ca      	uxtb	r2, r1
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	2b17      	cmp	r3, #23
 8001ba4:	d955      	bls.n	8001c52 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4a3f      	ldr	r2, [pc, #252]	; (8001ca8 <HAL_RTC_GetTime+0x1a8>)
 8001baa:	fba2 2303 	umull	r2, r3, r2, r3
 8001bae:	091b      	lsrs	r3, r3, #4
 8001bb0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001bb2:	6939      	ldr	r1, [r7, #16]
 8001bb4:	4b3c      	ldr	r3, [pc, #240]	; (8001ca8 <HAL_RTC_GetTime+0x1a8>)
 8001bb6:	fba3 2301 	umull	r2, r3, r3, r1
 8001bba:	091a      	lsrs	r2, r3, #4
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	1aca      	subs	r2, r1, r3
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f9a9 	bl	8001f24 <RTC_ReadAlarmCounter>
 8001bd2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bda:	d008      	beq.n	8001bee <HAL_RTC_GetTime+0xee>
 8001bdc:	69fa      	ldr	r2, [r7, #28]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d904      	bls.n	8001bee <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001be4:	69fa      	ldr	r2, [r7, #28]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	61fb      	str	r3, [r7, #28]
 8001bec:	e002      	b.n	8001bf4 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001bee:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	4a2d      	ldr	r2, [pc, #180]	; (8001cac <HAL_RTC_GetTime+0x1ac>)
 8001bf8:	fb02 f303 	mul.w	r3, r2, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001c02:	69b9      	ldr	r1, [r7, #24]
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f000 f966 	bl	8001ed6 <RTC_WriteTimeCounter>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e041      	b.n	8001c98 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c1a:	d00c      	beq.n	8001c36 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001c1c:	69fa      	ldr	r2, [r7, #28]
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	4413      	add	r3, r2
 8001c22:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c24:	69f9      	ldr	r1, [r7, #28]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f000 f995 	bl	8001f56 <RTC_WriteAlarmCounter>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00a      	beq.n	8001c48 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e030      	b.n	8001c98 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c36:	69f9      	ldr	r1, [r7, #28]
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f000 f98c 	bl	8001f56 <RTC_WriteAlarmCounter>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e027      	b.n	8001c98 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001c48:	6979      	ldr	r1, [r7, #20]
 8001c4a:	68f8      	ldr	r0, [r7, #12]
 8001c4c:	f000 fa34 	bl	80020b8 <RTC_DateUpdate>
 8001c50:	e003      	b.n	8001c5a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01a      	beq.n	8001c96 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 f9ed 	bl	8002044 <RTC_ByteToBcd2>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	785b      	ldrb	r3, [r3, #1]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f9e4 	bl	8002044 <RTC_ByteToBcd2>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	461a      	mov	r2, r3
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	789b      	ldrb	r3, [r3, #2]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f9db 	bl	8002044 <RTC_ByteToBcd2>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461a      	mov	r2, r3
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	91a2b3c5 	.word	0x91a2b3c5
 8001ca4:	88888889 	.word	0x88888889
 8001ca8:	aaaaaaab 	.word	0xaaaaaaab
 8001cac:	00015180 	.word	0x00015180

08001cb0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d002      	beq.n	8001cd4 <HAL_RTC_SetDate+0x24>
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e097      	b.n	8001e08 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	7c1b      	ldrb	r3, [r3, #16]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d101      	bne.n	8001ce4 <HAL_RTC_SetDate+0x34>
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	e091      	b.n	8001e08 <HAL_RTC_SetDate+0x158>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2202      	movs	r2, #2
 8001cee:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10c      	bne.n	8001d10 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	78da      	ldrb	r2, [r3, #3]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	785a      	ldrb	r2, [r3, #1]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	789a      	ldrb	r2, [r3, #2]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	739a      	strb	r2, [r3, #14]
 8001d0e:	e01a      	b.n	8001d46 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	78db      	ldrb	r3, [r3, #3]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f9b2 	bl	800207e <RTC_Bcd2ToByte>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	785b      	ldrb	r3, [r3, #1]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 f9a9 	bl	800207e <RTC_Bcd2ToByte>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	789b      	ldrb	r3, [r3, #2]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 f9a0 	bl	800207e <RTC_Bcd2ToByte>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	7bdb      	ldrb	r3, [r3, #15]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	7b59      	ldrb	r1, [r3, #13]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	7b9b      	ldrb	r3, [r3, #14]
 8001d54:	461a      	mov	r2, r3
 8001d56:	f000 fa8b 	bl	8002270 <RTC_WeekDayNum>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	7b1a      	ldrb	r2, [r3, #12]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 f883 	bl	8001e76 <RTC_ReadTimeCounter>
 8001d70:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	4a26      	ldr	r2, [pc, #152]	; (8001e10 <HAL_RTC_SetDate+0x160>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	0adb      	lsrs	r3, r3, #11
 8001d7c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b18      	cmp	r3, #24
 8001d82:	d93a      	bls.n	8001dfa <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	4a23      	ldr	r2, [pc, #140]	; (8001e14 <HAL_RTC_SetDate+0x164>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	4a22      	ldr	r2, [pc, #136]	; (8001e18 <HAL_RTC_SetDate+0x168>)
 8001d90:	fb02 f303 	mul.w	r3, r2, r3
 8001d94:	69fa      	ldr	r2, [r7, #28]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001d9a:	69f9      	ldr	r1, [r7, #28]
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f000 f89a 	bl	8001ed6 <RTC_WriteTimeCounter>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d007      	beq.n	8001db8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2204      	movs	r2, #4
 8001dac:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e027      	b.n	8001e08 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 f8b3 	bl	8001f24 <RTC_ReadAlarmCounter>
 8001dbe:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc6:	d018      	beq.n	8001dfa <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d214      	bcs.n	8001dfa <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001dd6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001dda:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001ddc:	69b9      	ldr	r1, [r7, #24]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f8b9 	bl	8001f56 <RTC_WriteAlarmCounter>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d007      	beq.n	8001dfa <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2204      	movs	r2, #4
 8001dee:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e006      	b.n	8001e08 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3720      	adds	r7, #32
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	91a2b3c5 	.word	0x91a2b3c5
 8001e14:	aaaaaaab 	.word	0xaaaaaaab
 8001e18:	00015180 	.word	0x00015180

08001e1c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e01d      	b.n	8001e6e <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0208 	bic.w	r2, r2, #8
 8001e40:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8001e42:	f7fe fd01 	bl	8000848 <HAL_GetTick>
 8001e46:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001e48:	e009      	b.n	8001e5e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001e4a:	f7fe fcfd 	bl	8000848 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e58:	d901      	bls.n	8001e5e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e007      	b.n	8001e6e <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0308 	and.w	r3, r3, #8
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0ee      	beq.n	8001e4a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b087      	sub	sp, #28
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	827b      	strh	r3, [r7, #18]
 8001e82:	2300      	movs	r3, #0
 8001e84:	823b      	strh	r3, [r7, #16]
 8001e86:	2300      	movs	r3, #0
 8001e88:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	69db      	ldr	r3, [r3, #28]
 8001e9c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8001ea6:	8a7a      	ldrh	r2, [r7, #18]
 8001ea8:	8a3b      	ldrh	r3, [r7, #16]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d008      	beq.n	8001ec0 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8001eae:	8a3b      	ldrh	r3, [r7, #16]
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	e004      	b.n	8001eca <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8001ec0:	8a7b      	ldrh	r3, [r7, #18]
 8001ec2:	041a      	lsls	r2, r3, #16
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8001eca:	697b      	ldr	r3, [r7, #20]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	371c      	adds	r7, #28
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b084      	sub	sp, #16
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f85d 	bl	8001fa4 <RTC_EnterInitMode>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d002      	beq.n	8001ef6 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
 8001ef4:	e011      	b.n	8001f1a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	0c12      	lsrs	r2, r2, #16
 8001efe:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	b292      	uxth	r2, r2
 8001f08:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f872 	bl	8001ff4 <RTC_ExitInitMode>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	81fb      	strh	r3, [r7, #14]
 8001f30:	2300      	movs	r3, #0
 8001f32:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8001f44:	89fb      	ldrh	r3, [r7, #14]
 8001f46:	041a      	lsls	r2, r3, #16
 8001f48:	89bb      	ldrh	r3, [r7, #12]
 8001f4a:	4313      	orrs	r3, r2
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b084      	sub	sp, #16
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f81d 	bl	8001fa4 <RTC_EnterInitMode>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d002      	beq.n	8001f76 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	73fb      	strb	r3, [r7, #15]
 8001f74:	e011      	b.n	8001f9a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	0c12      	lsrs	r2, r2, #16
 8001f7e:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	b292      	uxth	r2, r2
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f832 	bl	8001ff4 <RTC_ExitInitMode>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8001fb0:	f7fe fc4a 	bl	8000848 <HAL_GetTick>
 8001fb4:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001fb6:	e009      	b.n	8001fcc <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001fb8:	f7fe fc46 	bl	8000848 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fc6:	d901      	bls.n	8001fcc <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e00f      	b.n	8001fec <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0ee      	beq.n	8001fb8 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f042 0210 	orr.w	r2, r2, #16
 8001fe8:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0210 	bic.w	r2, r2, #16
 800200e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002010:	f7fe fc1a 	bl	8000848 <HAL_GetTick>
 8002014:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002016:	e009      	b.n	800202c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002018:	f7fe fc16 	bl	8000848 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002026:	d901      	bls.n	800202c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e007      	b.n	800203c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0ee      	beq.n	8002018 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002052:	e005      	b.n	8002060 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3301      	adds	r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	3b0a      	subs	r3, #10
 800205e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	2b09      	cmp	r3, #9
 8002064:	d8f6      	bhi.n	8002054 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	b2da      	uxtb	r2, r3
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	4313      	orrs	r3, r2
 8002072:	b2db      	uxtb	r3, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800207e:	b480      	push	{r7}
 8002080:	b085      	sub	sp, #20
 8002082:	af00      	add	r7, sp, #0
 8002084:	4603      	mov	r3, r0
 8002086:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	091b      	lsrs	r3, r3, #4
 8002090:	b2db      	uxtb	r3, r3
 8002092:	461a      	mov	r2, r3
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f003 030f 	and.w	r3, r3, #15
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	b2db      	uxtb	r3, r3
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	7bdb      	ldrb	r3, [r3, #15]
 80020d6:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7b5b      	ldrb	r3, [r3, #13]
 80020dc:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	7b9b      	ldrb	r3, [r3, #14]
 80020e2:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	e06f      	b.n	80021ca <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d011      	beq.n	8002114 <RTC_DateUpdate+0x5c>
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d00e      	beq.n	8002114 <RTC_DateUpdate+0x5c>
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	2b05      	cmp	r3, #5
 80020fa:	d00b      	beq.n	8002114 <RTC_DateUpdate+0x5c>
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	2b07      	cmp	r3, #7
 8002100:	d008      	beq.n	8002114 <RTC_DateUpdate+0x5c>
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	2b08      	cmp	r3, #8
 8002106:	d005      	beq.n	8002114 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	2b0a      	cmp	r3, #10
 800210c:	d002      	beq.n	8002114 <RTC_DateUpdate+0x5c>
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	2b0c      	cmp	r3, #12
 8002112:	d117      	bne.n	8002144 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b1e      	cmp	r3, #30
 8002118:	d803      	bhi.n	8002122 <RTC_DateUpdate+0x6a>
      {
        day++;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	3301      	adds	r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002120:	e050      	b.n	80021c4 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	2b0c      	cmp	r3, #12
 8002126:	d005      	beq.n	8002134 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	3301      	adds	r3, #1
 800212c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800212e:	2301      	movs	r3, #1
 8002130:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002132:	e047      	b.n	80021c4 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002134:	2301      	movs	r3, #1
 8002136:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002138:	2301      	movs	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
          year++;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	3301      	adds	r3, #1
 8002140:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002142:	e03f      	b.n	80021c4 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b04      	cmp	r3, #4
 8002148:	d008      	beq.n	800215c <RTC_DateUpdate+0xa4>
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	2b06      	cmp	r3, #6
 800214e:	d005      	beq.n	800215c <RTC_DateUpdate+0xa4>
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	2b09      	cmp	r3, #9
 8002154:	d002      	beq.n	800215c <RTC_DateUpdate+0xa4>
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b0b      	cmp	r3, #11
 800215a:	d10c      	bne.n	8002176 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b1d      	cmp	r3, #29
 8002160:	d803      	bhi.n	800216a <RTC_DateUpdate+0xb2>
      {
        day++;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	3301      	adds	r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002168:	e02c      	b.n	80021c4 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	3301      	adds	r3, #1
 800216e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002170:	2301      	movs	r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002174:	e026      	b.n	80021c4 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	2b02      	cmp	r3, #2
 800217a:	d123      	bne.n	80021c4 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b1b      	cmp	r3, #27
 8002180:	d803      	bhi.n	800218a <RTC_DateUpdate+0xd2>
      {
        day++;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	3301      	adds	r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	e01c      	b.n	80021c4 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2b1c      	cmp	r3, #28
 800218e:	d111      	bne.n	80021b4 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	b29b      	uxth	r3, r3
 8002194:	4618      	mov	r0, r3
 8002196:	f000 f839 	bl	800220c <RTC_IsLeapYear>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d003      	beq.n	80021a8 <RTC_DateUpdate+0xf0>
        {
          day++;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3301      	adds	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	e00d      	b.n	80021c4 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	3301      	adds	r3, #1
 80021ac:	613b      	str	r3, [r7, #16]
          day = 1U;
 80021ae:	2301      	movs	r3, #1
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	e007      	b.n	80021c4 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b1d      	cmp	r3, #29
 80021b8:	d104      	bne.n	80021c4 <RTC_DateUpdate+0x10c>
      {
        month++;
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	3301      	adds	r3, #1
 80021be:	613b      	str	r3, [r7, #16]
        day = 1U;
 80021c0:	2301      	movs	r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	3301      	adds	r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d38b      	bcc.n	80020ea <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	4619      	mov	r1, r3
 80021f4:	6978      	ldr	r0, [r7, #20]
 80021f6:	f000 f83b 	bl	8002270 <RTC_WeekDayNum>
 80021fa:	4603      	mov	r3, r0
 80021fc:	461a      	mov	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	731a      	strb	r2, [r3, #12]
}
 8002202:	bf00      	nop
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002216:	88fb      	ldrh	r3, [r7, #6]
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	b29b      	uxth	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	e01d      	b.n	8002262 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	4a10      	ldr	r2, [pc, #64]	; (800226c <RTC_IsLeapYear+0x60>)
 800222a:	fba2 1203 	umull	r1, r2, r2, r3
 800222e:	0952      	lsrs	r2, r2, #5
 8002230:	2164      	movs	r1, #100	; 0x64
 8002232:	fb01 f202 	mul.w	r2, r1, r2
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	b29b      	uxth	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800223e:	2301      	movs	r3, #1
 8002240:	e00f      	b.n	8002262 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	4a09      	ldr	r2, [pc, #36]	; (800226c <RTC_IsLeapYear+0x60>)
 8002246:	fba2 1203 	umull	r1, r2, r2, r3
 800224a:	09d2      	lsrs	r2, r2, #7
 800224c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002250:	fb01 f202 	mul.w	r2, r1, r2
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	b29b      	uxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800225c:	2301      	movs	r3, #1
 800225e:	e000      	b.n	8002262 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002260:	2300      	movs	r3, #0
  }
}
 8002262:	4618      	mov	r0, r3
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	51eb851f 	.word	0x51eb851f

08002270 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]
 800227c:	4613      	mov	r3, r2
 800227e:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002280:	2300      	movs	r3, #0
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	2300      	movs	r3, #0
 8002286:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800228e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d82d      	bhi.n	80022f2 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002296:	78fa      	ldrb	r2, [r7, #3]
 8002298:	4613      	mov	r3, r2
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	1a9b      	subs	r3, r3, r2
 80022a2:	4a2c      	ldr	r2, [pc, #176]	; (8002354 <RTC_WeekDayNum+0xe4>)
 80022a4:	fba2 2303 	umull	r2, r3, r2, r3
 80022a8:	085a      	lsrs	r2, r3, #1
 80022aa:	78bb      	ldrb	r3, [r7, #2]
 80022ac:	441a      	add	r2, r3
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	441a      	add	r2, r3
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	3b01      	subs	r3, #1
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	441a      	add	r2, r3
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	3b01      	subs	r3, #1
 80022be:	4926      	ldr	r1, [pc, #152]	; (8002358 <RTC_WeekDayNum+0xe8>)
 80022c0:	fba1 1303 	umull	r1, r3, r1, r3
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	1ad2      	subs	r2, r2, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	4922      	ldr	r1, [pc, #136]	; (8002358 <RTC_WeekDayNum+0xe8>)
 80022ce:	fba1 1303 	umull	r1, r3, r1, r3
 80022d2:	09db      	lsrs	r3, r3, #7
 80022d4:	4413      	add	r3, r2
 80022d6:	1d1a      	adds	r2, r3, #4
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <RTC_WeekDayNum+0xec>)
 80022da:	fba3 1302 	umull	r1, r3, r3, r2
 80022de:	1ad1      	subs	r1, r2, r3
 80022e0:	0849      	lsrs	r1, r1, #1
 80022e2:	440b      	add	r3, r1
 80022e4:	0899      	lsrs	r1, r3, #2
 80022e6:	460b      	mov	r3, r1
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	1a5b      	subs	r3, r3, r1
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	e029      	b.n	8002346 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	4613      	mov	r3, r2
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	4413      	add	r3, r2
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	1a9b      	subs	r3, r3, r2
 80022fe:	4a15      	ldr	r2, [pc, #84]	; (8002354 <RTC_WeekDayNum+0xe4>)
 8002300:	fba2 2303 	umull	r2, r3, r2, r3
 8002304:	085a      	lsrs	r2, r3, #1
 8002306:	78bb      	ldrb	r3, [r7, #2]
 8002308:	441a      	add	r2, r3
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	441a      	add	r2, r3
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	089b      	lsrs	r3, r3, #2
 8002312:	441a      	add	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4910      	ldr	r1, [pc, #64]	; (8002358 <RTC_WeekDayNum+0xe8>)
 8002318:	fba1 1303 	umull	r1, r3, r1, r3
 800231c:	095b      	lsrs	r3, r3, #5
 800231e:	1ad2      	subs	r2, r2, r3
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	490d      	ldr	r1, [pc, #52]	; (8002358 <RTC_WeekDayNum+0xe8>)
 8002324:	fba1 1303 	umull	r1, r3, r1, r3
 8002328:	09db      	lsrs	r3, r3, #7
 800232a:	4413      	add	r3, r2
 800232c:	1c9a      	adds	r2, r3, #2
 800232e:	4b0b      	ldr	r3, [pc, #44]	; (800235c <RTC_WeekDayNum+0xec>)
 8002330:	fba3 1302 	umull	r1, r3, r3, r2
 8002334:	1ad1      	subs	r1, r2, r3
 8002336:	0849      	lsrs	r1, r1, #1
 8002338:	440b      	add	r3, r1
 800233a:	0899      	lsrs	r1, r3, #2
 800233c:	460b      	mov	r3, r1
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	1a5b      	subs	r3, r3, r1
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	b2db      	uxtb	r3, r3
}
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	38e38e39 	.word	0x38e38e39
 8002358:	51eb851f 	.word	0x51eb851f
 800235c:	24924925 	.word	0x24924925

08002360 <__libc_init_array>:
 8002360:	b570      	push	{r4, r5, r6, lr}
 8002362:	2600      	movs	r6, #0
 8002364:	4d0c      	ldr	r5, [pc, #48]	; (8002398 <__libc_init_array+0x38>)
 8002366:	4c0d      	ldr	r4, [pc, #52]	; (800239c <__libc_init_array+0x3c>)
 8002368:	1b64      	subs	r4, r4, r5
 800236a:	10a4      	asrs	r4, r4, #2
 800236c:	42a6      	cmp	r6, r4
 800236e:	d109      	bne.n	8002384 <__libc_init_array+0x24>
 8002370:	f000 f822 	bl	80023b8 <_init>
 8002374:	2600      	movs	r6, #0
 8002376:	4d0a      	ldr	r5, [pc, #40]	; (80023a0 <__libc_init_array+0x40>)
 8002378:	4c0a      	ldr	r4, [pc, #40]	; (80023a4 <__libc_init_array+0x44>)
 800237a:	1b64      	subs	r4, r4, r5
 800237c:	10a4      	asrs	r4, r4, #2
 800237e:	42a6      	cmp	r6, r4
 8002380:	d105      	bne.n	800238e <__libc_init_array+0x2e>
 8002382:	bd70      	pop	{r4, r5, r6, pc}
 8002384:	f855 3b04 	ldr.w	r3, [r5], #4
 8002388:	4798      	blx	r3
 800238a:	3601      	adds	r6, #1
 800238c:	e7ee      	b.n	800236c <__libc_init_array+0xc>
 800238e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002392:	4798      	blx	r3
 8002394:	3601      	adds	r6, #1
 8002396:	e7f2      	b.n	800237e <__libc_init_array+0x1e>
 8002398:	08002408 	.word	0x08002408
 800239c:	08002408 	.word	0x08002408
 80023a0:	08002408 	.word	0x08002408
 80023a4:	0800240c 	.word	0x0800240c

080023a8 <memset>:
 80023a8:	4603      	mov	r3, r0
 80023aa:	4402      	add	r2, r0
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d100      	bne.n	80023b2 <memset+0xa>
 80023b0:	4770      	bx	lr
 80023b2:	f803 1b01 	strb.w	r1, [r3], #1
 80023b6:	e7f9      	b.n	80023ac <memset+0x4>

080023b8 <_init>:
 80023b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ba:	bf00      	nop
 80023bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023be:	bc08      	pop	{r3}
 80023c0:	469e      	mov	lr, r3
 80023c2:	4770      	bx	lr

080023c4 <_fini>:
 80023c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023c6:	bf00      	nop
 80023c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ca:	bc08      	pop	{r3}
 80023cc:	469e      	mov	lr, r3
 80023ce:	4770      	bx	lr
