
CLI_103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005064  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08005170  08005170  00006170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800553c  0800553c  00007104  2**0
                  CONTENTS
  4 .ARM          00000008  0800553c  0800553c  0000653c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005544  08005544  00007104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005544  08005544  00006544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005548  08005548  00006548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  20000000  0800554c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  20000104  08005650  00007104  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000620  08005650  00007620  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba19  00000000  00000000  0000712d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000257d  00000000  00000000  00012b46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  000150c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000734  00000000  00000000  00015a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d7f  00000000  00000000  00016194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000caae  00000000  00000000  0002ef13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088fb3  00000000  00000000  0003b9c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003040  00000000  00000000  000c49b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000c79f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000104 	.word	0x20000104
 8000128:	00000000 	.word	0x00000000
 800012c:	08005158 	.word	0x08005158

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000108 	.word	0x20000108
 8000148:	08005158 	.word	0x08005158

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main_loop>:
    {"led-blink", handleLedBlinkCommand},
    {"adc-get", handleAdcGetCommand},
    {"info", handleInfoCommand},
    {NULL, handleInvalidCommand}
};
void main_loop(void) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af02      	add	r7, sp, #8
	if (UART_Init(&uart1,uartConfig) !=0){
 8000176:	4b25      	ldr	r3, [pc, #148]	@ (800020c <main_loop+0x9c>)
 8000178:	68da      	ldr	r2, [r3, #12]
 800017a:	9200      	str	r2, [sp, #0]
 800017c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800017e:	4824      	ldr	r0, [pc, #144]	@ (8000210 <main_loop+0xa0>)
 8000180:	f003 fbce 	bl	8003920 <UART_Init>
 8000184:	4603      	mov	r3, r0
 8000186:	2b00      	cmp	r3, #0
 8000188:	d001      	beq.n	800018e <main_loop+0x1e>
		Error_Handler();
 800018a:	f000 fb4b 	bl	8000824 <Error_Handler>
	}
	HAL_UART_Receive_IT(&uart1.huart, &byte, 1);
 800018e:	2201      	movs	r2, #1
 8000190:	4920      	ldr	r1, [pc, #128]	@ (8000214 <main_loop+0xa4>)
 8000192:	481f      	ldr	r0, [pc, #124]	@ (8000210 <main_loop+0xa0>)
 8000194:	f002 fd55 	bl	8002c42 <HAL_UART_Receive_IT>

    while(1) {

		while(CircularBuffer_Read(&rxBuffer, &byte)) {
 8000198:	e02f      	b.n	80001fa <main_loop+0x8a>
			send_byte(&uart1.huart,byte);
 800019a:	4b1e      	ldr	r3, [pc, #120]	@ (8000214 <main_loop+0xa4>)
 800019c:	781b      	ldrb	r3, [r3, #0]
 800019e:	4619      	mov	r1, r3
 80001a0:	481b      	ldr	r0, [pc, #108]	@ (8000210 <main_loop+0xa0>)
 80001a2:	f003 fc4f 	bl	8003a44 <send_byte>
			checkCtrlC(byte);
 80001a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000214 <main_loop+0xa4>)
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	4618      	mov	r0, r3
 80001ac:	f003 fd3c 	bl	8003c28 <checkCtrlC>
			if (byte == '\r' || byte == '\n') {
 80001b0:	4b18      	ldr	r3, [pc, #96]	@ (8000214 <main_loop+0xa4>)
 80001b2:	781b      	ldrb	r3, [r3, #0]
 80001b4:	2b0d      	cmp	r3, #13
 80001b6:	d003      	beq.n	80001c0 <main_loop+0x50>
 80001b8:	4b16      	ldr	r3, [pc, #88]	@ (8000214 <main_loop+0xa4>)
 80001ba:	781b      	ldrb	r3, [r3, #0]
 80001bc:	2b0a      	cmp	r3, #10
 80001be:	d10d      	bne.n	80001dc <main_loop+0x6c>
				buffer[myindex] = '\0';
 80001c0:	4b15      	ldr	r3, [pc, #84]	@ (8000218 <main_loop+0xa8>)
 80001c2:	881b      	ldrh	r3, [r3, #0]
 80001c4:	461a      	mov	r2, r3
 80001c6:	4b15      	ldr	r3, [pc, #84]	@ (800021c <main_loop+0xac>)
 80001c8:	2100      	movs	r1, #0
 80001ca:	5499      	strb	r1, [r3, r2]
				processCommand(commandMap, buffer);
 80001cc:	4913      	ldr	r1, [pc, #76]	@ (800021c <main_loop+0xac>)
 80001ce:	4814      	ldr	r0, [pc, #80]	@ (8000220 <main_loop+0xb0>)
 80001d0:	f003 fca4 	bl	8003b1c <processCommand>
				myindex = 0;
 80001d4:	4b10      	ldr	r3, [pc, #64]	@ (8000218 <main_loop+0xa8>)
 80001d6:	2200      	movs	r2, #0
 80001d8:	801a      	strh	r2, [r3, #0]
 80001da:	e00e      	b.n	80001fa <main_loop+0x8a>
			}else if (myindex < BUFFER_SIZE - 1) {
 80001dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <main_loop+0xa8>)
 80001de:	881b      	ldrh	r3, [r3, #0]
 80001e0:	2bfe      	cmp	r3, #254	@ 0xfe
 80001e2:	d80a      	bhi.n	80001fa <main_loop+0x8a>
				buffer[myindex++] = byte;
 80001e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000218 <main_loop+0xa8>)
 80001e6:	881b      	ldrh	r3, [r3, #0]
 80001e8:	1c5a      	adds	r2, r3, #1
 80001ea:	b291      	uxth	r1, r2
 80001ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000218 <main_loop+0xa8>)
 80001ee:	8011      	strh	r1, [r2, #0]
 80001f0:	461a      	mov	r2, r3
 80001f2:	4b08      	ldr	r3, [pc, #32]	@ (8000214 <main_loop+0xa4>)
 80001f4:	7819      	ldrb	r1, [r3, #0]
 80001f6:	4b09      	ldr	r3, [pc, #36]	@ (800021c <main_loop+0xac>)
 80001f8:	5499      	strb	r1, [r3, r2]
		while(CircularBuffer_Read(&rxBuffer, &byte)) {
 80001fa:	4906      	ldr	r1, [pc, #24]	@ (8000214 <main_loop+0xa4>)
 80001fc:	4809      	ldr	r0, [pc, #36]	@ (8000224 <main_loop+0xb4>)
 80001fe:	f003 fc5e 	bl	8003abe <CircularBuffer_Read>
 8000202:	4603      	mov	r3, r0
 8000204:	2b00      	cmp	r3, #0
 8000206:	d1c8      	bne.n	800019a <main_loop+0x2a>
 8000208:	e7f7      	b.n	80001fa <main_loop+0x8a>
 800020a:	bf00      	nop
 800020c:	20000000 	.word	0x20000000
 8000210:	2000004c 	.word	0x2000004c
 8000214:	20000120 	.word	0x20000120
 8000218:	20000122 	.word	0x20000122
 800021c:	20000124 	.word	0x20000124
 8000220:	20000010 	.word	0x20000010
 8000224:	20000224 	.word	0x20000224

08000228 <startBlinking>:

char msg[50];
char response[100];
uint32_t previous_time = 0;

void startBlinking(uint8_t *pins, int count) {
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
	while(!Setstop){
 8000232:	e022      	b.n	800027a <startBlinking+0x52>
		if((HAL_GetTick()- previous_time) >200){
 8000234:	f000 fda8 	bl	8000d88 <HAL_GetTick>
 8000238:	4602      	mov	r2, r0
 800023a:	4b20      	ldr	r3, [pc, #128]	@ (80002bc <startBlinking+0x94>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	1ad3      	subs	r3, r2, r3
 8000240:	2bc8      	cmp	r3, #200	@ 0xc8
 8000242:	d91a      	bls.n	800027a <startBlinking+0x52>
			for (int i = 0; i < count; i++) {
 8000244:	2300      	movs	r3, #0
 8000246:	60fb      	str	r3, [r7, #12]
 8000248:	e00e      	b.n	8000268 <startBlinking+0x40>
				HAL_GPIO_TogglePin(GPIOA, 1 << pins[i]);
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	4413      	add	r3, r2
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	461a      	mov	r2, r3
 8000254:	2301      	movs	r3, #1
 8000256:	4093      	lsls	r3, r2
 8000258:	b29b      	uxth	r3, r3
 800025a:	4619      	mov	r1, r3
 800025c:	4818      	ldr	r0, [pc, #96]	@ (80002c0 <startBlinking+0x98>)
 800025e:	f001 fe87 	bl	8001f70 <HAL_GPIO_TogglePin>
			for (int i = 0; i < count; i++) {
 8000262:	68fb      	ldr	r3, [r7, #12]
 8000264:	3301      	adds	r3, #1
 8000266:	60fb      	str	r3, [r7, #12]
 8000268:	68fa      	ldr	r2, [r7, #12]
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	429a      	cmp	r2, r3
 800026e:	dbec      	blt.n	800024a <startBlinking+0x22>
			}
			previous_time = HAL_GetTick();
 8000270:	f000 fd8a 	bl	8000d88 <HAL_GetTick>
 8000274:	4603      	mov	r3, r0
 8000276:	4a11      	ldr	r2, [pc, #68]	@ (80002bc <startBlinking+0x94>)
 8000278:	6013      	str	r3, [r2, #0]
	while(!Setstop){
 800027a:	4b12      	ldr	r3, [pc, #72]	@ (80002c4 <startBlinking+0x9c>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	b2db      	uxtb	r3, r3
 8000280:	2b00      	cmp	r3, #0
 8000282:	d0d7      	beq.n	8000234 <startBlinking+0xc>
		}
	}
	for (int i = 0; i < count; i++) {
 8000284:	2300      	movs	r3, #0
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	e00f      	b.n	80002aa <startBlinking+0x82>
		HAL_GPIO_WritePin(GPIOA, 1 << pins[i], GPIO_PIN_RESET);
 800028a:	68bb      	ldr	r3, [r7, #8]
 800028c:	687a      	ldr	r2, [r7, #4]
 800028e:	4413      	add	r3, r2
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	461a      	mov	r2, r3
 8000294:	2301      	movs	r3, #1
 8000296:	4093      	lsls	r3, r2
 8000298:	b29b      	uxth	r3, r3
 800029a:	2200      	movs	r2, #0
 800029c:	4619      	mov	r1, r3
 800029e:	4808      	ldr	r0, [pc, #32]	@ (80002c0 <startBlinking+0x98>)
 80002a0:	f001 fe4e 	bl	8001f40 <HAL_GPIO_WritePin>
	for (int i = 0; i < count; i++) {
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	3301      	adds	r3, #1
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68ba      	ldr	r2, [r7, #8]
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	dbeb      	blt.n	800028a <startBlinking+0x62>
	}
}
 80002b2:	bf00      	nop
 80002b4:	bf00      	nop
 80002b6:	3710      	adds	r7, #16
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	200003c0 	.word	0x200003c0
 80002c0:	40010800 	.word	0x40010800
 80002c4:	20000049 	.word	0x20000049

080002c8 <handleLedOnCommand>:
void handleLedOnCommand(uint8_t *argvalue, uint8_t argcount) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b084      	sub	sp, #16
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	460b      	mov	r3, r1
 80002d2:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < argcount; i++) {
 80002d4:	2300      	movs	r3, #0
 80002d6:	60fb      	str	r3, [r7, #12]
 80002d8:	e00f      	b.n	80002fa <handleLedOnCommand+0x32>
		HAL_GPIO_WritePin(GPIOA, 1 << argvalue[i], GPIO_PIN_SET);
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	461a      	mov	r2, r3
 80002e4:	2301      	movs	r3, #1
 80002e6:	4093      	lsls	r3, r2
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	2201      	movs	r2, #1
 80002ec:	4619      	mov	r1, r3
 80002ee:	4807      	ldr	r0, [pc, #28]	@ (800030c <handleLedOnCommand+0x44>)
 80002f0:	f001 fe26 	bl	8001f40 <HAL_GPIO_WritePin>
	for (int i = 0; i < argcount; i++) {
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	3301      	adds	r3, #1
 80002f8:	60fb      	str	r3, [r7, #12]
 80002fa:	78fb      	ldrb	r3, [r7, #3]
 80002fc:	68fa      	ldr	r2, [r7, #12]
 80002fe:	429a      	cmp	r2, r3
 8000300:	dbeb      	blt.n	80002da <handleLedOnCommand+0x12>
	}
}
 8000302:	bf00      	nop
 8000304:	bf00      	nop
 8000306:	3710      	adds	r7, #16
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40010800 	.word	0x40010800

08000310 <handleLedOffCommand>:

void handleLedOffCommand(uint8_t *argvalue, uint8_t argcount) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < argcount; i++) {
 800031c:	2300      	movs	r3, #0
 800031e:	60fb      	str	r3, [r7, #12]
 8000320:	e00f      	b.n	8000342 <handleLedOffCommand+0x32>
		HAL_GPIO_WritePin(GPIOA, 1 << argvalue[i], GPIO_PIN_RESET);
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	687a      	ldr	r2, [r7, #4]
 8000326:	4413      	add	r3, r2
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	461a      	mov	r2, r3
 800032c:	2301      	movs	r3, #1
 800032e:	4093      	lsls	r3, r2
 8000330:	b29b      	uxth	r3, r3
 8000332:	2200      	movs	r2, #0
 8000334:	4619      	mov	r1, r3
 8000336:	4807      	ldr	r0, [pc, #28]	@ (8000354 <handleLedOffCommand+0x44>)
 8000338:	f001 fe02 	bl	8001f40 <HAL_GPIO_WritePin>
	for (int i = 0; i < argcount; i++) {
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	3301      	adds	r3, #1
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	78fb      	ldrb	r3, [r7, #3]
 8000344:	68fa      	ldr	r2, [r7, #12]
 8000346:	429a      	cmp	r2, r3
 8000348:	dbeb      	blt.n	8000322 <handleLedOffCommand+0x12>
	}
}
 800034a:	bf00      	nop
 800034c:	bf00      	nop
 800034e:	3710      	adds	r7, #16
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	40010800 	.word	0x40010800

08000358 <handleLedBlinkCommand>:
void handleLedBlinkCommand(uint8_t *argvalue, uint8_t argcount) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	460b      	mov	r3, r1
 8000362:	70fb      	strb	r3, [r7, #3]
	Setstop = 0;
 8000364:	4b07      	ldr	r3, [pc, #28]	@ (8000384 <handleLedBlinkCommand+0x2c>)
 8000366:	2200      	movs	r2, #0
 8000368:	701a      	strb	r2, [r3, #0]
	UART_SendString(&uart1.huart, "\r\n");
 800036a:	4907      	ldr	r1, [pc, #28]	@ (8000388 <handleLedBlinkCommand+0x30>)
 800036c:	4807      	ldr	r0, [pc, #28]	@ (800038c <handleLedBlinkCommand+0x34>)
 800036e:	f003 fb1e 	bl	80039ae <UART_SendString>
	startBlinking(argvalue, argcount);
 8000372:	78fb      	ldrb	r3, [r7, #3]
 8000374:	4619      	mov	r1, r3
 8000376:	6878      	ldr	r0, [r7, #4]
 8000378:	f7ff ff56 	bl	8000228 <startBlinking>
}
 800037c:	bf00      	nop
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000049 	.word	0x20000049
 8000388:	0800519c 	.word	0x0800519c
 800038c:	2000004c 	.word	0x2000004c

08000390 <handleAdcGetCommand>:

void handleAdcGetCommand(uint8_t *argvalue, uint8_t argcount) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b08a      	sub	sp, #40	@ 0x28
 8000394:	af02      	add	r7, sp, #8
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	460b      	mov	r3, r1
 800039a:	70fb      	strb	r3, [r7, #3]
    ADC_ChannelConfTypeDef sConfig = {0};
 800039c:	f107 030c 	add.w	r3, r7, #12
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
    for(int i = 0; i< argcount; i++){
 80003a8:	2300      	movs	r3, #0
 80003aa:	61fb      	str	r3, [r7, #28]
 80003ac:	e06a      	b.n	8000484 <handleAdcGetCommand+0xf4>
		if (argvalue[i]==0||argvalue[i] ==1){
 80003ae:	69fb      	ldr	r3, [r7, #28]
 80003b0:	687a      	ldr	r2, [r7, #4]
 80003b2:	4413      	add	r3, r2
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d005      	beq.n	80003c6 <handleAdcGetCommand+0x36>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	687a      	ldr	r2, [r7, #4]
 80003be:	4413      	add	r3, r2
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d156      	bne.n	8000474 <handleAdcGetCommand+0xe4>
			sConfig.Channel = (argvalue[i] == 0) ? ADC_CHANNEL_0 : ADC_CHANNEL_1;
 80003c6:	69fb      	ldr	r3, [r7, #28]
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	4413      	add	r3, r2
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	bf14      	ite	ne
 80003d2:	2301      	movne	r3, #1
 80003d4:	2300      	moveq	r3, #0
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	60fb      	str	r3, [r7, #12]
			sConfig.Rank = ADC_REGULAR_RANK_1;
 80003da:	2301      	movs	r3, #1
 80003dc:	613b      	str	r3, [r7, #16]
			sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80003de:	2303      	movs	r3, #3
 80003e0:	617b      	str	r3, [r7, #20]
			if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80003e2:	f107 030c 	add.w	r3, r7, #12
 80003e6:	4619      	mov	r1, r3
 80003e8:	482a      	ldr	r0, [pc, #168]	@ (8000494 <handleAdcGetCommand+0x104>)
 80003ea:	f000 ff6f 	bl	80012cc <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d004      	beq.n	80003fe <handleAdcGetCommand+0x6e>
				UART_SendString(&uart1.huart, "\r\nError: Failed to configure ADC channel.");
 80003f4:	4928      	ldr	r1, [pc, #160]	@ (8000498 <handleAdcGetCommand+0x108>)
 80003f6:	4829      	ldr	r0, [pc, #164]	@ (800049c <handleAdcGetCommand+0x10c>)
 80003f8:	f003 fad9 	bl	80039ae <UART_SendString>
				return;
 80003fc:	e046      	b.n	800048c <handleAdcGetCommand+0xfc>
			}
			Setstop = 0;
 80003fe:	4b28      	ldr	r3, [pc, #160]	@ (80004a0 <handleAdcGetCommand+0x110>)
 8000400:	2200      	movs	r2, #0
 8000402:	701a      	strb	r2, [r3, #0]
			while(!Setstop){
 8000404:	e030      	b.n	8000468 <handleAdcGetCommand+0xd8>
				if((HAL_GetTick()- previous_time) >1000){
 8000406:	f000 fcbf 	bl	8000d88 <HAL_GetTick>
 800040a:	4602      	mov	r2, r0
 800040c:	4b25      	ldr	r3, [pc, #148]	@ (80004a4 <handleAdcGetCommand+0x114>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	1ad3      	subs	r3, r2, r3
 8000412:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000416:	d927      	bls.n	8000468 <handleAdcGetCommand+0xd8>
					HAL_ADC_Start(&hadc1);
 8000418:	481e      	ldr	r0, [pc, #120]	@ (8000494 <handleAdcGetCommand+0x104>)
 800041a:	f000 fd97 	bl	8000f4c <HAL_ADC_Start>
					HAL_ADC_PollForConversion(&hadc1, 100);
 800041e:	2164      	movs	r1, #100	@ 0x64
 8000420:	481c      	ldr	r0, [pc, #112]	@ (8000494 <handleAdcGetCommand+0x104>)
 8000422:	f000 fe41 	bl	80010a8 <HAL_ADC_PollForConversion>
					uint32_t value = HAL_ADC_GetValue(&hadc1);
 8000426:	481b      	ldr	r0, [pc, #108]	@ (8000494 <handleAdcGetCommand+0x104>)
 8000428:	f000 ff44 	bl	80012b4 <HAL_ADC_GetValue>
 800042c:	61b8      	str	r0, [r7, #24]

					snprintf(msg, sizeof(msg), "\r\nADC Value (PA%d): %lu", argvalue[i], value);
 800042e:	69fb      	ldr	r3, [r7, #28]
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	4413      	add	r3, r2
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	461a      	mov	r2, r3
 8000438:	69bb      	ldr	r3, [r7, #24]
 800043a:	9300      	str	r3, [sp, #0]
 800043c:	4613      	mov	r3, r2
 800043e:	4a1a      	ldr	r2, [pc, #104]	@ (80004a8 <handleAdcGetCommand+0x118>)
 8000440:	2132      	movs	r1, #50	@ 0x32
 8000442:	481a      	ldr	r0, [pc, #104]	@ (80004ac <handleAdcGetCommand+0x11c>)
 8000444:	f003 fd5a 	bl	8003efc <sniprintf>
					HAL_UART_Transmit(&uart1.huart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000448:	4818      	ldr	r0, [pc, #96]	@ (80004ac <handleAdcGetCommand+0x11c>)
 800044a:	f7ff fe89 	bl	8000160 <strlen>
 800044e:	4603      	mov	r3, r0
 8000450:	b29a      	uxth	r2, r3
 8000452:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000456:	4915      	ldr	r1, [pc, #84]	@ (80004ac <handleAdcGetCommand+0x11c>)
 8000458:	4810      	ldr	r0, [pc, #64]	@ (800049c <handleAdcGetCommand+0x10c>)
 800045a:	f002 fb6f 	bl	8002b3c <HAL_UART_Transmit>
					previous_time = HAL_GetTick();
 800045e:	f000 fc93 	bl	8000d88 <HAL_GetTick>
 8000462:	4603      	mov	r3, r0
 8000464:	4a0f      	ldr	r2, [pc, #60]	@ (80004a4 <handleAdcGetCommand+0x114>)
 8000466:	6013      	str	r3, [r2, #0]
			while(!Setstop){
 8000468:	4b0d      	ldr	r3, [pc, #52]	@ (80004a0 <handleAdcGetCommand+0x110>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	b2db      	uxtb	r3, r3
 800046e:	2b00      	cmp	r3, #0
 8000470:	d0c9      	beq.n	8000406 <handleAdcGetCommand+0x76>
		if (argvalue[i]==0||argvalue[i] ==1){
 8000472:	e004      	b.n	800047e <handleAdcGetCommand+0xee>
				}
			}
		} else {
			UART_SendString(&uart1.huart, "\r\nError: Invalid pin. Only PA0 and PA1 are allowed.");
 8000474:	490e      	ldr	r1, [pc, #56]	@ (80004b0 <handleAdcGetCommand+0x120>)
 8000476:	4809      	ldr	r0, [pc, #36]	@ (800049c <handleAdcGetCommand+0x10c>)
 8000478:	f003 fa99 	bl	80039ae <UART_SendString>
			return;
 800047c:	e006      	b.n	800048c <handleAdcGetCommand+0xfc>
    for(int i = 0; i< argcount; i++){
 800047e:	69fb      	ldr	r3, [r7, #28]
 8000480:	3301      	adds	r3, #1
 8000482:	61fb      	str	r3, [r7, #28]
 8000484:	78fb      	ldrb	r3, [r7, #3]
 8000486:	69fa      	ldr	r2, [r7, #28]
 8000488:	429a      	cmp	r2, r3
 800048a:	db90      	blt.n	80003ae <handleAdcGetCommand+0x1e>
		}
    }
}
 800048c:	3720      	adds	r7, #32
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	200003c4 	.word	0x200003c4
 8000498:	080051a0 	.word	0x080051a0
 800049c:	2000004c 	.word	0x2000004c
 80004a0:	20000049 	.word	0x20000049
 80004a4:	200003c0 	.word	0x200003c0
 80004a8:	080051cc 	.word	0x080051cc
 80004ac:	20000328 	.word	0x20000328
 80004b0:	080051e4 	.word	0x080051e4

080004b4 <handleInfoCommand>:
void handleInfoCommand(uint8_t *argvalue, uint8_t argcount) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	460b      	mov	r3, r1
 80004be:	70fb      	strb	r3, [r7, #3]
	if (argvalue == NULL || strlen((char *)argvalue) == 0) {
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d003      	beq.n	80004ce <handleInfoCommand+0x1a>
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d104      	bne.n	80004d8 <handleInfoCommand+0x24>
		UART_SendString(&uart1.huart, "Sample text: Default message");
 80004ce:	490d      	ldr	r1, [pc, #52]	@ (8000504 <handleInfoCommand+0x50>)
 80004d0:	480d      	ldr	r0, [pc, #52]	@ (8000508 <handleInfoCommand+0x54>)
 80004d2:	f003 fa6c 	bl	80039ae <UART_SendString>
 80004d6:	e011      	b.n	80004fc <handleInfoCommand+0x48>
	} else {
		snprintf(response, sizeof(response), "\r\nSample text: %s", argvalue);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	4a0c      	ldr	r2, [pc, #48]	@ (800050c <handleInfoCommand+0x58>)
 80004dc:	2164      	movs	r1, #100	@ 0x64
 80004de:	480c      	ldr	r0, [pc, #48]	@ (8000510 <handleInfoCommand+0x5c>)
 80004e0:	f003 fd0c 	bl	8003efc <sniprintf>
		HAL_UART_Transmit(&uart1.huart, (uint8_t*)response, strlen(response), HAL_MAX_DELAY);
 80004e4:	480a      	ldr	r0, [pc, #40]	@ (8000510 <handleInfoCommand+0x5c>)
 80004e6:	f7ff fe3b 	bl	8000160 <strlen>
 80004ea:	4603      	mov	r3, r0
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004f2:	4907      	ldr	r1, [pc, #28]	@ (8000510 <handleInfoCommand+0x5c>)
 80004f4:	4804      	ldr	r0, [pc, #16]	@ (8000508 <handleInfoCommand+0x54>)
 80004f6:	f002 fb21 	bl	8002b3c <HAL_UART_Transmit>
	}
}
 80004fa:	bf00      	nop
 80004fc:	bf00      	nop
 80004fe:	3708      	adds	r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	08005218 	.word	0x08005218
 8000508:	2000004c 	.word	0x2000004c
 800050c:	08005238 	.word	0x08005238
 8000510:	2000035c 	.word	0x2000035c

08000514 <handleInvalidCommand>:
void handleInvalidCommand(uint8_t *argvalue, uint8_t argcount) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	460b      	mov	r3, r1
 800051e:	70fb      	strb	r3, [r7, #3]
    snprintf(response, sizeof(response), "\r\nError: Invalid command \"%s\". Please try again.", argvalue);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <handleInvalidCommand+0x38>)
 8000524:	2164      	movs	r1, #100	@ 0x64
 8000526:	480a      	ldr	r0, [pc, #40]	@ (8000550 <handleInvalidCommand+0x3c>)
 8000528:	f003 fce8 	bl	8003efc <sniprintf>
    HAL_UART_Transmit(&uart1.huart, (uint8_t*)response, strlen(response), HAL_MAX_DELAY);
 800052c:	4808      	ldr	r0, [pc, #32]	@ (8000550 <handleInvalidCommand+0x3c>)
 800052e:	f7ff fe17 	bl	8000160 <strlen>
 8000532:	4603      	mov	r3, r0
 8000534:	b29a      	uxth	r2, r3
 8000536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800053a:	4905      	ldr	r1, [pc, #20]	@ (8000550 <handleInvalidCommand+0x3c>)
 800053c:	4805      	ldr	r0, [pc, #20]	@ (8000554 <handleInvalidCommand+0x40>)
 800053e:	f002 fafd 	bl	8002b3c <HAL_UART_Transmit>
}
 8000542:	bf00      	nop
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	0800524c 	.word	0x0800524c
 8000550:	2000035c 	.word	0x2000035c
 8000554:	2000004c 	.word	0x2000004c

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055c:	f000 fbbc 	bl	8000cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f80e 	bl	8000580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f000 f91e 	bl	80007a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000568:	f000 f8fe 	bl	8000768 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800056c:	f000 f8a8 	bl	80006c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000570:	f000 f8d0 	bl	8000714 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000574:	f000 f856 	bl	8000624 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  main_loop();
 8000578:	f7ff fdfa 	bl	8000170 <main_loop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <main+0x24>

08000580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b094      	sub	sp, #80	@ 0x50
 8000584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000586:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800058a:	2228      	movs	r2, #40	@ 0x28
 800058c:	2100      	movs	r1, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f003 fd2b 	bl	8003fea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
 800059c:	605a      	str	r2, [r3, #4]
 800059e:	609a      	str	r2, [r3, #8]
 80005a0:	60da      	str	r2, [r3, #12]
 80005a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005b0:	2302      	movs	r3, #2
 80005b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b4:	2301      	movs	r3, #1
 80005b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b8:	2310      	movs	r3, #16
 80005ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005bc:	2300      	movs	r3, #0
 80005be:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005c4:	4618      	mov	r0, r3
 80005c6:	f001 fced 	bl	8001fa4 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80005d0:	f000 f928 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	230f      	movs	r3, #15
 80005d6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005d8:	2300      	movs	r3, #0
 80005da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005e4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e6:	2300      	movs	r3, #0
 80005e8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f001 ff59 	bl	80024a8 <HAL_RCC_ClockConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005fc:	f000 f912 	bl	8000824 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000600:	2302      	movs	r3, #2
 8000602:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	4618      	mov	r0, r3
 800060c:	f002 f8da 	bl	80027c4 <HAL_RCCEx_PeriphCLKConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000616:	f000 f905 	bl	8000824 <Error_Handler>
  }
}
 800061a:	bf00      	nop
 800061c:	3750      	adds	r7, #80	@ 0x50
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000634:	4b20      	ldr	r3, [pc, #128]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000636:	4a21      	ldr	r2, [pc, #132]	@ (80006bc <MX_ADC1_Init+0x98>)
 8000638:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800063a:	4b1f      	ldr	r3, [pc, #124]	@ (80006b8 <MX_ADC1_Init+0x94>)
 800063c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000640:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000642:	4b1d      	ldr	r3, [pc, #116]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000644:	2200      	movs	r2, #0
 8000646:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000648:	4b1b      	ldr	r3, [pc, #108]	@ (80006b8 <MX_ADC1_Init+0x94>)
 800064a:	2200      	movs	r2, #0
 800064c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800064e:	4b1a      	ldr	r3, [pc, #104]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000650:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000654:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000656:	4b18      	ldr	r3, [pc, #96]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000658:	2200      	movs	r2, #0
 800065a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800065c:	4b16      	ldr	r3, [pc, #88]	@ (80006b8 <MX_ADC1_Init+0x94>)
 800065e:	2202      	movs	r2, #2
 8000660:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000662:	4815      	ldr	r0, [pc, #84]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000664:	f000 fb9a 	bl	8000d9c <HAL_ADC_Init>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800066e:	f000 f8d9 	bl	8000824 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000676:	2301      	movs	r3, #1
 8000678:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	4619      	mov	r1, r3
 8000682:	480d      	ldr	r0, [pc, #52]	@ (80006b8 <MX_ADC1_Init+0x94>)
 8000684:	f000 fe22 	bl	80012cc <HAL_ADC_ConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800068e:	f000 f8c9 	bl	8000824 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000692:	2301      	movs	r3, #1
 8000694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000696:	2302      	movs	r3, #2
 8000698:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	4619      	mov	r1, r3
 800069e:	4806      	ldr	r0, [pc, #24]	@ (80006b8 <MX_ADC1_Init+0x94>)
 80006a0:	f000 fe14 	bl	80012cc <HAL_ADC_ConfigChannel>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80006aa:	f000 f8bb 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200003c4 	.word	0x200003c4
 80006bc:	40012400 	.word	0x40012400

080006c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <MX_USART1_UART_Init+0x50>)
 80006c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006d8:	4b0c      	ldr	r3, [pc, #48]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006de:	4b0b      	ldr	r3, [pc, #44]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006e4:	4b09      	ldr	r3, [pc, #36]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006e6:	220c      	movs	r2, #12
 80006e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ea:	4b08      	ldr	r3, [pc, #32]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006f6:	4805      	ldr	r0, [pc, #20]	@ (800070c <MX_USART1_UART_Init+0x4c>)
 80006f8:	f002 f9d0 	bl	8002a9c <HAL_UART_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000702:	f000 f88f 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000438 	.word	0x20000438
 8000710:	40013800 	.word	0x40013800

08000714 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000718:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 800071a:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <MX_USART2_UART_Init+0x50>)
 800071c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800071e:	4b10      	ldr	r3, [pc, #64]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 8000720:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000724:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000726:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800072c:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000732:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000738:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 800073a:	220c      	movs	r2, #12
 800073c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073e:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800074a:	4805      	ldr	r0, [pc, #20]	@ (8000760 <MX_USART2_UART_Init+0x4c>)
 800074c:	f002 f9a6 	bl	8002a9c <HAL_UART_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000756:	f000 f865 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000480 	.word	0x20000480
 8000764:	40004400 	.word	0x40004400

08000768 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800076e:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <MX_DMA_Init+0x38>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <MX_DMA_Init+0x38>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6153      	str	r3, [r2, #20]
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_DMA_Init+0x38>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2100      	movs	r1, #0
 800078a:	200b      	movs	r0, #11
 800078c:	f001 f809 	bl	80017a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000790:	200b      	movs	r0, #11
 8000792:	f001 f822 	bl	80017da <HAL_NVIC_EnableIRQ>

}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007b8:	4b18      	ldr	r3, [pc, #96]	@ (800081c <MX_GPIO_Init+0x78>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a17      	ldr	r2, [pc, #92]	@ (800081c <MX_GPIO_Init+0x78>)
 80007be:	f043 0320 	orr.w	r3, r3, #32
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b15      	ldr	r3, [pc, #84]	@ (800081c <MX_GPIO_Init+0x78>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f003 0320 	and.w	r3, r3, #32
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <MX_GPIO_Init+0x78>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a11      	ldr	r2, [pc, #68]	@ (800081c <MX_GPIO_Init+0x78>)
 80007d6:	f043 0304 	orr.w	r3, r3, #4
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_GPIO_Init+0x78>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0304 	and.w	r3, r3, #4
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 80007ee:	480c      	ldr	r0, [pc, #48]	@ (8000820 <MX_GPIO_Init+0x7c>)
 80007f0:	f001 fba6 	bl	8001f40 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80007f4:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 80007f8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2302      	movs	r3, #2
 8000804:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000806:	f107 0308 	add.w	r3, r7, #8
 800080a:	4619      	mov	r1, r3
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_GPIO_Init+0x7c>)
 800080e:	f001 fa13 	bl	8001c38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000812:	bf00      	nop
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40021000 	.word	0x40021000
 8000820:	40010800 	.word	0x40010800

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <Error_Handler+0x8>

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000836:	4b15      	ldr	r3, [pc, #84]	@ (800088c <HAL_MspInit+0x5c>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	4a14      	ldr	r2, [pc, #80]	@ (800088c <HAL_MspInit+0x5c>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6193      	str	r3, [r2, #24]
 8000842:	4b12      	ldr	r3, [pc, #72]	@ (800088c <HAL_MspInit+0x5c>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084e:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <HAL_MspInit+0x5c>)
 8000850:	69db      	ldr	r3, [r3, #28]
 8000852:	4a0e      	ldr	r2, [pc, #56]	@ (800088c <HAL_MspInit+0x5c>)
 8000854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000858:	61d3      	str	r3, [r2, #28]
 800085a:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <HAL_MspInit+0x5c>)
 800085c:	69db      	ldr	r3, [r3, #28]
 800085e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000866:	4b0a      	ldr	r3, [pc, #40]	@ (8000890 <HAL_MspInit+0x60>)
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	4a04      	ldr	r2, [pc, #16]	@ (8000890 <HAL_MspInit+0x60>)
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000882:	bf00      	nop
 8000884:	3714      	adds	r7, #20
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	40021000 	.word	0x40021000
 8000890:	40010000 	.word	0x40010000

08000894 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a28      	ldr	r2, [pc, #160]	@ (8000950 <HAL_ADC_MspInit+0xbc>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d149      	bne.n	8000948 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008b4:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	4a26      	ldr	r2, [pc, #152]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008be:	6193      	str	r3, [r2, #24]
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008cc:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4a20      	ldr	r2, [pc, #128]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008d2:	f043 0304 	orr.w	r3, r3, #4
 80008d6:	6193      	str	r3, [r2, #24]
 80008d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000954 <HAL_ADC_MspInit+0xc0>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008e4:	2303      	movs	r3, #3
 80008e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e8:	2303      	movs	r3, #3
 80008ea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 0310 	add.w	r3, r7, #16
 80008f0:	4619      	mov	r1, r3
 80008f2:	4819      	ldr	r0, [pc, #100]	@ (8000958 <HAL_ADC_MspInit+0xc4>)
 80008f4:	f001 f9a0 	bl	8001c38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80008f8:	4b18      	ldr	r3, [pc, #96]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 80008fa:	4a19      	ldr	r2, [pc, #100]	@ (8000960 <HAL_ADC_MspInit+0xcc>)
 80008fc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008fe:	4b17      	ldr	r3, [pc, #92]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000904:	4b15      	ldr	r3, [pc, #84]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 800090c:	2280      	movs	r2, #128	@ 0x80
 800090e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000910:	4b12      	ldr	r3, [pc, #72]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000912:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000916:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000918:	4b10      	ldr	r3, [pc, #64]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 800091a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800091e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000920:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000922:	2220      	movs	r2, #32
 8000924:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000926:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000928:	2200      	movs	r2, #0
 800092a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800092c:	480b      	ldr	r0, [pc, #44]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 800092e:	f000 ff6f 	bl	8001810 <HAL_DMA_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000938:	f7ff ff74 	bl	8000824 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4a07      	ldr	r2, [pc, #28]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000940:	621a      	str	r2, [r3, #32]
 8000942:	4a06      	ldr	r2, [pc, #24]	@ (800095c <HAL_ADC_MspInit+0xc8>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000948:	bf00      	nop
 800094a:	3720      	adds	r7, #32
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40012400 	.word	0x40012400
 8000954:	40021000 	.word	0x40021000
 8000958:	40010800 	.word	0x40010800
 800095c:	200003f4 	.word	0x200003f4
 8000960:	40020008 	.word	0x40020008

08000964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	@ 0x28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 0318 	add.w	r3, r7, #24
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a3b      	ldr	r2, [pc, #236]	@ (8000a6c <HAL_UART_MspInit+0x108>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d13a      	bne.n	80009fa <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000984:	4b3a      	ldr	r3, [pc, #232]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	4a39      	ldr	r2, [pc, #228]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 800098a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800098e:	6193      	str	r3, [r2, #24]
 8000990:	4b37      	ldr	r3, [pc, #220]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000998:	617b      	str	r3, [r7, #20]
 800099a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	4b34      	ldr	r3, [pc, #208]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a33      	ldr	r2, [pc, #204]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 80009a2:	f043 0304 	orr.w	r3, r3, #4
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009be:	2303      	movs	r3, #3
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 0318 	add.w	r3, r7, #24
 80009c6:	4619      	mov	r1, r3
 80009c8:	482a      	ldr	r0, [pc, #168]	@ (8000a74 <HAL_UART_MspInit+0x110>)
 80009ca:	f001 f935 	bl	8001c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0318 	add.w	r3, r7, #24
 80009e0:	4619      	mov	r1, r3
 80009e2:	4824      	ldr	r0, [pc, #144]	@ (8000a74 <HAL_UART_MspInit+0x110>)
 80009e4:	f001 f928 	bl	8001c38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2101      	movs	r1, #1
 80009ec:	2025      	movs	r0, #37	@ 0x25
 80009ee:	f000 fed8 	bl	80017a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009f2:	2025      	movs	r0, #37	@ 0x25
 80009f4:	f000 fef1 	bl	80017da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009f8:	e034      	b.n	8000a64 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000a78 <HAL_UART_MspInit+0x114>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d12f      	bne.n	8000a64 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	4a19      	ldr	r2, [pc, #100]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a0e:	61d3      	str	r3, [r2, #28]
 8000a10:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a12:	69db      	ldr	r3, [r3, #28]
 8000a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1c:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	4a13      	ldr	r2, [pc, #76]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a22:	f043 0304 	orr.w	r3, r3, #4
 8000a26:	6193      	str	r3, [r2, #24]
 8000a28:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <HAL_UART_MspInit+0x10c>)
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	f003 0304 	and.w	r3, r3, #4
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a34:	2304      	movs	r3, #4
 8000a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a40:	f107 0318 	add.w	r3, r7, #24
 8000a44:	4619      	mov	r1, r3
 8000a46:	480b      	ldr	r0, [pc, #44]	@ (8000a74 <HAL_UART_MspInit+0x110>)
 8000a48:	f001 f8f6 	bl	8001c38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	f107 0318 	add.w	r3, r7, #24
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <HAL_UART_MspInit+0x110>)
 8000a60:	f001 f8ea 	bl	8001c38 <HAL_GPIO_Init>
}
 8000a64:	bf00      	nop
 8000a66:	3728      	adds	r7, #40	@ 0x28
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40013800 	.word	0x40013800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010800 	.word	0x40010800
 8000a78:	40004400 	.word	0x40004400

08000a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <NMI_Handler+0x4>

08000a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <MemManage_Handler+0x4>

08000a94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr

08000ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr

08000ac8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000acc:	f000 f94a 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ad8:	4802      	ldr	r0, [pc, #8]	@ (8000ae4 <DMA1_Channel1_IRQHandler+0x10>)
 8000ada:	f000 ffa7 	bl	8001a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200003f4 	.word	0x200003f4

08000ae8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&uart1.huart);
 8000aec:	4802      	ldr	r0, [pc, #8]	@ (8000af8 <USART1_IRQHandler+0x10>)
 8000aee:	f002 f8cd 	bl	8002c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000004c 	.word	0x2000004c

08000afc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return 1;
 8000b00:	2301      	movs	r3, #1
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr

08000b0a <_kill>:

int _kill(int pid, int sig)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b082      	sub	sp, #8
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
 8000b12:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b14:	f003 fb14 	bl	8004140 <__errno>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2216      	movs	r2, #22
 8000b1c:	601a      	str	r2, [r3, #0]
  return -1;
 8000b1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <_exit>:

void _exit (int status)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b32:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff ffe7 	bl	8000b0a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <_exit+0x12>

08000b40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	617b      	str	r3, [r7, #20]
 8000b50:	e00a      	b.n	8000b68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b52:	f3af 8000 	nop.w
 8000b56:	4601      	mov	r1, r0
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	60ba      	str	r2, [r7, #8]
 8000b5e:	b2ca      	uxtb	r2, r1
 8000b60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	3301      	adds	r3, #1
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697a      	ldr	r2, [r7, #20]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	dbf0      	blt.n	8000b52 <_read+0x12>
  }

  return len;
 8000b70:	687b      	ldr	r3, [r7, #4]
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3718      	adds	r7, #24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b086      	sub	sp, #24
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	60f8      	str	r0, [r7, #12]
 8000b82:	60b9      	str	r1, [r7, #8]
 8000b84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	e009      	b.n	8000ba0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	1c5a      	adds	r2, r3, #1
 8000b90:	60ba      	str	r2, [r7, #8]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dbf1      	blt.n	8000b8c <_write+0x12>
  }
  return len;
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_close>:

int _close(int file)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	b083      	sub	sp, #12
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bd8:	605a      	str	r2, [r3, #4]
  return 0;
 8000bda:	2300      	movs	r3, #0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr

08000be6 <_isatty>:

int _isatty(int file)
{
 8000be6:	b480      	push	{r7}
 8000be8:	b083      	sub	sp, #12
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bee:	2301      	movs	r3, #1
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr

08000bfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	b085      	sub	sp, #20
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	60f8      	str	r0, [r7, #12]
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr
	...

08000c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c1c:	4a14      	ldr	r2, [pc, #80]	@ (8000c70 <_sbrk+0x5c>)
 8000c1e:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <_sbrk+0x60>)
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c28:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <_sbrk+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d102      	bne.n	8000c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c30:	4b11      	ldr	r3, [pc, #68]	@ (8000c78 <_sbrk+0x64>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	@ (8000c7c <_sbrk+0x68>)
 8000c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c36:	4b10      	ldr	r3, [pc, #64]	@ (8000c78 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d207      	bcs.n	8000c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c44:	f003 fa7c 	bl	8004140 <__errno>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c52:	e009      	b.n	8000c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c54:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5a:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <_sbrk+0x64>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	4a05      	ldr	r2, [pc, #20]	@ (8000c78 <_sbrk+0x64>)
 8000c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c66:	68fb      	ldr	r3, [r7, #12]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20005000 	.word	0x20005000
 8000c74:	00000400 	.word	0x00000400
 8000c78:	200004c8 	.word	0x200004c8
 8000c7c:	20000620 	.word	0x20000620

08000c80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr

08000c8c <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*/


    bl  SystemInit
 8000c8c:	f7ff fff8 	bl	8000c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c90:	480b      	ldr	r0, [pc, #44]	@ (8000cc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c92:	490c      	ldr	r1, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c94:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca8:	4c09      	ldr	r4, [pc, #36]	@ (8000cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb6:	f003 fa49 	bl	800414c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cba:	f7ff fc4d 	bl	8000558 <main>
  bx lr
 8000cbe:	4770      	bx	lr
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8000cc8:	0800554c 	.word	0x0800554c
  ldr r2, =_sbss
 8000ccc:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 8000cd0:	20000620 	.word	0x20000620

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_Init+0x28>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <HAL_Init+0x28>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 fd4f 	bl	800178c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	200f      	movs	r0, #15
 8000cf0:	f000 f808 	bl	8000d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fd9c 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40022000 	.word	0x40022000

08000d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x54>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_InitTick+0x58>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 fd67 	bl	80017f6 <HAL_SYSTICK_Config>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00e      	b.n	8000d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b0f      	cmp	r3, #15
 8000d36:	d80a      	bhi.n	8000d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d40:	f000 fd2f 	bl	80017a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4a06      	ldr	r2, [pc, #24]	@ (8000d60 <HAL_InitTick+0x5c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000040 	.word	0x20000040
 8000d5c:	20000048 	.word	0x20000048
 8000d60:	20000044 	.word	0x20000044

08000d64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <HAL_IncTick+0x1c>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <HAL_IncTick+0x20>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a03      	ldr	r2, [pc, #12]	@ (8000d84 <HAL_IncTick+0x20>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr
 8000d80:	20000048 	.word	0x20000048
 8000d84:	200004cc 	.word	0x200004cc

08000d88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d8c:	4b02      	ldr	r3, [pc, #8]	@ (8000d98 <HAL_GetTick+0x10>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr
 8000d98:	200004cc 	.word	0x200004cc

08000d9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000da4:	2300      	movs	r3, #0
 8000da6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e0be      	b.n	8000f3c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d109      	bne.n	8000de0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff fd5a 	bl	8000894 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f000 fbc5 	bl	8001570 <ADC_ConversionStop_Disable>
 8000de6:	4603      	mov	r3, r0
 8000de8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dee:	f003 0310 	and.w	r3, r3, #16
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8099 	bne.w	8000f2a <HAL_ADC_Init+0x18e>
 8000df8:	7dfb      	ldrb	r3, [r7, #23]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f040 8095 	bne.w	8000f2a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e04:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e08:	f023 0302 	bic.w	r3, r3, #2
 8000e0c:	f043 0202 	orr.w	r2, r3, #2
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e1c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	7b1b      	ldrb	r3, [r3, #12]
 8000e22:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e24:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e26:	68ba      	ldr	r2, [r7, #8]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e34:	d003      	beq.n	8000e3e <HAL_ADC_Init+0xa2>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d102      	bne.n	8000e44 <HAL_ADC_Init+0xa8>
 8000e3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e42:	e000      	b.n	8000e46 <HAL_ADC_Init+0xaa>
 8000e44:	2300      	movs	r3, #0
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7d1b      	ldrb	r3, [r3, #20]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d119      	bne.n	8000e88 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	7b1b      	ldrb	r3, [r3, #12]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d109      	bne.n	8000e70 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	035a      	lsls	r2, r3, #13
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e6c:	613b      	str	r3, [r7, #16]
 8000e6e:	e00b      	b.n	8000e88 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e74:	f043 0220 	orr.w	r2, r3, #32
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e80:	f043 0201 	orr.w	r2, r3, #1
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	689a      	ldr	r2, [r3, #8]
 8000ea2:	4b28      	ldr	r3, [pc, #160]	@ (8000f44 <HAL_ADC_Init+0x1a8>)
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	6812      	ldr	r2, [r2, #0]
 8000eaa:	68b9      	ldr	r1, [r7, #8]
 8000eac:	430b      	orrs	r3, r1
 8000eae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000eb8:	d003      	beq.n	8000ec2 <HAL_ADC_Init+0x126>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d104      	bne.n	8000ecc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	691b      	ldr	r3, [r3, #16]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	051b      	lsls	r3, r3, #20
 8000eca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	430a      	orrs	r2, r1
 8000ede:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689a      	ldr	r2, [r3, #8]
 8000ee6:	4b18      	ldr	r3, [pc, #96]	@ (8000f48 <HAL_ADC_Init+0x1ac>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d10b      	bne.n	8000f08 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000efa:	f023 0303 	bic.w	r3, r3, #3
 8000efe:	f043 0201 	orr.w	r2, r3, #1
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f06:	e018      	b.n	8000f3a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f0c:	f023 0312 	bic.w	r3, r3, #18
 8000f10:	f043 0210 	orr.w	r2, r3, #16
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f1c:	f043 0201 	orr.w	r2, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f28:	e007      	b.n	8000f3a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f2e:	f043 0210 	orr.w	r2, r3, #16
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	ffe1f7fd 	.word	0xffe1f7fd
 8000f48:	ff1f0efe 	.word	0xff1f0efe

08000f4c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d101      	bne.n	8000f66 <HAL_ADC_Start+0x1a>
 8000f62:	2302      	movs	r3, #2
 8000f64:	e098      	b.n	8001098 <HAL_ADC_Start+0x14c>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 faa4 	bl	80014bc <ADC_Enable>
 8000f74:	4603      	mov	r3, r0
 8000f76:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f040 8087 	bne.w	800108e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f88:	f023 0301 	bic.w	r3, r3, #1
 8000f8c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a41      	ldr	r2, [pc, #260]	@ (80010a0 <HAL_ADC_Start+0x154>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d105      	bne.n	8000faa <HAL_ADC_Start+0x5e>
 8000f9e:	4b41      	ldr	r3, [pc, #260]	@ (80010a4 <HAL_ADC_Start+0x158>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d115      	bne.n	8000fd6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fae:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d026      	beq.n	8001012 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000fcc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fd4:	e01d      	b.n	8001012 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fda:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a2f      	ldr	r2, [pc, #188]	@ (80010a4 <HAL_ADC_Start+0x158>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d004      	beq.n	8000ff6 <HAL_ADC_Start+0xaa>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80010a0 <HAL_ADC_Start+0x154>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d10d      	bne.n	8001012 <HAL_ADC_Start+0xc6>
 8000ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <HAL_ADC_Start+0x158>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001006:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800100a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001016:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d006      	beq.n	800102c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001022:	f023 0206 	bic.w	r2, r3, #6
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	62da      	str	r2, [r3, #44]	@ 0x2c
 800102a:	e002      	b.n	8001032 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f06f 0202 	mvn.w	r2, #2
 8001042:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800104e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001052:	d113      	bne.n	800107c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001058:	4a11      	ldr	r2, [pc, #68]	@ (80010a0 <HAL_ADC_Start+0x154>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d105      	bne.n	800106a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_ADC_Start+0x158>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001066:	2b00      	cmp	r3, #0
 8001068:	d108      	bne.n	800107c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	e00c      	b.n	8001096 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689a      	ldr	r2, [r3, #8]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	e003      	b.n	8001096 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40012800 	.word	0x40012800
 80010a4:	40012400 	.word	0x40012400

080010a8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b087      	sub	sp, #28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80010be:	f7ff fe63 	bl	8000d88 <HAL_GetTick>
 80010c2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00b      	beq.n	80010ea <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d6:	f043 0220 	orr.w	r2, r3, #32
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e0d3      	b.n	8001292 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d131      	bne.n	800115c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001102:	2b00      	cmp	r3, #0
 8001104:	d12a      	bne.n	800115c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001106:	e021      	b.n	800114c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800110e:	d01d      	beq.n	800114c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d007      	beq.n	8001126 <HAL_ADC_PollForConversion+0x7e>
 8001116:	f7ff fe37 	bl	8000d88 <HAL_GetTick>
 800111a:	4602      	mov	r2, r0
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	429a      	cmp	r2, r3
 8001124:	d212      	bcs.n	800114c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0302 	and.w	r3, r3, #2
 8001130:	2b00      	cmp	r3, #0
 8001132:	d10b      	bne.n	800114c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001138:	f043 0204 	orr.w	r2, r3, #4
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e0a2      	b.n	8001292 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0d6      	beq.n	8001108 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800115a:	e070      	b.n	800123e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800115c:	4b4f      	ldr	r3, [pc, #316]	@ (800129c <HAL_ADC_PollForConversion+0x1f4>)
 800115e:	681c      	ldr	r4, [r3, #0]
 8001160:	2002      	movs	r0, #2
 8001162:	f001 fbe5 	bl	8002930 <HAL_RCCEx_GetPeriphCLKFreq>
 8001166:	4603      	mov	r3, r0
 8001168:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6919      	ldr	r1, [r3, #16]
 8001172:	4b4b      	ldr	r3, [pc, #300]	@ (80012a0 <HAL_ADC_PollForConversion+0x1f8>)
 8001174:	400b      	ands	r3, r1
 8001176:	2b00      	cmp	r3, #0
 8001178:	d118      	bne.n	80011ac <HAL_ADC_PollForConversion+0x104>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	68d9      	ldr	r1, [r3, #12]
 8001180:	4b48      	ldr	r3, [pc, #288]	@ (80012a4 <HAL_ADC_PollForConversion+0x1fc>)
 8001182:	400b      	ands	r3, r1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d111      	bne.n	80011ac <HAL_ADC_PollForConversion+0x104>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6919      	ldr	r1, [r3, #16]
 800118e:	4b46      	ldr	r3, [pc, #280]	@ (80012a8 <HAL_ADC_PollForConversion+0x200>)
 8001190:	400b      	ands	r3, r1
 8001192:	2b00      	cmp	r3, #0
 8001194:	d108      	bne.n	80011a8 <HAL_ADC_PollForConversion+0x100>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	68d9      	ldr	r1, [r3, #12]
 800119c:	4b43      	ldr	r3, [pc, #268]	@ (80012ac <HAL_ADC_PollForConversion+0x204>)
 800119e:	400b      	ands	r3, r1
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <HAL_ADC_PollForConversion+0x100>
 80011a4:	2314      	movs	r3, #20
 80011a6:	e020      	b.n	80011ea <HAL_ADC_PollForConversion+0x142>
 80011a8:	2329      	movs	r3, #41	@ 0x29
 80011aa:	e01e      	b.n	80011ea <HAL_ADC_PollForConversion+0x142>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6919      	ldr	r1, [r3, #16]
 80011b2:	4b3d      	ldr	r3, [pc, #244]	@ (80012a8 <HAL_ADC_PollForConversion+0x200>)
 80011b4:	400b      	ands	r3, r1
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d106      	bne.n	80011c8 <HAL_ADC_PollForConversion+0x120>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68d9      	ldr	r1, [r3, #12]
 80011c0:	4b3a      	ldr	r3, [pc, #232]	@ (80012ac <HAL_ADC_PollForConversion+0x204>)
 80011c2:	400b      	ands	r3, r1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00d      	beq.n	80011e4 <HAL_ADC_PollForConversion+0x13c>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6919      	ldr	r1, [r3, #16]
 80011ce:	4b38      	ldr	r3, [pc, #224]	@ (80012b0 <HAL_ADC_PollForConversion+0x208>)
 80011d0:	400b      	ands	r3, r1
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d108      	bne.n	80011e8 <HAL_ADC_PollForConversion+0x140>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68d9      	ldr	r1, [r3, #12]
 80011dc:	4b34      	ldr	r3, [pc, #208]	@ (80012b0 <HAL_ADC_PollForConversion+0x208>)
 80011de:	400b      	ands	r3, r1
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d101      	bne.n	80011e8 <HAL_ADC_PollForConversion+0x140>
 80011e4:	2354      	movs	r3, #84	@ 0x54
 80011e6:	e000      	b.n	80011ea <HAL_ADC_PollForConversion+0x142>
 80011e8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80011ea:	fb02 f303 	mul.w	r3, r2, r3
 80011ee:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80011f0:	e021      	b.n	8001236 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011f8:	d01a      	beq.n	8001230 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d007      	beq.n	8001210 <HAL_ADC_PollForConversion+0x168>
 8001200:	f7ff fdc2 	bl	8000d88 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d20f      	bcs.n	8001230 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	429a      	cmp	r2, r3
 8001216:	d90b      	bls.n	8001230 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800121c:	f043 0204 	orr.w	r2, r3, #4
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e030      	b.n	8001292 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	3301      	adds	r3, #1
 8001234:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	429a      	cmp	r2, r3
 800123c:	d8d9      	bhi.n	80011f2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f06f 0212 	mvn.w	r2, #18
 8001246:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800124c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800125e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001262:	d115      	bne.n	8001290 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001268:	2b00      	cmp	r3, #0
 800126a:	d111      	bne.n	8001290 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001270:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800127c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d105      	bne.n	8001290 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001288:	f043 0201 	orr.w	r2, r3, #1
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	371c      	adds	r7, #28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20000040 	.word	0x20000040
 80012a0:	24924924 	.word	0x24924924
 80012a4:	00924924 	.word	0x00924924
 80012a8:	12492492 	.word	0x12492492
 80012ac:	00492492 	.word	0x00492492
 80012b0:	00249249 	.word	0x00249249

080012b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012d6:	2300      	movs	r3, #0
 80012d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d101      	bne.n	80012ec <HAL_ADC_ConfigChannel+0x20>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e0dc      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1da>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b06      	cmp	r3, #6
 80012fa:	d81c      	bhi.n	8001336 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	4613      	mov	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	3b05      	subs	r3, #5
 800130e:	221f      	movs	r2, #31
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	4019      	ands	r1, r3
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	6818      	ldr	r0, [r3, #0]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	4613      	mov	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	3b05      	subs	r3, #5
 8001328:	fa00 f203 	lsl.w	r2, r0, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	430a      	orrs	r2, r1
 8001332:	635a      	str	r2, [r3, #52]	@ 0x34
 8001334:	e03c      	b.n	80013b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b0c      	cmp	r3, #12
 800133c:	d81c      	bhi.n	8001378 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685a      	ldr	r2, [r3, #4]
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	3b23      	subs	r3, #35	@ 0x23
 8001350:	221f      	movs	r2, #31
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43db      	mvns	r3, r3
 8001358:	4019      	ands	r1, r3
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	6818      	ldr	r0, [r3, #0]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	3b23      	subs	r3, #35	@ 0x23
 800136a:	fa00 f203 	lsl.w	r2, r0, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	631a      	str	r2, [r3, #48]	@ 0x30
 8001376:	e01b      	b.n	80013b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	3b41      	subs	r3, #65	@ 0x41
 800138a:	221f      	movs	r2, #31
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	4019      	ands	r1, r3
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	6818      	ldr	r0, [r3, #0]
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	3b41      	subs	r3, #65	@ 0x41
 80013a4:	fa00 f203 	lsl.w	r2, r0, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b09      	cmp	r3, #9
 80013b6:	d91c      	bls.n	80013f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68d9      	ldr	r1, [r3, #12]
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4613      	mov	r3, r2
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	4413      	add	r3, r2
 80013c8:	3b1e      	subs	r3, #30
 80013ca:	2207      	movs	r2, #7
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	4019      	ands	r1, r3
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	6898      	ldr	r0, [r3, #8]
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	3b1e      	subs	r3, #30
 80013e4:	fa00 f203 	lsl.w	r2, r0, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	e019      	b.n	8001426 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6919      	ldr	r1, [r3, #16]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	2207      	movs	r2, #7
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	4019      	ands	r1, r3
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	6898      	ldr	r0, [r3, #8]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	fa00 f203 	lsl.w	r2, r0, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b10      	cmp	r3, #16
 800142c:	d003      	beq.n	8001436 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001432:	2b11      	cmp	r3, #17
 8001434:	d132      	bne.n	800149c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a1d      	ldr	r2, [pc, #116]	@ (80014b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d125      	bne.n	800148c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d126      	bne.n	800149c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800145c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2b10      	cmp	r3, #16
 8001464:	d11a      	bne.n	800149c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800146c:	fba2 2303 	umull	r2, r3, r2, r3
 8001470:	0c9a      	lsrs	r2, r3, #18
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800147c:	e002      	b.n	8001484 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	3b01      	subs	r3, #1
 8001482:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f9      	bne.n	800147e <HAL_ADC_ConfigChannel+0x1b2>
 800148a:	e007      	b.n	800149c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001490:	f043 0220 	orr.w	r2, r3, #32
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	40012400 	.word	0x40012400
 80014b4:	20000040 	.word	0x20000040
 80014b8:	431bde83 	.word	0x431bde83

080014bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d040      	beq.n	800155c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0201 	orr.w	r2, r2, #1
 80014e8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001568 <ADC_Enable+0xac>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a1f      	ldr	r2, [pc, #124]	@ (800156c <ADC_Enable+0xb0>)
 80014f0:	fba2 2303 	umull	r2, r3, r2, r3
 80014f4:	0c9b      	lsrs	r3, r3, #18
 80014f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80014f8:	e002      	b.n	8001500 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f9      	bne.n	80014fa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001506:	f7ff fc3f 	bl	8000d88 <HAL_GetTick>
 800150a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800150c:	e01f      	b.n	800154e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800150e:	f7ff fc3b 	bl	8000d88 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d918      	bls.n	800154e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b01      	cmp	r3, #1
 8001528:	d011      	beq.n	800154e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152e:	f043 0210 	orr.w	r2, r3, #16
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800153a:	f043 0201 	orr.w	r2, r3, #1
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e007      	b.n	800155e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b01      	cmp	r3, #1
 800155a:	d1d8      	bne.n	800150e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000040 	.word	0x20000040
 800156c:	431bde83 	.word	0x431bde83

08001570 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b01      	cmp	r3, #1
 8001588:	d12e      	bne.n	80015e8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	689a      	ldr	r2, [r3, #8]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0201 	bic.w	r2, r2, #1
 8001598:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800159a:	f7ff fbf5 	bl	8000d88 <HAL_GetTick>
 800159e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015a0:	e01b      	b.n	80015da <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015a2:	f7ff fbf1 	bl	8000d88 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d914      	bls.n	80015da <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d10d      	bne.n	80015da <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c2:	f043 0210 	orr.w	r2, r3, #16
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ce:	f043 0201 	orr.w	r2, r3, #1
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e007      	b.n	80015ea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d0dc      	beq.n	80015a2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <__NVIC_SetPriorityGrouping+0x44>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001610:	4013      	ands	r3, r2
 8001612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800161c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001626:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <__NVIC_SetPriorityGrouping+0x44>)
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	60d3      	str	r3, [r2, #12]
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <__NVIC_GetPriorityGrouping+0x18>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	0a1b      	lsrs	r3, r3, #8
 8001646:	f003 0307 	and.w	r3, r3, #7
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000ed00 	.word	0xe000ed00

08001658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	db0b      	blt.n	8001682 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	f003 021f 	and.w	r2, r3, #31
 8001670:	4906      	ldr	r1, [pc, #24]	@ (800168c <__NVIC_EnableIRQ+0x34>)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	095b      	lsrs	r3, r3, #5
 8001678:	2001      	movs	r0, #1
 800167a:	fa00 f202 	lsl.w	r2, r0, r2
 800167e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr
 800168c:	e000e100 	.word	0xe000e100

08001690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	db0a      	blt.n	80016ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	490c      	ldr	r1, [pc, #48]	@ (80016dc <__NVIC_SetPriority+0x4c>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	440b      	add	r3, r1
 80016b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b8:	e00a      	b.n	80016d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4908      	ldr	r1, [pc, #32]	@ (80016e0 <__NVIC_SetPriority+0x50>)
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	3b04      	subs	r3, #4
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	440b      	add	r3, r1
 80016ce:	761a      	strb	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	@ 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f1c3 0307 	rsb	r3, r3, #7
 80016fe:	2b04      	cmp	r3, #4
 8001700:	bf28      	it	cs
 8001702:	2304      	movcs	r3, #4
 8001704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3304      	adds	r3, #4
 800170a:	2b06      	cmp	r3, #6
 800170c:	d902      	bls.n	8001714 <NVIC_EncodePriority+0x30>
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3b03      	subs	r3, #3
 8001712:	e000      	b.n	8001716 <NVIC_EncodePriority+0x32>
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800172c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43d9      	mvns	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	4313      	orrs	r3, r2
         );
}
 800173e:	4618      	mov	r0, r3
 8001740:	3724      	adds	r7, #36	@ 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3b01      	subs	r3, #1
 8001754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001758:	d301      	bcc.n	800175e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175a:	2301      	movs	r3, #1
 800175c:	e00f      	b.n	800177e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800175e:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <SysTick_Config+0x40>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3b01      	subs	r3, #1
 8001764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001766:	210f      	movs	r1, #15
 8001768:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800176c:	f7ff ff90 	bl	8001690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001770:	4b05      	ldr	r3, [pc, #20]	@ (8001788 <SysTick_Config+0x40>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001776:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <SysTick_Config+0x40>)
 8001778:	2207      	movs	r2, #7
 800177a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	e000e010 	.word	0xe000e010

0800178c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff ff2d 	bl	80015f4 <__NVIC_SetPriorityGrouping>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b086      	sub	sp, #24
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	607a      	str	r2, [r7, #4]
 80017ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b4:	f7ff ff42 	bl	800163c <__NVIC_GetPriorityGrouping>
 80017b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	68b9      	ldr	r1, [r7, #8]
 80017be:	6978      	ldr	r0, [r7, #20]
 80017c0:	f7ff ff90 	bl	80016e4 <NVIC_EncodePriority>
 80017c4:	4602      	mov	r2, r0
 80017c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ca:	4611      	mov	r1, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff5f 	bl	8001690 <__NVIC_SetPriority>
}
 80017d2:	bf00      	nop
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	4603      	mov	r3, r0
 80017e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff35 	bl	8001658 <__NVIC_EnableIRQ>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ffa2 	bl	8001748 <SysTick_Config>
 8001804:	4603      	mov	r3, r0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e043      	b.n	80018ae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <HAL_DMA_Init+0xa8>)
 800182e:	4413      	add	r3, r2
 8001830:	4a22      	ldr	r2, [pc, #136]	@ (80018bc <HAL_DMA_Init+0xac>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	091b      	lsrs	r3, r3, #4
 8001838:	009a      	lsls	r2, r3, #2
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a1f      	ldr	r2, [pc, #124]	@ (80018c0 <HAL_DMA_Init+0xb0>)
 8001842:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2202      	movs	r2, #2
 8001848:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800185a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800185e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	4313      	orrs	r3, r2
 800188c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	bffdfff8 	.word	0xbffdfff8
 80018bc:	cccccccd 	.word	0xcccccccd
 80018c0:	40020000 	.word	0x40020000

080018c4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d008      	beq.n	80018ee <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2204      	movs	r2, #4
 80018e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e020      	b.n	8001930 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f022 020e 	bic.w	r2, r2, #14
 80018fc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 0201 	bic.w	r2, r2, #1
 800190c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f202 	lsl.w	r2, r1, r2
 800191c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2201      	movs	r2, #1
 8001922:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800192e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
	...

0800193c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d005      	beq.n	8001960 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2204      	movs	r2, #4
 8001958:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	73fb      	strb	r3, [r7, #15]
 800195e:	e051      	b.n	8001a04 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 020e 	bic.w	r2, r2, #14
 800196e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f022 0201 	bic.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a22      	ldr	r2, [pc, #136]	@ (8001a10 <HAL_DMA_Abort_IT+0xd4>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d029      	beq.n	80019de <HAL_DMA_Abort_IT+0xa2>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a21      	ldr	r2, [pc, #132]	@ (8001a14 <HAL_DMA_Abort_IT+0xd8>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d022      	beq.n	80019da <HAL_DMA_Abort_IT+0x9e>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a1f      	ldr	r2, [pc, #124]	@ (8001a18 <HAL_DMA_Abort_IT+0xdc>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d01a      	beq.n	80019d4 <HAL_DMA_Abort_IT+0x98>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a1e      	ldr	r2, [pc, #120]	@ (8001a1c <HAL_DMA_Abort_IT+0xe0>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d012      	beq.n	80019ce <HAL_DMA_Abort_IT+0x92>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001a20 <HAL_DMA_Abort_IT+0xe4>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d00a      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x8c>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a24 <HAL_DMA_Abort_IT+0xe8>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d102      	bne.n	80019c2 <HAL_DMA_Abort_IT+0x86>
 80019bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80019c0:	e00e      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019c6:	e00b      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019cc:	e008      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019d2:	e005      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019d8:	e002      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019da:	2310      	movs	r3, #16
 80019dc:	e000      	b.n	80019e0 <HAL_DMA_Abort_IT+0xa4>
 80019de:	2301      	movs	r3, #1
 80019e0:	4a11      	ldr	r2, [pc, #68]	@ (8001a28 <HAL_DMA_Abort_IT+0xec>)
 80019e2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d003      	beq.n	8001a04 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	4798      	blx	r3
    } 
  }
  return status;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40020008 	.word	0x40020008
 8001a14:	4002001c 	.word	0x4002001c
 8001a18:	40020030 	.word	0x40020030
 8001a1c:	40020044 	.word	0x40020044
 8001a20:	40020058 	.word	0x40020058
 8001a24:	4002006c 	.word	0x4002006c
 8001a28:	40020000 	.word	0x40020000

08001a2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a48:	2204      	movs	r2, #4
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d04f      	beq.n	8001af4 <HAL_DMA_IRQHandler+0xc8>
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	f003 0304 	and.w	r3, r3, #4
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d04a      	beq.n	8001af4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0320 	and.w	r3, r3, #32
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d107      	bne.n	8001a7c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 0204 	bic.w	r2, r2, #4
 8001a7a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a66      	ldr	r2, [pc, #408]	@ (8001c1c <HAL_DMA_IRQHandler+0x1f0>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d029      	beq.n	8001ada <HAL_DMA_IRQHandler+0xae>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a65      	ldr	r2, [pc, #404]	@ (8001c20 <HAL_DMA_IRQHandler+0x1f4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d022      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xaa>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a63      	ldr	r2, [pc, #396]	@ (8001c24 <HAL_DMA_IRQHandler+0x1f8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d01a      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0xa4>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a62      	ldr	r2, [pc, #392]	@ (8001c28 <HAL_DMA_IRQHandler+0x1fc>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d012      	beq.n	8001aca <HAL_DMA_IRQHandler+0x9e>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a60      	ldr	r2, [pc, #384]	@ (8001c2c <HAL_DMA_IRQHandler+0x200>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00a      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0x98>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a5f      	ldr	r2, [pc, #380]	@ (8001c30 <HAL_DMA_IRQHandler+0x204>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d102      	bne.n	8001abe <HAL_DMA_IRQHandler+0x92>
 8001ab8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001abc:	e00e      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001abe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001ac2:	e00b      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001ac4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ac8:	e008      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001aca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ace:	e005      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ad4:	e002      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001ad6:	2340      	movs	r3, #64	@ 0x40
 8001ad8:	e000      	b.n	8001adc <HAL_DMA_IRQHandler+0xb0>
 8001ada:	2304      	movs	r3, #4
 8001adc:	4a55      	ldr	r2, [pc, #340]	@ (8001c34 <HAL_DMA_IRQHandler+0x208>)
 8001ade:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 8094 	beq.w	8001c12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001af2:	e08e      	b.n	8001c12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	2202      	movs	r2, #2
 8001afa:	409a      	lsls	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d056      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x186>
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d051      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0320 	and.w	r3, r3, #32
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d10b      	bne.n	8001b34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 020a 	bic.w	r2, r2, #10
 8001b2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a38      	ldr	r2, [pc, #224]	@ (8001c1c <HAL_DMA_IRQHandler+0x1f0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d029      	beq.n	8001b92 <HAL_DMA_IRQHandler+0x166>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a37      	ldr	r2, [pc, #220]	@ (8001c20 <HAL_DMA_IRQHandler+0x1f4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d022      	beq.n	8001b8e <HAL_DMA_IRQHandler+0x162>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a35      	ldr	r2, [pc, #212]	@ (8001c24 <HAL_DMA_IRQHandler+0x1f8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d01a      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x15c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a34      	ldr	r2, [pc, #208]	@ (8001c28 <HAL_DMA_IRQHandler+0x1fc>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d012      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x156>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a32      	ldr	r2, [pc, #200]	@ (8001c2c <HAL_DMA_IRQHandler+0x200>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00a      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x150>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a31      	ldr	r2, [pc, #196]	@ (8001c30 <HAL_DMA_IRQHandler+0x204>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d102      	bne.n	8001b76 <HAL_DMA_IRQHandler+0x14a>
 8001b70:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b74:	e00e      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b7a:	e00b      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b80:	e008      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b86:	e005      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b8c:	e002      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b8e:	2320      	movs	r3, #32
 8001b90:	e000      	b.n	8001b94 <HAL_DMA_IRQHandler+0x168>
 8001b92:	2302      	movs	r3, #2
 8001b94:	4a27      	ldr	r2, [pc, #156]	@ (8001c34 <HAL_DMA_IRQHandler+0x208>)
 8001b96:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d034      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bb0:	e02f      	b.n	8001c12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	2208      	movs	r2, #8
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d028      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x1e8>
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d023      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 020e 	bic.w	r2, r2, #14
 8001bda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001be4:	2101      	movs	r1, #1
 8001be6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d004      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	4798      	blx	r3
    }
  }
  return;
 8001c12:	bf00      	nop
 8001c14:	bf00      	nop
}
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40020008 	.word	0x40020008
 8001c20:	4002001c 	.word	0x4002001c
 8001c24:	40020030 	.word	0x40020030
 8001c28:	40020044 	.word	0x40020044
 8001c2c:	40020058 	.word	0x40020058
 8001c30:	4002006c 	.word	0x4002006c
 8001c34:	40020000 	.word	0x40020000

08001c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b08b      	sub	sp, #44	@ 0x2c
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c42:	2300      	movs	r3, #0
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c46:	2300      	movs	r3, #0
 8001c48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4a:	e169      	b.n	8001f20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	f040 8158 	bne.w	8001f1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	4a9a      	ldr	r2, [pc, #616]	@ (8001ed8 <HAL_GPIO_Init+0x2a0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d05e      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
 8001c74:	4a98      	ldr	r2, [pc, #608]	@ (8001ed8 <HAL_GPIO_Init+0x2a0>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d875      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001c7a:	4a98      	ldr	r2, [pc, #608]	@ (8001edc <HAL_GPIO_Init+0x2a4>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d058      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
 8001c80:	4a96      	ldr	r2, [pc, #600]	@ (8001edc <HAL_GPIO_Init+0x2a4>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d86f      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001c86:	4a96      	ldr	r2, [pc, #600]	@ (8001ee0 <HAL_GPIO_Init+0x2a8>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d052      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
 8001c8c:	4a94      	ldr	r2, [pc, #592]	@ (8001ee0 <HAL_GPIO_Init+0x2a8>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d869      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001c92:	4a94      	ldr	r2, [pc, #592]	@ (8001ee4 <HAL_GPIO_Init+0x2ac>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d04c      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
 8001c98:	4a92      	ldr	r2, [pc, #584]	@ (8001ee4 <HAL_GPIO_Init+0x2ac>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d863      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001c9e:	4a92      	ldr	r2, [pc, #584]	@ (8001ee8 <HAL_GPIO_Init+0x2b0>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d046      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
 8001ca4:	4a90      	ldr	r2, [pc, #576]	@ (8001ee8 <HAL_GPIO_Init+0x2b0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d85d      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001caa:	2b12      	cmp	r3, #18
 8001cac:	d82a      	bhi.n	8001d04 <HAL_GPIO_Init+0xcc>
 8001cae:	2b12      	cmp	r3, #18
 8001cb0:	d859      	bhi.n	8001d66 <HAL_GPIO_Init+0x12e>
 8001cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb8 <HAL_GPIO_Init+0x80>)
 8001cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb8:	08001d33 	.word	0x08001d33
 8001cbc:	08001d0d 	.word	0x08001d0d
 8001cc0:	08001d1f 	.word	0x08001d1f
 8001cc4:	08001d61 	.word	0x08001d61
 8001cc8:	08001d67 	.word	0x08001d67
 8001ccc:	08001d67 	.word	0x08001d67
 8001cd0:	08001d67 	.word	0x08001d67
 8001cd4:	08001d67 	.word	0x08001d67
 8001cd8:	08001d67 	.word	0x08001d67
 8001cdc:	08001d67 	.word	0x08001d67
 8001ce0:	08001d67 	.word	0x08001d67
 8001ce4:	08001d67 	.word	0x08001d67
 8001ce8:	08001d67 	.word	0x08001d67
 8001cec:	08001d67 	.word	0x08001d67
 8001cf0:	08001d67 	.word	0x08001d67
 8001cf4:	08001d67 	.word	0x08001d67
 8001cf8:	08001d67 	.word	0x08001d67
 8001cfc:	08001d15 	.word	0x08001d15
 8001d00:	08001d29 	.word	0x08001d29
 8001d04:	4a79      	ldr	r2, [pc, #484]	@ (8001eec <HAL_GPIO_Init+0x2b4>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d013      	beq.n	8001d32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d0a:	e02c      	b.n	8001d66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	623b      	str	r3, [r7, #32]
          break;
 8001d12:	e029      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	623b      	str	r3, [r7, #32]
          break;
 8001d1c:	e024      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	3308      	adds	r3, #8
 8001d24:	623b      	str	r3, [r7, #32]
          break;
 8001d26:	e01f      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	330c      	adds	r3, #12
 8001d2e:	623b      	str	r3, [r7, #32]
          break;
 8001d30:	e01a      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d102      	bne.n	8001d40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	623b      	str	r3, [r7, #32]
          break;
 8001d3e:	e013      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d105      	bne.n	8001d54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d48:	2308      	movs	r3, #8
 8001d4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69fa      	ldr	r2, [r7, #28]
 8001d50:	611a      	str	r2, [r3, #16]
          break;
 8001d52:	e009      	b.n	8001d68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d54:	2308      	movs	r3, #8
 8001d56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	615a      	str	r2, [r3, #20]
          break;
 8001d5e:	e003      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d60:	2300      	movs	r3, #0
 8001d62:	623b      	str	r3, [r7, #32]
          break;
 8001d64:	e000      	b.n	8001d68 <HAL_GPIO_Init+0x130>
          break;
 8001d66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	2bff      	cmp	r3, #255	@ 0xff
 8001d6c:	d801      	bhi.n	8001d72 <HAL_GPIO_Init+0x13a>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	e001      	b.n	8001d76 <HAL_GPIO_Init+0x13e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	3304      	adds	r3, #4
 8001d76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	2bff      	cmp	r3, #255	@ 0xff
 8001d7c:	d802      	bhi.n	8001d84 <HAL_GPIO_Init+0x14c>
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	e002      	b.n	8001d8a <HAL_GPIO_Init+0x152>
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	3b08      	subs	r3, #8
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	210f      	movs	r1, #15
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	fa01 f303 	lsl.w	r3, r1, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	401a      	ands	r2, r3
 8001d9c:	6a39      	ldr	r1, [r7, #32]
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	fa01 f303 	lsl.w	r3, r1, r3
 8001da4:	431a      	orrs	r2, r3
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 80b1 	beq.w	8001f1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001db8:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef0 <HAL_GPIO_Init+0x2b8>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef0 <HAL_GPIO_Init+0x2b8>)
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	6193      	str	r3, [r2, #24]
 8001dc4:	4b4a      	ldr	r3, [pc, #296]	@ (8001ef0 <HAL_GPIO_Init+0x2b8>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dd0:	4a48      	ldr	r2, [pc, #288]	@ (8001ef4 <HAL_GPIO_Init+0x2bc>)
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd4:	089b      	lsrs	r3, r3, #2
 8001dd6:	3302      	adds	r3, #2
 8001dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ddc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	f003 0303 	and.w	r3, r3, #3
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	220f      	movs	r2, #15
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	4013      	ands	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a40      	ldr	r2, [pc, #256]	@ (8001ef8 <HAL_GPIO_Init+0x2c0>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_GPIO_Init+0x1ec>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a3f      	ldr	r2, [pc, #252]	@ (8001efc <HAL_GPIO_Init+0x2c4>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d00d      	beq.n	8001e20 <HAL_GPIO_Init+0x1e8>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a3e      	ldr	r2, [pc, #248]	@ (8001f00 <HAL_GPIO_Init+0x2c8>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d007      	beq.n	8001e1c <HAL_GPIO_Init+0x1e4>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f04 <HAL_GPIO_Init+0x2cc>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d101      	bne.n	8001e18 <HAL_GPIO_Init+0x1e0>
 8001e14:	2303      	movs	r3, #3
 8001e16:	e006      	b.n	8001e26 <HAL_GPIO_Init+0x1ee>
 8001e18:	2304      	movs	r3, #4
 8001e1a:	e004      	b.n	8001e26 <HAL_GPIO_Init+0x1ee>
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	e002      	b.n	8001e26 <HAL_GPIO_Init+0x1ee>
 8001e20:	2301      	movs	r3, #1
 8001e22:	e000      	b.n	8001e26 <HAL_GPIO_Init+0x1ee>
 8001e24:	2300      	movs	r3, #0
 8001e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e28:	f002 0203 	and.w	r2, r2, #3
 8001e2c:	0092      	lsls	r2, r2, #2
 8001e2e:	4093      	lsls	r3, r2
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e36:	492f      	ldr	r1, [pc, #188]	@ (8001ef4 <HAL_GPIO_Init+0x2bc>)
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	089b      	lsrs	r3, r3, #2
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d006      	beq.n	8001e5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e50:	4b2d      	ldr	r3, [pc, #180]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	492c      	ldr	r1, [pc, #176]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]
 8001e5c:	e006      	b.n	8001e6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	43db      	mvns	r3, r3
 8001e66:	4928      	ldr	r1, [pc, #160]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d006      	beq.n	8001e86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e78:	4b23      	ldr	r3, [pc, #140]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	4922      	ldr	r1, [pc, #136]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	60cb      	str	r3, [r1, #12]
 8001e84:	e006      	b.n	8001e94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e86:	4b20      	ldr	r3, [pc, #128]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	491e      	ldr	r1, [pc, #120]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001e90:	4013      	ands	r3, r2
 8001e92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d006      	beq.n	8001eae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ea0:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	4918      	ldr	r1, [pc, #96]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
 8001eac:	e006      	b.n	8001ebc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eae:	4b16      	ldr	r3, [pc, #88]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	4914      	ldr	r1, [pc, #80]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d021      	beq.n	8001f0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	490e      	ldr	r1, [pc, #56]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]
 8001ed4:	e021      	b.n	8001f1a <HAL_GPIO_Init+0x2e2>
 8001ed6:	bf00      	nop
 8001ed8:	10320000 	.word	0x10320000
 8001edc:	10310000 	.word	0x10310000
 8001ee0:	10220000 	.word	0x10220000
 8001ee4:	10210000 	.word	0x10210000
 8001ee8:	10120000 	.word	0x10120000
 8001eec:	10110000 	.word	0x10110000
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40010000 	.word	0x40010000
 8001ef8:	40010800 	.word	0x40010800
 8001efc:	40010c00 	.word	0x40010c00
 8001f00:	40011000 	.word	0x40011000
 8001f04:	40011400 	.word	0x40011400
 8001f08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <HAL_GPIO_Init+0x304>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	43db      	mvns	r3, r3
 8001f14:	4909      	ldr	r1, [pc, #36]	@ (8001f3c <HAL_GPIO_Init+0x304>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f47f ae8e 	bne.w	8001c4c <HAL_GPIO_Init+0x14>
  }
}
 8001f30:	bf00      	nop
 8001f32:	bf00      	nop
 8001f34:	372c      	adds	r7, #44	@ 0x2c
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	40010400 	.word	0x40010400

08001f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	807b      	strh	r3, [r7, #2]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f50:	787b      	ldrb	r3, [r7, #1]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f56:	887a      	ldrh	r2, [r7, #2]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f5c:	e003      	b.n	8001f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f5e:	887b      	ldrh	r3, [r7, #2]
 8001f60:	041a      	lsls	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	611a      	str	r2, [r3, #16]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f82:	887a      	ldrh	r2, [r7, #2]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4013      	ands	r3, r2
 8001f88:	041a      	lsls	r2, r3, #16
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	43d9      	mvns	r1, r3
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	400b      	ands	r3, r1
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	611a      	str	r2, [r3, #16]
}
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
	...

08001fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e272      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 8087 	beq.w	80020d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fc4:	4b92      	ldr	r3, [pc, #584]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 030c 	and.w	r3, r3, #12
 8001fcc:	2b04      	cmp	r3, #4
 8001fce:	d00c      	beq.n	8001fea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fd0:	4b8f      	ldr	r3, [pc, #572]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d112      	bne.n	8002002 <HAL_RCC_OscConfig+0x5e>
 8001fdc:	4b8c      	ldr	r3, [pc, #560]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fe8:	d10b      	bne.n	8002002 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fea:	4b89      	ldr	r3, [pc, #548]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d06c      	beq.n	80020d0 <HAL_RCC_OscConfig+0x12c>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d168      	bne.n	80020d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e24c      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800200a:	d106      	bne.n	800201a <HAL_RCC_OscConfig+0x76>
 800200c:	4b80      	ldr	r3, [pc, #512]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a7f      	ldr	r2, [pc, #508]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	e02e      	b.n	8002078 <HAL_RCC_OscConfig+0xd4>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0x98>
 8002022:	4b7b      	ldr	r3, [pc, #492]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a7a      	ldr	r2, [pc, #488]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002028:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	4b78      	ldr	r3, [pc, #480]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a77      	ldr	r2, [pc, #476]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002034:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e01d      	b.n	8002078 <HAL_RCC_OscConfig+0xd4>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002044:	d10c      	bne.n	8002060 <HAL_RCC_OscConfig+0xbc>
 8002046:	4b72      	ldr	r3, [pc, #456]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a71      	ldr	r2, [pc, #452]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800204c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	4b6f      	ldr	r3, [pc, #444]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a6e      	ldr	r2, [pc, #440]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	e00b      	b.n	8002078 <HAL_RCC_OscConfig+0xd4>
 8002060:	4b6b      	ldr	r3, [pc, #428]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a6a      	ldr	r2, [pc, #424]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b68      	ldr	r3, [pc, #416]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a67      	ldr	r2, [pc, #412]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002076:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d013      	beq.n	80020a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002080:	f7fe fe82 	bl	8000d88 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002088:	f7fe fe7e 	bl	8000d88 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e200      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	4b5d      	ldr	r3, [pc, #372]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCC_OscConfig+0xe4>
 80020a6:	e014      	b.n	80020d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a8:	f7fe fe6e 	bl	8000d88 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b0:	f7fe fe6a 	bl	8000d88 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b64      	cmp	r3, #100	@ 0x64
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e1ec      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c2:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1f0      	bne.n	80020b0 <HAL_RCC_OscConfig+0x10c>
 80020ce:	e000      	b.n	80020d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d063      	beq.n	80021a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020de:	4b4c      	ldr	r3, [pc, #304]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 030c 	and.w	r3, r3, #12
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00b      	beq.n	8002102 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020ea:	4b49      	ldr	r3, [pc, #292]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b08      	cmp	r3, #8
 80020f4:	d11c      	bne.n	8002130 <HAL_RCC_OscConfig+0x18c>
 80020f6:	4b46      	ldr	r3, [pc, #280]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d116      	bne.n	8002130 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002102:	4b43      	ldr	r3, [pc, #268]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <HAL_RCC_OscConfig+0x176>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d001      	beq.n	800211a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e1c0      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211a:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	4939      	ldr	r1, [pc, #228]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	e03a      	b.n	80021a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d020      	beq.n	800217a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002138:	4b36      	ldr	r3, [pc, #216]	@ (8002214 <HAL_RCC_OscConfig+0x270>)
 800213a:	2201      	movs	r2, #1
 800213c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213e:	f7fe fe23 	bl	8000d88 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002146:	f7fe fe1f 	bl	8000d88 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e1a1      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002158:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f0      	beq.n	8002146 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002164:	4b2a      	ldr	r3, [pc, #168]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	695b      	ldr	r3, [r3, #20]
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4927      	ldr	r1, [pc, #156]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 8002174:	4313      	orrs	r3, r2
 8002176:	600b      	str	r3, [r1, #0]
 8002178:	e015      	b.n	80021a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217a:	4b26      	ldr	r3, [pc, #152]	@ (8002214 <HAL_RCC_OscConfig+0x270>)
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7fe fe02 	bl	8000d88 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002188:	f7fe fdfe 	bl	8000d88 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e180      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219a:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f0      	bne.n	8002188 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d03a      	beq.n	8002228 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d019      	beq.n	80021ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ba:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <HAL_RCC_OscConfig+0x274>)
 80021bc:	2201      	movs	r2, #1
 80021be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c0:	f7fe fde2 	bl	8000d88 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c8:	f7fe fdde 	bl	8000d88 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e160      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f0      	beq.n	80021c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021e6:	2001      	movs	r0, #1
 80021e8:	f000 face 	bl	8002788 <RCC_Delay>
 80021ec:	e01c      	b.n	8002228 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002218 <HAL_RCC_OscConfig+0x274>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f4:	f7fe fdc8 	bl	8000d88 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021fa:	e00f      	b.n	800221c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021fc:	f7fe fdc4 	bl	8000d88 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d908      	bls.n	800221c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e146      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	42420000 	.word	0x42420000
 8002218:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800221c:	4b92      	ldr	r3, [pc, #584]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800221e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1e9      	bne.n	80021fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	f000 80a6 	beq.w	8002382 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002236:	2300      	movs	r3, #0
 8002238:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800223a:	4b8b      	ldr	r3, [pc, #556]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10d      	bne.n	8002262 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002246:	4b88      	ldr	r3, [pc, #544]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4a87      	ldr	r2, [pc, #540]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800224c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002250:	61d3      	str	r3, [r2, #28]
 8002252:	4b85      	ldr	r3, [pc, #532]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225e:	2301      	movs	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002262:	4b82      	ldr	r3, [pc, #520]	@ (800246c <HAL_RCC_OscConfig+0x4c8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d118      	bne.n	80022a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800226e:	4b7f      	ldr	r3, [pc, #508]	@ (800246c <HAL_RCC_OscConfig+0x4c8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a7e      	ldr	r2, [pc, #504]	@ (800246c <HAL_RCC_OscConfig+0x4c8>)
 8002274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227a:	f7fe fd85 	bl	8000d88 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002282:	f7fe fd81 	bl	8000d88 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b64      	cmp	r3, #100	@ 0x64
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e103      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002294:	4b75      	ldr	r3, [pc, #468]	@ (800246c <HAL_RCC_OscConfig+0x4c8>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d106      	bne.n	80022b6 <HAL_RCC_OscConfig+0x312>
 80022a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6213      	str	r3, [r2, #32]
 80022b4:	e02d      	b.n	8002312 <HAL_RCC_OscConfig+0x36e>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x334>
 80022be:	4b6a      	ldr	r3, [pc, #424]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	4a69      	ldr	r2, [pc, #420]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	f023 0301 	bic.w	r3, r3, #1
 80022c8:	6213      	str	r3, [r2, #32]
 80022ca:	4b67      	ldr	r3, [pc, #412]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	4a66      	ldr	r2, [pc, #408]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022d0:	f023 0304 	bic.w	r3, r3, #4
 80022d4:	6213      	str	r3, [r2, #32]
 80022d6:	e01c      	b.n	8002312 <HAL_RCC_OscConfig+0x36e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2b05      	cmp	r3, #5
 80022de:	d10c      	bne.n	80022fa <HAL_RCC_OscConfig+0x356>
 80022e0:	4b61      	ldr	r3, [pc, #388]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	4a60      	ldr	r2, [pc, #384]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022e6:	f043 0304 	orr.w	r3, r3, #4
 80022ea:	6213      	str	r3, [r2, #32]
 80022ec:	4b5e      	ldr	r3, [pc, #376]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4a5d      	ldr	r2, [pc, #372]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6213      	str	r3, [r2, #32]
 80022f8:	e00b      	b.n	8002312 <HAL_RCC_OscConfig+0x36e>
 80022fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	4a5a      	ldr	r2, [pc, #360]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002300:	f023 0301 	bic.w	r3, r3, #1
 8002304:	6213      	str	r3, [r2, #32]
 8002306:	4b58      	ldr	r3, [pc, #352]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a57      	ldr	r2, [pc, #348]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	f023 0304 	bic.w	r3, r3, #4
 8002310:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d015      	beq.n	8002346 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231a:	f7fe fd35 	bl	8000d88 <HAL_GetTick>
 800231e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002320:	e00a      	b.n	8002338 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002322:	f7fe fd31 	bl	8000d88 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002330:	4293      	cmp	r3, r2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e0b1      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002338:	4b4b      	ldr	r3, [pc, #300]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0ee      	beq.n	8002322 <HAL_RCC_OscConfig+0x37e>
 8002344:	e014      	b.n	8002370 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002346:	f7fe fd1f 	bl	8000d88 <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800234c:	e00a      	b.n	8002364 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234e:	f7fe fd1b 	bl	8000d88 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	f241 3288 	movw	r2, #5000	@ 0x1388
 800235c:	4293      	cmp	r3, r2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e09b      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002364:	4b40      	ldr	r3, [pc, #256]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1ee      	bne.n	800234e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002370:	7dfb      	ldrb	r3, [r7, #23]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d105      	bne.n	8002382 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002376:	4b3c      	ldr	r3, [pc, #240]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	4a3b      	ldr	r2, [pc, #236]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800237c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002380:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	2b00      	cmp	r3, #0
 8002388:	f000 8087 	beq.w	800249a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800238c:	4b36      	ldr	r3, [pc, #216]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 030c 	and.w	r3, r3, #12
 8002394:	2b08      	cmp	r3, #8
 8002396:	d061      	beq.n	800245c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	2b02      	cmp	r3, #2
 800239e:	d146      	bne.n	800242e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a0:	4b33      	ldr	r3, [pc, #204]	@ (8002470 <HAL_RCC_OscConfig+0x4cc>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a6:	f7fe fcef 	bl	8000d88 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ac:	e008      	b.n	80023c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ae:	f7fe fceb 	bl	8000d88 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e06d      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c0:	4b29      	ldr	r3, [pc, #164]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1f0      	bne.n	80023ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d4:	d108      	bne.n	80023e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023d6:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	4921      	ldr	r1, [pc, #132]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a19      	ldr	r1, [r3, #32]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f8:	430b      	orrs	r3, r1
 80023fa:	491b      	ldr	r1, [pc, #108]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002400:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <HAL_RCC_OscConfig+0x4cc>)
 8002402:	2201      	movs	r2, #1
 8002404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002406:	f7fe fcbf 	bl	8000d88 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240e:	f7fe fcbb 	bl	8000d88 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e03d      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002420:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x46a>
 800242c:	e035      	b.n	800249a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <HAL_RCC_OscConfig+0x4cc>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002434:	f7fe fca8 	bl	8000d88 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe fca4 	bl	8000d88 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e026      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244e:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <HAL_RCC_OscConfig+0x4c4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x498>
 800245a:	e01e      	b.n	800249a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d107      	bne.n	8002474 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e019      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
 8002468:	40021000 	.word	0x40021000
 800246c:	40007000 	.word	0x40007000
 8002470:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002474:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <HAL_RCC_OscConfig+0x500>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	429a      	cmp	r2, r3
 8002486:	d106      	bne.n	8002496 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002492:	429a      	cmp	r2, r3
 8002494:	d001      	beq.n	800249a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000

080024a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0d0      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d910      	bls.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b67      	ldr	r3, [pc, #412]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 0207 	bic.w	r2, r3, #7
 80024d2:	4965      	ldr	r1, [pc, #404]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024da:	4b63      	ldr	r3, [pc, #396]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d001      	beq.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0b8      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002504:	4b59      	ldr	r3, [pc, #356]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a58      	ldr	r2, [pc, #352]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800250e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0308 	and.w	r3, r3, #8
 8002518:	2b00      	cmp	r3, #0
 800251a:	d005      	beq.n	8002528 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800251c:	4b53      	ldr	r3, [pc, #332]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	4a52      	ldr	r2, [pc, #328]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002526:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002528:	4b50      	ldr	r3, [pc, #320]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	494d      	ldr	r1, [pc, #308]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	4313      	orrs	r3, r2
 8002538:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d040      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d107      	bne.n	800255e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	4b47      	ldr	r3, [pc, #284]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d115      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07f      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d107      	bne.n	8002576 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002566:	4b41      	ldr	r3, [pc, #260]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e073      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002576:	4b3d      	ldr	r3, [pc, #244]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e06b      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002586:	4b39      	ldr	r3, [pc, #228]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f023 0203 	bic.w	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4936      	ldr	r1, [pc, #216]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002598:	f7fe fbf6 	bl	8000d88 <HAL_GetTick>
 800259c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f7fe fbf2 	bl	8000d88 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e053      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b6:	4b2d      	ldr	r3, [pc, #180]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 020c 	and.w	r2, r3, #12
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d1eb      	bne.n	80025a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025c8:	4b27      	ldr	r3, [pc, #156]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d210      	bcs.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d6:	4b24      	ldr	r3, [pc, #144]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 0207 	bic.w	r2, r3, #7
 80025de:	4922      	ldr	r1, [pc, #136]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e6:	4b20      	ldr	r3, [pc, #128]	@ (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d001      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e032      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d008      	beq.n	8002616 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002604:	4b19      	ldr	r3, [pc, #100]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4916      	ldr	r1, [pc, #88]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b00      	cmp	r3, #0
 8002620:	d009      	beq.n	8002636 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002622:	4b12      	ldr	r3, [pc, #72]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	490e      	ldr	r1, [pc, #56]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002636:	f000 f821 	bl	800267c <HAL_RCC_GetSysClockFreq>
 800263a:	4602      	mov	r2, r0
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	490a      	ldr	r1, [pc, #40]	@ (8002670 <HAL_RCC_ClockConfig+0x1c8>)
 8002648:	5ccb      	ldrb	r3, [r1, r3]
 800264a:	fa22 f303 	lsr.w	r3, r2, r3
 800264e:	4a09      	ldr	r2, [pc, #36]	@ (8002674 <HAL_RCC_ClockConfig+0x1cc>)
 8002650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002652:	4b09      	ldr	r3, [pc, #36]	@ (8002678 <HAL_RCC_ClockConfig+0x1d0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7fe fb54 	bl	8000d04 <HAL_InitTick>

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40022000 	.word	0x40022000
 800266c:	40021000 	.word	0x40021000
 8002670:	0800531c 	.word	0x0800531c
 8002674:	20000040 	.word	0x20000040
 8002678:	20000044 	.word	0x20000044

0800267c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002696:	4b1e      	ldr	r3, [pc, #120]	@ (8002710 <HAL_RCC_GetSysClockFreq+0x94>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d002      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x30>
 80026a6:	2b08      	cmp	r3, #8
 80026a8:	d003      	beq.n	80026b2 <HAL_RCC_GetSysClockFreq+0x36>
 80026aa:	e027      	b.n	80026fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ac:	4b19      	ldr	r3, [pc, #100]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ae:	613b      	str	r3, [r7, #16]
      break;
 80026b0:	e027      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	0c9b      	lsrs	r3, r3, #18
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	4a17      	ldr	r2, [pc, #92]	@ (8002718 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026bc:	5cd3      	ldrb	r3, [r2, r3]
 80026be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d010      	beq.n	80026ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026ca:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <HAL_RCC_GetSysClockFreq+0x94>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0c5b      	lsrs	r3, r3, #17
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	4a11      	ldr	r2, [pc, #68]	@ (800271c <HAL_RCC_GetSysClockFreq+0xa0>)
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026de:	fb03 f202 	mul.w	r2, r3, r2
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	e004      	b.n	80026f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002720 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026f0:	fb02 f303 	mul.w	r3, r2, r3
 80026f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	613b      	str	r3, [r7, #16]
      break;
 80026fa:	e002      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026fc:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fe:	613b      	str	r3, [r7, #16]
      break;
 8002700:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002702:	693b      	ldr	r3, [r7, #16]
}
 8002704:	4618      	mov	r0, r3
 8002706:	371c      	adds	r7, #28
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40021000 	.word	0x40021000
 8002714:	007a1200 	.word	0x007a1200
 8002718:	08005334 	.word	0x08005334
 800271c:	08005344 	.word	0x08005344
 8002720:	003d0900 	.word	0x003d0900

08002724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002728:	4b02      	ldr	r3, [pc, #8]	@ (8002734 <HAL_RCC_GetHCLKFreq+0x10>)
 800272a:	681b      	ldr	r3, [r3, #0]
}
 800272c:	4618      	mov	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000040 	.word	0x20000040

08002738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800273c:	f7ff fff2 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8002740:	4602      	mov	r2, r0
 8002742:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	0a1b      	lsrs	r3, r3, #8
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	4903      	ldr	r1, [pc, #12]	@ (800275c <HAL_RCC_GetPCLK1Freq+0x24>)
 800274e:	5ccb      	ldrb	r3, [r1, r3]
 8002750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40021000 	.word	0x40021000
 800275c:	0800532c 	.word	0x0800532c

08002760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002764:	f7ff ffde 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_RCC_GetPCLK2Freq+0x20>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	0adb      	lsrs	r3, r3, #11
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	4903      	ldr	r1, [pc, #12]	@ (8002784 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000
 8002784:	0800532c 	.word	0x0800532c

08002788 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002790:	4b0a      	ldr	r3, [pc, #40]	@ (80027bc <RCC_Delay+0x34>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0a      	ldr	r2, [pc, #40]	@ (80027c0 <RCC_Delay+0x38>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	0a5b      	lsrs	r3, r3, #9
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	fb02 f303 	mul.w	r3, r2, r3
 80027a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027a4:	bf00      	nop
  }
  while (Delay --);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	1e5a      	subs	r2, r3, #1
 80027aa:	60fa      	str	r2, [r7, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f9      	bne.n	80027a4 <RCC_Delay+0x1c>
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	20000040 	.word	0x20000040
 80027c0:	10624dd3 	.word	0x10624dd3

080027c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d07d      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80027e0:	2300      	movs	r3, #0
 80027e2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10d      	bne.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f0:	4b4c      	ldr	r3, [pc, #304]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027fa:	61d3      	str	r3, [r2, #28]
 80027fc:	4b49      	ldr	r3, [pc, #292]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002808:	2301      	movs	r3, #1
 800280a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800280c:	4b46      	ldr	r3, [pc, #280]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002814:	2b00      	cmp	r3, #0
 8002816:	d118      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002818:	4b43      	ldr	r3, [pc, #268]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a42      	ldr	r2, [pc, #264]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800281e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002822:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002824:	f7fe fab0 	bl	8000d88 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282a:	e008      	b.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800282c:	f7fe faac 	bl	8000d88 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b64      	cmp	r3, #100	@ 0x64
 8002838:	d901      	bls.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e06d      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283e:	4b3a      	ldr	r3, [pc, #232]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800284a:	4b36      	ldr	r3, [pc, #216]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002852:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d02e      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	429a      	cmp	r2, r3
 8002866:	d027      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002868:	4b2e      	ldr	r3, [pc, #184]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002870:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002872:	4b2e      	ldr	r3, [pc, #184]	@ (800292c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002874:	2201      	movs	r2, #1
 8002876:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002878:	4b2c      	ldr	r3, [pc, #176]	@ (800292c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800287e:	4a29      	ldr	r2, [pc, #164]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d014      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288e:	f7fe fa7b 	bl	8000d88 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002894:	e00a      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002896:	f7fe fa77 	bl	8000d88 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d901      	bls.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e036      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0ee      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4917      	ldr	r1, [pc, #92]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d0:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	4a13      	ldr	r2, [pc, #76]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d008      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	490b      	ldr	r1, [pc, #44]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d008      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002906:	4b07      	ldr	r3, [pc, #28]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	4904      	ldr	r1, [pc, #16]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000
 8002928:	40007000 	.word	0x40007000
 800292c:	42420440 	.word	0x42420440

08002930 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	2300      	movs	r3, #0
 800293e:	61fb      	str	r3, [r7, #28]
 8002940:	2300      	movs	r3, #0
 8002942:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	2300      	movs	r3, #0
 800294a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b10      	cmp	r3, #16
 8002950:	d00a      	beq.n	8002968 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b10      	cmp	r3, #16
 8002956:	f200 808a 	bhi.w	8002a6e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d045      	beq.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d075      	beq.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002966:	e082      	b.n	8002a6e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002968:	4b46      	ldr	r3, [pc, #280]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800296e:	4b45      	ldr	r3, [pc, #276]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d07b      	beq.n	8002a72 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	0c9b      	lsrs	r3, r3, #18
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	4a41      	ldr	r2, [pc, #260]	@ (8002a88 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002984:	5cd3      	ldrb	r3, [r2, r3]
 8002986:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d015      	beq.n	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002992:	4b3c      	ldr	r3, [pc, #240]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	0c5b      	lsrs	r3, r3, #17
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800299e:	5cd3      	ldrb	r3, [r2, r3]
 80029a0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80029ac:	4a38      	ldr	r2, [pc, #224]	@ (8002a90 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	fb02 f303 	mul.w	r3, r2, r3
 80029ba:	61fb      	str	r3, [r7, #28]
 80029bc:	e004      	b.n	80029c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4a34      	ldr	r2, [pc, #208]	@ (8002a94 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80029c2:	fb02 f303 	mul.w	r3, r2, r3
 80029c6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80029c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029d4:	d102      	bne.n	80029dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	61bb      	str	r3, [r7, #24]
      break;
 80029da:	e04a      	b.n	8002a72 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029e2:	fba2 2303 	umull	r2, r3, r2, r3
 80029e6:	085b      	lsrs	r3, r3, #1
 80029e8:	61bb      	str	r3, [r7, #24]
      break;
 80029ea:	e042      	b.n	8002a72 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80029ec:	4b25      	ldr	r3, [pc, #148]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029fc:	d108      	bne.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002a08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	e01f      	b.n	8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a1a:	d109      	bne.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002a1c:	4b19      	ldr	r3, [pc, #100]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002a28:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	e00f      	b.n	8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a3a:	d11c      	bne.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002a3c:	4b11      	ldr	r3, [pc, #68]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d016      	beq.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002a48:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002a4c:	61bb      	str	r3, [r7, #24]
      break;
 8002a4e:	e012      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002a50:	e011      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002a52:	f7ff fe85 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 8002a56:	4602      	mov	r2, r0
 8002a58:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	0b9b      	lsrs	r3, r3, #14
 8002a5e:	f003 0303 	and.w	r3, r3, #3
 8002a62:	3301      	adds	r3, #1
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6a:	61bb      	str	r3, [r7, #24]
      break;
 8002a6c:	e004      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a6e:	bf00      	nop
 8002a70:	e002      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a72:	bf00      	nop
 8002a74:	e000      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a76:	bf00      	nop
    }
  }
  return (frequency);
 8002a78:	69bb      	ldr	r3, [r7, #24]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3720      	adds	r7, #32
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000
 8002a88:	08005348 	.word	0x08005348
 8002a8c:	08005358 	.word	0x08005358
 8002a90:	007a1200 	.word	0x007a1200
 8002a94:	003d0900 	.word	0x003d0900
 8002a98:	aaaaaaab 	.word	0xaaaaaaab

08002a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e042      	b.n	8002b34 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7fd ff4e 	bl	8000964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2224      	movs	r2, #36	@ 0x24
 8002acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 fdc5 	bl	8003670 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	691a      	ldr	r2, [r3, #16]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	@ 0x28
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b20      	cmp	r3, #32
 8002b5a:	d16d      	bne.n	8002c38 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <HAL_UART_Transmit+0x2c>
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e066      	b.n	8002c3a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2221      	movs	r2, #33	@ 0x21
 8002b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b7a:	f7fe f905 	bl	8000d88 <HAL_GetTick>
 8002b7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	88fa      	ldrh	r2, [r7, #6]
 8002b84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	88fa      	ldrh	r2, [r7, #6]
 8002b8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b94:	d108      	bne.n	8002ba8 <HAL_UART_Transmit+0x6c>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d104      	bne.n	8002ba8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	61bb      	str	r3, [r7, #24]
 8002ba6:	e003      	b.n	8002bb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bb0:	e02a      	b.n	8002c08 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2180      	movs	r1, #128	@ 0x80
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 fb14 	bl	80031ea <UART_WaitOnFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e036      	b.n	8002c3a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10b      	bne.n	8002bea <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002be0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	3302      	adds	r3, #2
 8002be6:	61bb      	str	r3, [r7, #24]
 8002be8:	e007      	b.n	8002bfa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	781a      	ldrb	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1cf      	bne.n	8002bb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2140      	movs	r1, #64	@ 0x40
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f000 fae4 	bl	80031ea <UART_WaitOnFlagUntilTimeout>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e006      	b.n	8002c3a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c34:	2300      	movs	r3, #0
 8002c36:	e000      	b.n	8002c3a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002c38:	2302      	movs	r3, #2
  }
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3720      	adds	r7, #32
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d112      	bne.n	8002c82 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <HAL_UART_Receive_IT+0x26>
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e00b      	b.n	8002c84 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	461a      	mov	r2, r3
 8002c76:	68b9      	ldr	r1, [r7, #8]
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 fb24 	bl	80032c6 <UART_Start_Receive_IT>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	e000      	b.n	8002c84 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002c82:	2302      	movs	r3, #2
  }
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002cca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x66>
 8002cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fc01 	bl	80034f2 <UART_Receive_IT>
      return;
 8002cf0:	e25b      	b.n	80031aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002cf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80de 	beq.w	8002eb8 <HAL_UART_IRQHandler+0x22c>
 8002cfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d106      	bne.n	8002d16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80d1 	beq.w	8002eb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00b      	beq.n	8002d3a <HAL_UART_IRQHandler+0xae>
 8002d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	f043 0201 	orr.w	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <HAL_UART_IRQHandler+0xd2>
 8002d46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d005      	beq.n	8002d5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f043 0202 	orr.w	r2, r3, #2
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <HAL_UART_IRQHandler+0xf6>
 8002d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	f043 0204 	orr.w	r2, r3, #4
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d011      	beq.n	8002db2 <HAL_UART_IRQHandler+0x126>
 8002d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d92:	f003 0320 	and.w	r3, r3, #32
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d105      	bne.n	8002da6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d005      	beq.n	8002db2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002daa:	f043 0208 	orr.w	r2, r3, #8
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 81f2 	beq.w	80031a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dc0:	f003 0320 	and.w	r3, r3, #32
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_UART_IRQHandler+0x14e>
 8002dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d002      	beq.n	8002dda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 fb8c 	bl	80034f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf14      	ite	ne
 8002de8:	2301      	movne	r3, #1
 8002dea:	2300      	moveq	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_UART_IRQHandler+0x17a>
 8002dfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d04f      	beq.n	8002ea6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fa96 	bl	8003338 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d041      	beq.n	8002e9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3314      	adds	r3, #20
 8002e20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e28:	e853 3f00 	ldrex	r3, [r3]
 8002e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3314      	adds	r3, #20
 8002e42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e56:	e841 2300 	strex	r3, r2, [r1]
 8002e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1d9      	bne.n	8002e1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d013      	beq.n	8002e96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	4a7e      	ldr	r2, [pc, #504]	@ (800306c <HAL_UART_IRQHandler+0x3e0>)
 8002e74:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fe fd5e 	bl	800193c <HAL_DMA_Abort_IT>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d016      	beq.n	8002eb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e90:	4610      	mov	r0, r2
 8002e92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e94:	e00e      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f993 	bl	80031c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	e00a      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f98f 	bl	80031c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea4:	e006      	b.n	8002eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f98b 	bl	80031c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002eb2:	e175      	b.n	80031a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb4:	bf00      	nop
    return;
 8002eb6:	e173      	b.n	80031a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	f040 814f 	bne.w	8003160 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f000 8148 	beq.w	8003160 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8141 	beq.w	8003160 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 80b6 	beq.w	8003070 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 8145 	beq.w	80031a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f22:	429a      	cmp	r2, r3
 8002f24:	f080 813e 	bcs.w	80031a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	2b20      	cmp	r3, #32
 8002f38:	f000 8088 	beq.w	800304c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	330c      	adds	r3, #12
 8002f42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f4a:	e853 3f00 	ldrex	r3, [r3]
 8002f4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f5a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	330c      	adds	r3, #12
 8002f64:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f68:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f70:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f74:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f78:	e841 2300 	strex	r3, r2, [r1]
 8002f7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1d9      	bne.n	8002f3c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3314      	adds	r3, #20
 8002f8e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f9a:	f023 0301 	bic.w	r3, r3, #1
 8002f9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	3314      	adds	r3, #20
 8002fa8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002fb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002fb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002fb8:	e841 2300 	strex	r3, r2, [r1]
 8002fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002fbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1e1      	bne.n	8002f88 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	3314      	adds	r3, #20
 8002fca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fce:	e853 3f00 	ldrex	r3, [r3]
 8002fd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	3314      	adds	r3, #20
 8002fe4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002fe8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002fee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ff0:	e841 2300 	strex	r3, r2, [r1]
 8002ff4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ff6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1e3      	bne.n	8002fc4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	330c      	adds	r3, #12
 8003010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003014:	e853 3f00 	ldrex	r3, [r3]
 8003018:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800301a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800301c:	f023 0310 	bic.w	r3, r3, #16
 8003020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	330c      	adds	r3, #12
 800302a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800302e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003030:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003032:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003034:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003036:	e841 2300 	strex	r3, r2, [r1]
 800303a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800303c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1e3      	bne.n	800300a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe fc3c 	bl	80018c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800305a:	b29b      	uxth	r3, r3
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	b29b      	uxth	r3, r3
 8003060:	4619      	mov	r1, r3
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f8b6 	bl	80031d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003068:	e09c      	b.n	80031a4 <HAL_UART_IRQHandler+0x518>
 800306a:	bf00      	nop
 800306c:	080033fd 	.word	0x080033fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003078:	b29b      	uxth	r3, r3
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 808e 	beq.w	80031a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800308c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8089 	beq.w	80031a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	330c      	adds	r3, #12
 800309c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800309e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030a0:	e853 3f00 	ldrex	r3, [r3]
 80030a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80030a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	330c      	adds	r3, #12
 80030b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80030ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80030bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030c2:	e841 2300 	strex	r3, r2, [r1]
 80030c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1e3      	bne.n	8003096 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3314      	adds	r3, #20
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d8:	e853 3f00 	ldrex	r3, [r3]
 80030dc:	623b      	str	r3, [r7, #32]
   return(result);
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	f023 0301 	bic.w	r3, r3, #1
 80030e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	3314      	adds	r3, #20
 80030ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80030f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80030f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030fa:	e841 2300 	strex	r3, r2, [r1]
 80030fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1e3      	bne.n	80030ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	330c      	adds	r3, #12
 800311a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	e853 3f00 	ldrex	r3, [r3]
 8003122:	60fb      	str	r3, [r7, #12]
   return(result);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f023 0310 	bic.w	r3, r3, #16
 800312a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	330c      	adds	r3, #12
 8003134:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003138:	61fa      	str	r2, [r7, #28]
 800313a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313c:	69b9      	ldr	r1, [r7, #24]
 800313e:	69fa      	ldr	r2, [r7, #28]
 8003140:	e841 2300 	strex	r3, r2, [r1]
 8003144:	617b      	str	r3, [r7, #20]
   return(result);
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1e3      	bne.n	8003114 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003152:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003156:	4619      	mov	r1, r3
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f83b 	bl	80031d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800315e:	e023      	b.n	80031a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003160:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003168:	2b00      	cmp	r3, #0
 800316a:	d009      	beq.n	8003180 <HAL_UART_IRQHandler+0x4f4>
 800316c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f953 	bl	8003424 <UART_Transmit_IT>
    return;
 800317e:	e014      	b.n	80031aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00e      	beq.n	80031aa <HAL_UART_IRQHandler+0x51e>
 800318c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	d008      	beq.n	80031aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f992 	bl	80034c2 <UART_EndTransmit_IT>
    return;
 800319e:	e004      	b.n	80031aa <HAL_UART_IRQHandler+0x51e>
    return;
 80031a0:	bf00      	nop
 80031a2:	e002      	b.n	80031aa <HAL_UART_IRQHandler+0x51e>
      return;
 80031a4:	bf00      	nop
 80031a6:	e000      	b.n	80031aa <HAL_UART_IRQHandler+0x51e>
      return;
 80031a8:	bf00      	nop
  }
}
 80031aa:	37e8      	adds	r7, #232	@ 0xe8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr

080031c2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bc80      	pop	{r7}
 80031d2:	4770      	bx	lr

080031d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b090      	sub	sp, #64	@ 0x40
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	60f8      	str	r0, [r7, #12]
 80031f2:	60b9      	str	r1, [r7, #8]
 80031f4:	603b      	str	r3, [r7, #0]
 80031f6:	4613      	mov	r3, r2
 80031f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031fa:	e050      	b.n	800329e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003202:	d04c      	beq.n	800329e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <UART_WaitOnFlagUntilTimeout+0x30>
 800320a:	f7fd fdbd 	bl	8000d88 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003216:	429a      	cmp	r2, r3
 8003218:	d241      	bcs.n	800329e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	330c      	adds	r3, #12
 8003220:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003224:	e853 3f00 	ldrex	r3, [r3]
 8003228:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003230:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	330c      	adds	r3, #12
 8003238:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800323a:	637a      	str	r2, [r7, #52]	@ 0x34
 800323c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003242:	e841 2300 	strex	r3, r2, [r1]
 8003246:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1e5      	bne.n	800321a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	3314      	adds	r3, #20
 8003254:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	e853 3f00 	ldrex	r3, [r3]
 800325c:	613b      	str	r3, [r7, #16]
   return(result);
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	3314      	adds	r3, #20
 800326c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800326e:	623a      	str	r2, [r7, #32]
 8003270:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003272:	69f9      	ldr	r1, [r7, #28]
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	e841 2300 	strex	r3, r2, [r1]
 800327a:	61bb      	str	r3, [r7, #24]
   return(result);
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1e5      	bne.n	800324e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e00f      	b.n	80032be <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4013      	ands	r3, r2
 80032a8:	68ba      	ldr	r2, [r7, #8]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	bf0c      	ite	eq
 80032ae:	2301      	moveq	r3, #1
 80032b0:	2300      	movne	r3, #0
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	461a      	mov	r2, r3
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d09f      	beq.n	80031fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3740      	adds	r7, #64	@ 0x40
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b085      	sub	sp, #20
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	4613      	mov	r3, r2
 80032d2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	88fa      	ldrh	r2, [r7, #6]
 80032de:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	88fa      	ldrh	r2, [r7, #6]
 80032e4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2222      	movs	r2, #34	@ 0x22
 80032f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d007      	beq.n	800330c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68da      	ldr	r2, [r3, #12]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800330a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0220 	orr.w	r2, r2, #32
 800332a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	bc80      	pop	{r7}
 8003336:	4770      	bx	lr

08003338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003338:	b480      	push	{r7}
 800333a:	b095      	sub	sp, #84	@ 0x54
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	330c      	adds	r3, #12
 8003346:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800334a:	e853 3f00 	ldrex	r3, [r3]
 800334e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003352:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	330c      	adds	r3, #12
 800335e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003360:	643a      	str	r2, [r7, #64]	@ 0x40
 8003362:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003364:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003366:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003368:	e841 2300 	strex	r3, r2, [r1]
 800336c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800336e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1e5      	bne.n	8003340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	3314      	adds	r3, #20
 800337a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	e853 3f00 	ldrex	r3, [r3]
 8003382:	61fb      	str	r3, [r7, #28]
   return(result);
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f023 0301 	bic.w	r3, r3, #1
 800338a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	3314      	adds	r3, #20
 8003392:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003394:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003396:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800339a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800339c:	e841 2300 	strex	r3, r2, [r1]
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1e5      	bne.n	8003374 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d119      	bne.n	80033e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	330c      	adds	r3, #12
 80033b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	e853 3f00 	ldrex	r3, [r3]
 80033be:	60bb      	str	r3, [r7, #8]
   return(result);
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f023 0310 	bic.w	r3, r3, #16
 80033c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	330c      	adds	r3, #12
 80033ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033d0:	61ba      	str	r2, [r7, #24]
 80033d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d4:	6979      	ldr	r1, [r7, #20]
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	e841 2300 	strex	r3, r2, [r1]
 80033dc:	613b      	str	r3, [r7, #16]
   return(result);
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e5      	bne.n	80033b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033f2:	bf00      	nop
 80033f4:	3754      	adds	r7, #84	@ 0x54
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr

080033fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f7ff fed3 	bl	80031c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b21      	cmp	r3, #33	@ 0x21
 8003436:	d13e      	bne.n	80034b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003440:	d114      	bne.n	800346c <UART_Transmit_IT+0x48>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d110      	bne.n	800346c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	461a      	mov	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800345e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	1c9a      	adds	r2, r3, #2
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	621a      	str	r2, [r3, #32]
 800346a:	e008      	b.n	800347e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	1c59      	adds	r1, r3, #1
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6211      	str	r1, [r2, #32]
 8003476:	781a      	ldrb	r2, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29b      	uxth	r3, r3
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	4619      	mov	r1, r3
 800348c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10f      	bne.n	80034b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	e000      	b.n	80034b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80034b6:	2302      	movs	r3, #2
  }
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr

080034c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f7ff fe64 	bl	80031b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b08c      	sub	sp, #48	@ 0x30
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b22      	cmp	r3, #34	@ 0x22
 8003504:	f040 80ae 	bne.w	8003664 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003510:	d117      	bne.n	8003542 <UART_Receive_IT+0x50>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d113      	bne.n	8003542 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800351a:	2300      	movs	r3, #0
 800351c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003522:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	b29b      	uxth	r3, r3
 800352c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003530:	b29a      	uxth	r2, r3
 8003532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003534:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800353a:	1c9a      	adds	r2, r3, #2
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003540:	e026      	b.n	8003590 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003546:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003548:	2300      	movs	r3, #0
 800354a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003554:	d007      	beq.n	8003566 <UART_Receive_IT+0x74>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10a      	bne.n	8003574 <UART_Receive_IT+0x82>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d106      	bne.n	8003574 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	b2da      	uxtb	r2, r3
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e008      	b.n	8003586 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003580:	b2da      	uxtb	r2, r3
 8003582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003584:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003594:	b29b      	uxth	r3, r3
 8003596:	3b01      	subs	r3, #1
 8003598:	b29b      	uxth	r3, r3
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	4619      	mov	r1, r3
 800359e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d15d      	bne.n	8003660 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0220 	bic.w	r2, r2, #32
 80035b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695a      	ldr	r2, [r3, #20]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 0201 	bic.w	r2, r2, #1
 80035d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d135      	bne.n	8003656 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	330c      	adds	r3, #12
 80035f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	e853 3f00 	ldrex	r3, [r3]
 80035fe:	613b      	str	r3, [r7, #16]
   return(result);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f023 0310 	bic.w	r3, r3, #16
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	330c      	adds	r3, #12
 800360e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003610:	623a      	str	r2, [r7, #32]
 8003612:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003614:	69f9      	ldr	r1, [r7, #28]
 8003616:	6a3a      	ldr	r2, [r7, #32]
 8003618:	e841 2300 	strex	r3, r2, [r1]
 800361c:	61bb      	str	r3, [r7, #24]
   return(result);
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1e5      	bne.n	80035f0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0310 	and.w	r3, r3, #16
 800362e:	2b10      	cmp	r3, #16
 8003630:	d10a      	bne.n	8003648 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800364c:	4619      	mov	r1, r3
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff fdc0 	bl	80031d4 <HAL_UARTEx_RxEventCallback>
 8003654:	e002      	b.n	800365c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f9be 	bl	80039d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800365c:	2300      	movs	r3, #0
 800365e:	e002      	b.n	8003666 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003660:	2300      	movs	r3, #0
 8003662:	e000      	b.n	8003666 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
  }
}
 8003666:	4618      	mov	r0, r3
 8003668:	3730      	adds	r7, #48	@ 0x30
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	4313      	orrs	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80036aa:	f023 030c 	bic.w	r3, r3, #12
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	68b9      	ldr	r1, [r7, #8]
 80036b4:	430b      	orrs	r3, r1
 80036b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003784 <UART_SetConfig+0x114>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d103      	bne.n	80036e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80036d8:	f7ff f842 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 80036dc:	60f8      	str	r0, [r7, #12]
 80036de:	e002      	b.n	80036e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80036e0:	f7ff f82a 	bl	8002738 <HAL_RCC_GetPCLK1Freq>
 80036e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	4613      	mov	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4413      	add	r3, r2
 80036ee:	009a      	lsls	r2, r3, #2
 80036f0:	441a      	add	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fc:	4a22      	ldr	r2, [pc, #136]	@ (8003788 <UART_SetConfig+0x118>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	0119      	lsls	r1, r3, #4
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	4613      	mov	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	009a      	lsls	r2, r3, #2
 8003710:	441a      	add	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	fbb2 f2f3 	udiv	r2, r2, r3
 800371c:	4b1a      	ldr	r3, [pc, #104]	@ (8003788 <UART_SetConfig+0x118>)
 800371e:	fba3 0302 	umull	r0, r3, r3, r2
 8003722:	095b      	lsrs	r3, r3, #5
 8003724:	2064      	movs	r0, #100	@ 0x64
 8003726:	fb00 f303 	mul.w	r3, r0, r3
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	3332      	adds	r3, #50	@ 0x32
 8003730:	4a15      	ldr	r2, [pc, #84]	@ (8003788 <UART_SetConfig+0x118>)
 8003732:	fba2 2303 	umull	r2, r3, r2, r3
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800373c:	4419      	add	r1, r3
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	009a      	lsls	r2, r3, #2
 8003748:	441a      	add	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	fbb2 f2f3 	udiv	r2, r2, r3
 8003754:	4b0c      	ldr	r3, [pc, #48]	@ (8003788 <UART_SetConfig+0x118>)
 8003756:	fba3 0302 	umull	r0, r3, r3, r2
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	2064      	movs	r0, #100	@ 0x64
 800375e:	fb00 f303 	mul.w	r3, r0, r3
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	3332      	adds	r3, #50	@ 0x32
 8003768:	4a07      	ldr	r2, [pc, #28]	@ (8003788 <UART_SetConfig+0x118>)
 800376a:	fba2 2303 	umull	r2, r3, r2, r3
 800376e:	095b      	lsrs	r3, r3, #5
 8003770:	f003 020f 	and.w	r2, r3, #15
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	440a      	add	r2, r1
 800377a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800377c:	bf00      	nop
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40013800 	.word	0x40013800
 8003788:	51eb851f 	.word	0x51eb851f

0800378c <UART_MspInit>:
extern CircularBuffer rxBuffer;
UART_Driver uart1 = { .huart.Instance = USART1, .isInitialized = 0 };
UART_Driver uart2 = { .huart.Instance = USART2, .isInitialized = 0 };
UART_Driver uart3 = { .huart.Instance = USART3, .isInitialized = 0 };

static void UART_MspInit(UART_HandleTypeDef *huart) {
 800378c:	b580      	push	{r7, lr}
 800378e:	b08c      	sub	sp, #48	@ 0x30
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003794:	f107 0320 	add.w	r3, r7, #32
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	609a      	str	r2, [r3, #8]
 80037a0:	60da      	str	r2, [r3, #12]

    if (huart->Instance == USART1) {
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a58      	ldr	r2, [pc, #352]	@ (8003908 <UART_MspInit+0x17c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d135      	bne.n	8003818 <UART_MspInit+0x8c>
        __HAL_RCC_USART1_CLK_ENABLE();
 80037ac:	4b57      	ldr	r3, [pc, #348]	@ (800390c <UART_MspInit+0x180>)
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	4a56      	ldr	r2, [pc, #344]	@ (800390c <UART_MspInit+0x180>)
 80037b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b6:	6193      	str	r3, [r2, #24]
 80037b8:	4b54      	ldr	r3, [pc, #336]	@ (800390c <UART_MspInit+0x180>)
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037c0:	61fb      	str	r3, [r7, #28]
 80037c2:	69fb      	ldr	r3, [r7, #28]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c4:	4b51      	ldr	r3, [pc, #324]	@ (800390c <UART_MspInit+0x180>)
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	4a50      	ldr	r2, [pc, #320]	@ (800390c <UART_MspInit+0x180>)
 80037ca:	f043 0304 	orr.w	r3, r3, #4
 80037ce:	6193      	str	r3, [r2, #24]
 80037d0:	4b4e      	ldr	r3, [pc, #312]	@ (800390c <UART_MspInit+0x180>)
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	61bb      	str	r3, [r7, #24]
 80037da:	69bb      	ldr	r3, [r7, #24]

        GPIO_InitStruct.Pin = GPIO_PIN_9 ;
 80037dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037e0:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e2:	2302      	movs	r3, #2
 80037e4:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037ea:	2303      	movs	r3, #3
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ee:	f107 0320 	add.w	r3, r7, #32
 80037f2:	4619      	mov	r1, r3
 80037f4:	4846      	ldr	r0, [pc, #280]	@ (8003910 <UART_MspInit+0x184>)
 80037f6:	f7fe fa1f 	bl	8001c38 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_10;
 80037fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037fe:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT ;
 8003800:	2300      	movs	r3, #0
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003804:	2300      	movs	r3, #0
 8003806:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003808:	2303      	movs	r3, #3
 800380a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380c:	f107 0320 	add.w	r3, r7, #32
 8003810:	4619      	mov	r1, r3
 8003812:	483f      	ldr	r0, [pc, #252]	@ (8003910 <UART_MspInit+0x184>)
 8003814:	f7fe fa10 	bl	8001c38 <HAL_GPIO_Init>
    }
    if (huart->Instance == USART2) {
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a3d      	ldr	r2, [pc, #244]	@ (8003914 <UART_MspInit+0x188>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d133      	bne.n	800388a <UART_MspInit+0xfe>
        __HAL_RCC_USART2_CLK_ENABLE();
 8003822:	4b3a      	ldr	r3, [pc, #232]	@ (800390c <UART_MspInit+0x180>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	4a39      	ldr	r2, [pc, #228]	@ (800390c <UART_MspInit+0x180>)
 8003828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382c:	61d3      	str	r3, [r2, #28]
 800382e:	4b37      	ldr	r3, [pc, #220]	@ (800390c <UART_MspInit+0x180>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	697b      	ldr	r3, [r7, #20]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 800383a:	4b34      	ldr	r3, [pc, #208]	@ (800390c <UART_MspInit+0x180>)
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	4a33      	ldr	r2, [pc, #204]	@ (800390c <UART_MspInit+0x180>)
 8003840:	f043 0304 	orr.w	r3, r3, #4
 8003844:	6193      	str	r3, [r2, #24]
 8003846:	4b31      	ldr	r3, [pc, #196]	@ (800390c <UART_MspInit+0x180>)
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f003 0304 	and.w	r3, r3, #4
 800384e:	613b      	str	r3, [r7, #16]
 8003850:	693b      	ldr	r3, [r7, #16]

        GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003852:	2304      	movs	r3, #4
 8003854:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	2302      	movs	r3, #2
 8003858:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800385e:	2303      	movs	r3, #3
 8003860:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003862:	f107 0320 	add.w	r3, r7, #32
 8003866:	4619      	mov	r1, r3
 8003868:	4829      	ldr	r0, [pc, #164]	@ (8003910 <UART_MspInit+0x184>)
 800386a:	f7fe f9e5 	bl	8001c38 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_3;
 800386e:	2308      	movs	r3, #8
 8003870:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003872:	2300      	movs	r3, #0
 8003874:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003876:	2300      	movs	r3, #0
 8003878:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800387a:	2303      	movs	r3, #3
 800387c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800387e:	f107 0320 	add.w	r3, r7, #32
 8003882:	4619      	mov	r1, r3
 8003884:	4822      	ldr	r0, [pc, #136]	@ (8003910 <UART_MspInit+0x184>)
 8003886:	f7fe f9d7 	bl	8001c38 <HAL_GPIO_Init>
    }
    if (huart->Instance == USART3) {
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a22      	ldr	r2, [pc, #136]	@ (8003918 <UART_MspInit+0x18c>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d135      	bne.n	8003900 <UART_MspInit+0x174>
        __HAL_RCC_USART3_CLK_ENABLE();
 8003894:	4b1d      	ldr	r3, [pc, #116]	@ (800390c <UART_MspInit+0x180>)
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	4a1c      	ldr	r2, [pc, #112]	@ (800390c <UART_MspInit+0x180>)
 800389a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800389e:	61d3      	str	r3, [r2, #28]
 80038a0:	4b1a      	ldr	r3, [pc, #104]	@ (800390c <UART_MspInit+0x180>)
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ac:	4b17      	ldr	r3, [pc, #92]	@ (800390c <UART_MspInit+0x180>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	4a16      	ldr	r2, [pc, #88]	@ (800390c <UART_MspInit+0x180>)
 80038b2:	f043 0308 	orr.w	r3, r3, #8
 80038b6:	6193      	str	r3, [r2, #24]
 80038b8:	4b14      	ldr	r3, [pc, #80]	@ (800390c <UART_MspInit+0x180>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f003 0308 	and.w	r3, r3, #8
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]

        GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038c8:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ca:	2302      	movs	r3, #2
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038d2:	2303      	movs	r3, #3
 80038d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d6:	f107 0320 	add.w	r3, r7, #32
 80038da:	4619      	mov	r1, r3
 80038dc:	480f      	ldr	r0, [pc, #60]	@ (800391c <UART_MspInit+0x190>)
 80038de:	f7fe f9ab 	bl	8001c38 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_11;
 80038e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80038e6:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038e8:	2300      	movs	r3, #0
 80038ea:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038f0:	2303      	movs	r3, #3
 80038f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f4:	f107 0320 	add.w	r3, r7, #32
 80038f8:	4619      	mov	r1, r3
 80038fa:	4808      	ldr	r0, [pc, #32]	@ (800391c <UART_MspInit+0x190>)
 80038fc:	f7fe f99c 	bl	8001c38 <HAL_GPIO_Init>
    }
}
 8003900:	bf00      	nop
 8003902:	3730      	adds	r7, #48	@ 0x30
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40013800 	.word	0x40013800
 800390c:	40021000 	.word	0x40021000
 8003910:	40010800 	.word	0x40010800
 8003914:	40004400 	.word	0x40004400
 8003918:	40004800 	.word	0x40004800
 800391c:	40010c00 	.word	0x40010c00

08003920 <UART_Init>:

int UART_Init(UART_Driver *uart, UART_Config config) {
 8003920:	b084      	sub	sp, #16
 8003922:	b590      	push	{r4, r7, lr}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	f107 001c 	add.w	r0, r7, #28
 800392e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if (uart->isInitialized) {
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <UART_Init+0x22>
        return -1; // UART  c khi to trc 
 800393c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003940:	e02e      	b.n	80039a0 <UART_Init+0x80>
    }
    uart->config = config;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8003948:	f107 031c 	add.w	r3, r7, #28
 800394c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800394e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    uart->huart.Init.BaudRate = config.baudRate;
 8003952:	69fa      	ldr	r2, [r7, #28]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	605a      	str	r2, [r3, #4]
    uart->huart.Init.WordLength = config.wordLength;
 8003958:	6a3a      	ldr	r2, [r7, #32]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	609a      	str	r2, [r3, #8]
    uart->huart.Init.StopBits = config.stopBits;
 800395e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	60da      	str	r2, [r3, #12]
    uart->huart.Init.Parity = config.parity;
 8003964:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	611a      	str	r2, [r3, #16]
    uart->huart.Init.Mode = UART_MODE_TX_RX;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	220c      	movs	r2, #12
 800396e:	615a      	str	r2, [r3, #20]
    uart->huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	619a      	str	r2, [r3, #24]
    uart->huart.Init.OverSampling = UART_OVERSAMPLING_16;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	61da      	str	r2, [r3, #28]

    UART_MspInit(&uart->huart);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ff04 	bl	800378c <UART_MspInit>

    if (HAL_UART_Init(&uart->huart) != HAL_OK) {
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff f888 	bl	8002a9c <HAL_UART_Init>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <UART_Init+0x76>
        return 1; // Khi to tht bi
 8003992:	2301      	movs	r3, #1
 8003994:	e004      	b.n	80039a0 <UART_Init+0x80>
    }
    uart->isInitialized = 1;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    return 0; // Khi to thnh cng
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80039aa:	b004      	add	sp, #16
 80039ac:	4770      	bx	lr

080039ae <UART_SendString>:
void UART_SendString(UART_HandleTypeDef *huart, const char *str) {
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b082      	sub	sp, #8
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80039b8:	6838      	ldr	r0, [r7, #0]
 80039ba:	f7fc fbd1 	bl	8000160 <strlen>
 80039be:	4603      	mov	r3, r0
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039c6:	6839      	ldr	r1, [r7, #0]
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff f8b7 	bl	8002b3c <HAL_UART_Transmit>
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a12      	ldr	r2, [pc, #72]	@ (8003a30 <HAL_UART_RxCpltCallback+0x58>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d11e      	bne.n	8003a28 <HAL_UART_RxCpltCallback+0x50>
	  if (!Setstop){
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <HAL_UART_RxCpltCallback+0x5c>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10e      	bne.n	8003a12 <HAL_UART_RxCpltCallback+0x3a>
		  if (rxbyte == 0x03) {  // Kim tra lnh Ctrl+C
 80039f4:	4b10      	ldr	r3, [pc, #64]	@ (8003a38 <HAL_UART_RxCpltCallback+0x60>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d103      	bne.n	8003a04 <HAL_UART_RxCpltCallback+0x2c>
			  Setstop = 1;
 80039fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <HAL_UART_RxCpltCallback+0x5c>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	701a      	strb	r2, [r3, #0]
 8003a02:	e006      	b.n	8003a12 <HAL_UART_RxCpltCallback+0x3a>
		  }
		  else {
			  HAL_UART_Transmit(&uart1.huart, &rxbyte, 1, HAL_MAX_DELAY);
 8003a04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a08:	2201      	movs	r2, #1
 8003a0a:	490b      	ldr	r1, [pc, #44]	@ (8003a38 <HAL_UART_RxCpltCallback+0x60>)
 8003a0c:	480b      	ldr	r0, [pc, #44]	@ (8003a3c <HAL_UART_RxCpltCallback+0x64>)
 8003a0e:	f7ff f895 	bl	8002b3c <HAL_UART_Transmit>
		  }
	  }
	  CircularBuffer_Write(&rxBuffer, rxbyte);
 8003a12:	4b09      	ldr	r3, [pc, #36]	@ (8003a38 <HAL_UART_RxCpltCallback+0x60>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	4619      	mov	r1, r3
 8003a18:	4809      	ldr	r0, [pc, #36]	@ (8003a40 <HAL_UART_RxCpltCallback+0x68>)
 8003a1a:	f000 f824 	bl	8003a66 <CircularBuffer_Write>
	  HAL_UART_Receive_IT(&uart1.huart, &rxbyte, 1);
 8003a1e:	2201      	movs	r2, #1
 8003a20:	4905      	ldr	r1, [pc, #20]	@ (8003a38 <HAL_UART_RxCpltCallback+0x60>)
 8003a22:	4806      	ldr	r0, [pc, #24]	@ (8003a3c <HAL_UART_RxCpltCallback+0x64>)
 8003a24:	f7ff f90d 	bl	8002c42 <HAL_UART_Receive_IT>
  }
}
 8003a28:	bf00      	nop
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40013800 	.word	0x40013800
 8003a34:	20000049 	.word	0x20000049
 8003a38:	200004d0 	.word	0x200004d0
 8003a3c:	2000004c 	.word	0x2000004c
 8003a40:	20000224 	.word	0x20000224

08003a44 <send_byte>:
void send_byte(UART_HandleTypeDef *huart, uint8_t byte) {
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(huart, &byte, 1, HAL_MAX_DELAY);
 8003a50:	1cf9      	adds	r1, r7, #3
 8003a52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a56:	2201      	movs	r2, #1
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff f86f 	bl	8002b3c <HAL_UART_Transmit>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <CircularBuffer_Write>:
 *      Author: tdat
 */

#include "circular_bf.h"

int CircularBuffer_Write(CircularBuffer *cb, uint8_t data) {
 8003a66:	b480      	push	{r7}
 8003a68:	b085      	sub	sp, #20
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	460b      	mov	r3, r1
 8003a70:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (cb->head + 1) % BUFFER_SIZE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	425a      	negs	r2, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	bf58      	it	pl
 8003a84:	4253      	negpl	r3, r2
 8003a86:	81fb      	strh	r3, [r7, #14]
    if (next == cb->tail) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	89fa      	ldrh	r2, [r7, #14]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d101      	bne.n	8003a9a <CircularBuffer_Write+0x34>
            return 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	e00c      	b.n	8003ab4 <CircularBuffer_Write+0x4e>
    } else {
            cb->buffer[cb->head] = data;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	78fa      	ldrb	r2, [r7, #3]
 8003aa8:	545a      	strb	r2, [r3, r1]
            cb->head = next;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	89fa      	ldrh	r2, [r7, #14]
 8003aae:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
            return 1;
 8003ab2:	2301      	movs	r3, #1
    }
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr

08003abe <CircularBuffer_Read>:
int CircularBuffer_Read(CircularBuffer *cb, uint8_t *data) {
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
 8003ac6:	6039      	str	r1, [r7, #0]
    if (cb->head == cb->tail) {
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d101      	bne.n	8003ae0 <CircularBuffer_Read+0x22>
        return 0; // Buffer empty
 8003adc:	2300      	movs	r3, #0
 8003ade:	e017      	b.n	8003b10 <CircularBuffer_Read+0x52>
    }
    *data = cb->buffer[cb->tail];
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	5c9a      	ldrb	r2, [r3, r2]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	701a      	strb	r2, [r3, #0]
    cb->tail = (cb->tail + 1) % BUFFER_SIZE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	3301      	adds	r3, #1
 8003afc:	425a      	negs	r2, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	bf58      	it	pl
 8003b04:	4253      	negpl	r3, r2
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    return 1; // Success
 8003b0e:	2301      	movs	r3, #1
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr
	...

08003b1c <processCommand>:
#define MAX_COUNT	3
#define MIN_PINLED	0
#define MAX_PINLED	8

int check_arg(char *args);
void processCommand(CommandMapping *ptr, char *cmd){
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
    char *token = strtok(cmd, " ");
 8003b26:	4939      	ldr	r1, [pc, #228]	@ (8003c0c <processCommand+0xf0>)
 8003b28:	6838      	ldr	r0, [r7, #0]
 8003b2a:	f000 fa67 	bl	8003ffc <strtok>
 8003b2e:	6138      	str	r0, [r7, #16]
    for (CommandMapping *mapping = ptr; mapping->command != NULL; mapping++) {
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	e05d      	b.n	8003bf2 <processCommand+0xd6>
        if (strcmp(token, mapping->command) == 0) {
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	6938      	ldr	r0, [r7, #16]
 8003b3e:	f7fc fb05 	bl	800014c <strcmp>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d151      	bne.n	8003bec <processCommand+0xd0>
    		if (strcmp(token, "info") == 0){
 8003b48:	4931      	ldr	r1, [pc, #196]	@ (8003c10 <processCommand+0xf4>)
 8003b4a:	6938      	ldr	r0, [r7, #16]
 8003b4c:	f7fc fafe 	bl	800014c <strcmp>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10b      	bne.n	8003b6e <processCommand+0x52>
				handleInfoCommand((uint8_t *)strtok(NULL, ""), 0);
 8003b56:	492f      	ldr	r1, [pc, #188]	@ (8003c14 <processCommand+0xf8>)
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f000 fa4f 	bl	8003ffc <strtok>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2100      	movs	r1, #0
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fc fca6 	bl	80004b4 <handleInfoCommand>
				prompt();
 8003b68:	f000 f872 	bl	8003c50 <prompt>
				return;
 8003b6c:	e04b      	b.n	8003c06 <processCommand+0xea>
			}else{
        		char *token = strtok(NULL, " ");
 8003b6e:	4927      	ldr	r1, [pc, #156]	@ (8003c0c <processCommand+0xf0>)
 8003b70:	2000      	movs	r0, #0
 8003b72:	f000 fa43 	bl	8003ffc <strtok>
 8003b76:	61b8      	str	r0, [r7, #24]
        		uint8_t argvalue[MAX_COUNT] = {0};
 8003b78:	4b27      	ldr	r3, [pc, #156]	@ (8003c18 <processCommand+0xfc>)
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	81bb      	strh	r3, [r7, #12]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	73bb      	strb	r3, [r7, #14]
        		uint8_t argcount = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	75fb      	strb	r3, [r7, #23]
            	while (token != NULL) {
 8003b86:	e01d      	b.n	8003bc4 <processCommand+0xa8>
				uint8_t pin = atoi(token);
 8003b88:	69b8      	ldr	r0, [r7, #24]
 8003b8a:	f000 f86d 	bl	8003c68 <atoi>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	73fb      	strb	r3, [r7, #15]
				if (pin >= MIN_PINLED && pin <= MAX_PINLED) {
 8003b92:	7bfb      	ldrb	r3, [r7, #15]
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d80c      	bhi.n	8003bb2 <processCommand+0x96>
					if (argcount < MAX_COUNT) {
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d805      	bhi.n	8003baa <processCommand+0x8e>
						argvalue[argcount] = pin;
 8003b9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ba0:	3320      	adds	r3, #32
 8003ba2:	443b      	add	r3, r7
 8003ba4:	7bfa      	ldrb	r2, [r7, #15]
 8003ba6:	f803 2c14 	strb.w	r2, [r3, #-20]
					}
					argcount++;
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
 8003bac:	3301      	adds	r3, #1
 8003bae:	75fb      	strb	r3, [r7, #23]
 8003bb0:	e003      	b.n	8003bba <processCommand+0x9e>
				} else {
					UART_SendString(&uart1.huart, "\r\nError: Invalid pin. Only PA4, PA5, PA6, PA7, and PA8 are allowed.");
 8003bb2:	491a      	ldr	r1, [pc, #104]	@ (8003c1c <processCommand+0x100>)
 8003bb4:	481a      	ldr	r0, [pc, #104]	@ (8003c20 <processCommand+0x104>)
 8003bb6:	f7ff fefa 	bl	80039ae <UART_SendString>
				}
				token = strtok(NULL, " ");
 8003bba:	4914      	ldr	r1, [pc, #80]	@ (8003c0c <processCommand+0xf0>)
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	f000 fa1d 	bl	8003ffc <strtok>
 8003bc2:	61b8      	str	r0, [r7, #24]
            	while (token != NULL) {
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1de      	bne.n	8003b88 <processCommand+0x6c>
			}
			if (argcount > MAX_COUNT) {
 8003bca:	7dfb      	ldrb	r3, [r7, #23]
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d903      	bls.n	8003bd8 <processCommand+0xbc>
				UART_SendString(&uart1.huart, "\r\nError: Too many arguments.");
 8003bd0:	4914      	ldr	r1, [pc, #80]	@ (8003c24 <processCommand+0x108>)
 8003bd2:	4813      	ldr	r0, [pc, #76]	@ (8003c20 <processCommand+0x104>)
 8003bd4:	f7ff feeb 	bl	80039ae <UART_SendString>
			}

        	mapping->handler(argvalue, argcount);
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	7df9      	ldrb	r1, [r7, #23]
 8003bde:	f107 020c 	add.w	r2, r7, #12
 8003be2:	4610      	mov	r0, r2
 8003be4:	4798      	blx	r3
        	prompt();
 8003be6:	f000 f833 	bl	8003c50 <prompt>
 8003bea:	e00c      	b.n	8003c06 <processCommand+0xea>
    for (CommandMapping *mapping = ptr; mapping->command != NULL; mapping++) {
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	3308      	adds	r3, #8
 8003bf0:	61fb      	str	r3, [r7, #28]
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d19d      	bne.n	8003b36 <processCommand+0x1a>
        	return;
			}
        }
    }
    handleInvalidCommand((uint8_t *)token, 0);
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	6938      	ldr	r0, [r7, #16]
 8003bfe:	f7fc fc89 	bl	8000514 <handleInvalidCommand>
    prompt();
 8003c02:	f000 f825 	bl	8003c50 <prompt>
}
 8003c06:	3720      	adds	r7, #32
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	08005280 	.word	0x08005280
 8003c10:	08005284 	.word	0x08005284
 8003c14:	0800528c 	.word	0x0800528c
 8003c18:	080052f4 	.word	0x080052f4
 8003c1c:	08005290 	.word	0x08005290
 8003c20:	2000004c 	.word	0x2000004c
 8003c24:	080052d4 	.word	0x080052d4

08003c28 <checkCtrlC>:
void checkCtrlC(uint8_t data){
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	71fb      	strb	r3, [r7, #7]
	if (data == 0x03){
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d103      	bne.n	8003c40 <checkCtrlC+0x18>
		UART_SendString(&uart1.huart, "^C\n\r"PROMPT);
 8003c38:	4903      	ldr	r1, [pc, #12]	@ (8003c48 <checkCtrlC+0x20>)
 8003c3a:	4804      	ldr	r0, [pc, #16]	@ (8003c4c <checkCtrlC+0x24>)
 8003c3c:	f7ff feb7 	bl	80039ae <UART_SendString>
	}
}
 8003c40:	bf00      	nop
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	080052f8 	.word	0x080052f8
 8003c4c:	2000004c 	.word	0x2000004c

08003c50 <prompt>:
void prompt(){
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
	UART_SendString(&uart1.huart, "\n\r"PROMPT);
 8003c54:	4902      	ldr	r1, [pc, #8]	@ (8003c60 <prompt+0x10>)
 8003c56:	4803      	ldr	r0, [pc, #12]	@ (8003c64 <prompt+0x14>)
 8003c58:	f7ff fea9 	bl	80039ae <UART_SendString>
}
 8003c5c:	bf00      	nop
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	0800530c 	.word	0x0800530c
 8003c64:	2000004c 	.word	0x2000004c

08003c68 <atoi>:
 8003c68:	220a      	movs	r2, #10
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	f000 b87a 	b.w	8003d64 <strtol>

08003c70 <_strtol_l.constprop.0>:
 8003c70:	2b24      	cmp	r3, #36	@ 0x24
 8003c72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c76:	4686      	mov	lr, r0
 8003c78:	4690      	mov	r8, r2
 8003c7a:	d801      	bhi.n	8003c80 <_strtol_l.constprop.0+0x10>
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d106      	bne.n	8003c8e <_strtol_l.constprop.0+0x1e>
 8003c80:	f000 fa5e 	bl	8004140 <__errno>
 8003c84:	2316      	movs	r3, #22
 8003c86:	6003      	str	r3, [r0, #0]
 8003c88:	2000      	movs	r0, #0
 8003c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c8e:	460d      	mov	r5, r1
 8003c90:	4833      	ldr	r0, [pc, #204]	@ (8003d60 <_strtol_l.constprop.0+0xf0>)
 8003c92:	462a      	mov	r2, r5
 8003c94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c98:	5d06      	ldrb	r6, [r0, r4]
 8003c9a:	f016 0608 	ands.w	r6, r6, #8
 8003c9e:	d1f8      	bne.n	8003c92 <_strtol_l.constprop.0+0x22>
 8003ca0:	2c2d      	cmp	r4, #45	@ 0x2d
 8003ca2:	d12d      	bne.n	8003d00 <_strtol_l.constprop.0+0x90>
 8003ca4:	2601      	movs	r6, #1
 8003ca6:	782c      	ldrb	r4, [r5, #0]
 8003ca8:	1c95      	adds	r5, r2, #2
 8003caa:	f033 0210 	bics.w	r2, r3, #16
 8003cae:	d109      	bne.n	8003cc4 <_strtol_l.constprop.0+0x54>
 8003cb0:	2c30      	cmp	r4, #48	@ 0x30
 8003cb2:	d12a      	bne.n	8003d0a <_strtol_l.constprop.0+0x9a>
 8003cb4:	782a      	ldrb	r2, [r5, #0]
 8003cb6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003cba:	2a58      	cmp	r2, #88	@ 0x58
 8003cbc:	d125      	bne.n	8003d0a <_strtol_l.constprop.0+0x9a>
 8003cbe:	2310      	movs	r3, #16
 8003cc0:	786c      	ldrb	r4, [r5, #1]
 8003cc2:	3502      	adds	r5, #2
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003cca:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8003cce:	fbbc f9f3 	udiv	r9, ip, r3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	fb03 ca19 	mls	sl, r3, r9, ip
 8003cd8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003cdc:	2f09      	cmp	r7, #9
 8003cde:	d81b      	bhi.n	8003d18 <_strtol_l.constprop.0+0xa8>
 8003ce0:	463c      	mov	r4, r7
 8003ce2:	42a3      	cmp	r3, r4
 8003ce4:	dd27      	ble.n	8003d36 <_strtol_l.constprop.0+0xc6>
 8003ce6:	1c57      	adds	r7, r2, #1
 8003ce8:	d007      	beq.n	8003cfa <_strtol_l.constprop.0+0x8a>
 8003cea:	4581      	cmp	r9, r0
 8003cec:	d320      	bcc.n	8003d30 <_strtol_l.constprop.0+0xc0>
 8003cee:	d101      	bne.n	8003cf4 <_strtol_l.constprop.0+0x84>
 8003cf0:	45a2      	cmp	sl, r4
 8003cf2:	db1d      	blt.n	8003d30 <_strtol_l.constprop.0+0xc0>
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	fb00 4003 	mla	r0, r0, r3, r4
 8003cfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003cfe:	e7eb      	b.n	8003cd8 <_strtol_l.constprop.0+0x68>
 8003d00:	2c2b      	cmp	r4, #43	@ 0x2b
 8003d02:	bf04      	itt	eq
 8003d04:	782c      	ldrbeq	r4, [r5, #0]
 8003d06:	1c95      	addeq	r5, r2, #2
 8003d08:	e7cf      	b.n	8003caa <_strtol_l.constprop.0+0x3a>
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1da      	bne.n	8003cc4 <_strtol_l.constprop.0+0x54>
 8003d0e:	2c30      	cmp	r4, #48	@ 0x30
 8003d10:	bf0c      	ite	eq
 8003d12:	2308      	moveq	r3, #8
 8003d14:	230a      	movne	r3, #10
 8003d16:	e7d5      	b.n	8003cc4 <_strtol_l.constprop.0+0x54>
 8003d18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003d1c:	2f19      	cmp	r7, #25
 8003d1e:	d801      	bhi.n	8003d24 <_strtol_l.constprop.0+0xb4>
 8003d20:	3c37      	subs	r4, #55	@ 0x37
 8003d22:	e7de      	b.n	8003ce2 <_strtol_l.constprop.0+0x72>
 8003d24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003d28:	2f19      	cmp	r7, #25
 8003d2a:	d804      	bhi.n	8003d36 <_strtol_l.constprop.0+0xc6>
 8003d2c:	3c57      	subs	r4, #87	@ 0x57
 8003d2e:	e7d8      	b.n	8003ce2 <_strtol_l.constprop.0+0x72>
 8003d30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d34:	e7e1      	b.n	8003cfa <_strtol_l.constprop.0+0x8a>
 8003d36:	1c53      	adds	r3, r2, #1
 8003d38:	d108      	bne.n	8003d4c <_strtol_l.constprop.0+0xdc>
 8003d3a:	2322      	movs	r3, #34	@ 0x22
 8003d3c:	4660      	mov	r0, ip
 8003d3e:	f8ce 3000 	str.w	r3, [lr]
 8003d42:	f1b8 0f00 	cmp.w	r8, #0
 8003d46:	d0a0      	beq.n	8003c8a <_strtol_l.constprop.0+0x1a>
 8003d48:	1e69      	subs	r1, r5, #1
 8003d4a:	e006      	b.n	8003d5a <_strtol_l.constprop.0+0xea>
 8003d4c:	b106      	cbz	r6, 8003d50 <_strtol_l.constprop.0+0xe0>
 8003d4e:	4240      	negs	r0, r0
 8003d50:	f1b8 0f00 	cmp.w	r8, #0
 8003d54:	d099      	beq.n	8003c8a <_strtol_l.constprop.0+0x1a>
 8003d56:	2a00      	cmp	r2, #0
 8003d58:	d1f6      	bne.n	8003d48 <_strtol_l.constprop.0+0xd8>
 8003d5a:	f8c8 1000 	str.w	r1, [r8]
 8003d5e:	e794      	b.n	8003c8a <_strtol_l.constprop.0+0x1a>
 8003d60:	0800535b 	.word	0x0800535b

08003d64 <strtol>:
 8003d64:	4613      	mov	r3, r2
 8003d66:	460a      	mov	r2, r1
 8003d68:	4601      	mov	r1, r0
 8003d6a:	4802      	ldr	r0, [pc, #8]	@ (8003d74 <strtol+0x10>)
 8003d6c:	6800      	ldr	r0, [r0, #0]
 8003d6e:	f7ff bf7f 	b.w	8003c70 <_strtol_l.constprop.0>
 8003d72:	bf00      	nop
 8003d74:	200000b4 	.word	0x200000b4

08003d78 <std>:
 8003d78:	2300      	movs	r3, #0
 8003d7a:	b510      	push	{r4, lr}
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8003d82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d86:	6083      	str	r3, [r0, #8]
 8003d88:	8181      	strh	r1, [r0, #12]
 8003d8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d8c:	81c2      	strh	r2, [r0, #14]
 8003d8e:	6183      	str	r3, [r0, #24]
 8003d90:	4619      	mov	r1, r3
 8003d92:	2208      	movs	r2, #8
 8003d94:	305c      	adds	r0, #92	@ 0x5c
 8003d96:	f000 f928 	bl	8003fea <memset>
 8003d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd0 <std+0x58>)
 8003d9c:	6224      	str	r4, [r4, #32]
 8003d9e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003da0:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd4 <std+0x5c>)
 8003da2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003da4:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <std+0x60>)
 8003da6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003da8:	4b0c      	ldr	r3, [pc, #48]	@ (8003ddc <std+0x64>)
 8003daa:	6323      	str	r3, [r4, #48]	@ 0x30
 8003dac:	4b0c      	ldr	r3, [pc, #48]	@ (8003de0 <std+0x68>)
 8003dae:	429c      	cmp	r4, r3
 8003db0:	d006      	beq.n	8003dc0 <std+0x48>
 8003db2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003db6:	4294      	cmp	r4, r2
 8003db8:	d002      	beq.n	8003dc0 <std+0x48>
 8003dba:	33d0      	adds	r3, #208	@ 0xd0
 8003dbc:	429c      	cmp	r4, r3
 8003dbe:	d105      	bne.n	8003dcc <std+0x54>
 8003dc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dc8:	f000 b9e4 	b.w	8004194 <__retarget_lock_init_recursive>
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	bf00      	nop
 8003dd0:	08003f65 	.word	0x08003f65
 8003dd4:	08003f87 	.word	0x08003f87
 8003dd8:	08003fbf 	.word	0x08003fbf
 8003ddc:	08003fe3 	.word	0x08003fe3
 8003de0:	200004d4 	.word	0x200004d4

08003de4 <stdio_exit_handler>:
 8003de4:	4a02      	ldr	r2, [pc, #8]	@ (8003df0 <stdio_exit_handler+0xc>)
 8003de6:	4903      	ldr	r1, [pc, #12]	@ (8003df4 <stdio_exit_handler+0x10>)
 8003de8:	4803      	ldr	r0, [pc, #12]	@ (8003df8 <stdio_exit_handler+0x14>)
 8003dea:	f000 b869 	b.w	8003ec0 <_fwalk_sglue>
 8003dee:	bf00      	nop
 8003df0:	200000a8 	.word	0x200000a8
 8003df4:	08004aa9 	.word	0x08004aa9
 8003df8:	200000b8 	.word	0x200000b8

08003dfc <cleanup_stdio>:
 8003dfc:	6841      	ldr	r1, [r0, #4]
 8003dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8003e30 <cleanup_stdio+0x34>)
 8003e00:	b510      	push	{r4, lr}
 8003e02:	4299      	cmp	r1, r3
 8003e04:	4604      	mov	r4, r0
 8003e06:	d001      	beq.n	8003e0c <cleanup_stdio+0x10>
 8003e08:	f000 fe4e 	bl	8004aa8 <_fflush_r>
 8003e0c:	68a1      	ldr	r1, [r4, #8]
 8003e0e:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <cleanup_stdio+0x38>)
 8003e10:	4299      	cmp	r1, r3
 8003e12:	d002      	beq.n	8003e1a <cleanup_stdio+0x1e>
 8003e14:	4620      	mov	r0, r4
 8003e16:	f000 fe47 	bl	8004aa8 <_fflush_r>
 8003e1a:	68e1      	ldr	r1, [r4, #12]
 8003e1c:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <cleanup_stdio+0x3c>)
 8003e1e:	4299      	cmp	r1, r3
 8003e20:	d004      	beq.n	8003e2c <cleanup_stdio+0x30>
 8003e22:	4620      	mov	r0, r4
 8003e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e28:	f000 be3e 	b.w	8004aa8 <_fflush_r>
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	bf00      	nop
 8003e30:	200004d4 	.word	0x200004d4
 8003e34:	2000053c 	.word	0x2000053c
 8003e38:	200005a4 	.word	0x200005a4

08003e3c <global_stdio_init.part.0>:
 8003e3c:	b510      	push	{r4, lr}
 8003e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <global_stdio_init.part.0+0x30>)
 8003e40:	4c0b      	ldr	r4, [pc, #44]	@ (8003e70 <global_stdio_init.part.0+0x34>)
 8003e42:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <global_stdio_init.part.0+0x38>)
 8003e44:	4620      	mov	r0, r4
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	2104      	movs	r1, #4
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f7ff ff94 	bl	8003d78 <std>
 8003e50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e54:	2201      	movs	r2, #1
 8003e56:	2109      	movs	r1, #9
 8003e58:	f7ff ff8e 	bl	8003d78 <std>
 8003e5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e60:	2202      	movs	r2, #2
 8003e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e66:	2112      	movs	r1, #18
 8003e68:	f7ff bf86 	b.w	8003d78 <std>
 8003e6c:	2000060c 	.word	0x2000060c
 8003e70:	200004d4 	.word	0x200004d4
 8003e74:	08003de5 	.word	0x08003de5

08003e78 <__sfp_lock_acquire>:
 8003e78:	4801      	ldr	r0, [pc, #4]	@ (8003e80 <__sfp_lock_acquire+0x8>)
 8003e7a:	f000 b98c 	b.w	8004196 <__retarget_lock_acquire_recursive>
 8003e7e:	bf00      	nop
 8003e80:	20000615 	.word	0x20000615

08003e84 <__sfp_lock_release>:
 8003e84:	4801      	ldr	r0, [pc, #4]	@ (8003e8c <__sfp_lock_release+0x8>)
 8003e86:	f000 b987 	b.w	8004198 <__retarget_lock_release_recursive>
 8003e8a:	bf00      	nop
 8003e8c:	20000615 	.word	0x20000615

08003e90 <__sinit>:
 8003e90:	b510      	push	{r4, lr}
 8003e92:	4604      	mov	r4, r0
 8003e94:	f7ff fff0 	bl	8003e78 <__sfp_lock_acquire>
 8003e98:	6a23      	ldr	r3, [r4, #32]
 8003e9a:	b11b      	cbz	r3, 8003ea4 <__sinit+0x14>
 8003e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ea0:	f7ff bff0 	b.w	8003e84 <__sfp_lock_release>
 8003ea4:	4b04      	ldr	r3, [pc, #16]	@ (8003eb8 <__sinit+0x28>)
 8003ea6:	6223      	str	r3, [r4, #32]
 8003ea8:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <__sinit+0x2c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f5      	bne.n	8003e9c <__sinit+0xc>
 8003eb0:	f7ff ffc4 	bl	8003e3c <global_stdio_init.part.0>
 8003eb4:	e7f2      	b.n	8003e9c <__sinit+0xc>
 8003eb6:	bf00      	nop
 8003eb8:	08003dfd 	.word	0x08003dfd
 8003ebc:	2000060c 	.word	0x2000060c

08003ec0 <_fwalk_sglue>:
 8003ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	4688      	mov	r8, r1
 8003ec8:	4614      	mov	r4, r2
 8003eca:	2600      	movs	r6, #0
 8003ecc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ed0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ed4:	d505      	bpl.n	8003ee2 <_fwalk_sglue+0x22>
 8003ed6:	6824      	ldr	r4, [r4, #0]
 8003ed8:	2c00      	cmp	r4, #0
 8003eda:	d1f7      	bne.n	8003ecc <_fwalk_sglue+0xc>
 8003edc:	4630      	mov	r0, r6
 8003ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ee2:	89ab      	ldrh	r3, [r5, #12]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d907      	bls.n	8003ef8 <_fwalk_sglue+0x38>
 8003ee8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003eec:	3301      	adds	r3, #1
 8003eee:	d003      	beq.n	8003ef8 <_fwalk_sglue+0x38>
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	4638      	mov	r0, r7
 8003ef4:	47c0      	blx	r8
 8003ef6:	4306      	orrs	r6, r0
 8003ef8:	3568      	adds	r5, #104	@ 0x68
 8003efa:	e7e9      	b.n	8003ed0 <_fwalk_sglue+0x10>

08003efc <sniprintf>:
 8003efc:	b40c      	push	{r2, r3}
 8003efe:	b530      	push	{r4, r5, lr}
 8003f00:	4b17      	ldr	r3, [pc, #92]	@ (8003f60 <sniprintf+0x64>)
 8003f02:	1e0c      	subs	r4, r1, #0
 8003f04:	681d      	ldr	r5, [r3, #0]
 8003f06:	b09d      	sub	sp, #116	@ 0x74
 8003f08:	da08      	bge.n	8003f1c <sniprintf+0x20>
 8003f0a:	238b      	movs	r3, #139	@ 0x8b
 8003f0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f10:	602b      	str	r3, [r5, #0]
 8003f12:	b01d      	add	sp, #116	@ 0x74
 8003f14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f18:	b002      	add	sp, #8
 8003f1a:	4770      	bx	lr
 8003f1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003f20:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003f24:	bf0c      	ite	eq
 8003f26:	4623      	moveq	r3, r4
 8003f28:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003f2c:	9304      	str	r3, [sp, #16]
 8003f2e:	9307      	str	r3, [sp, #28]
 8003f30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f34:	9002      	str	r0, [sp, #8]
 8003f36:	9006      	str	r0, [sp, #24]
 8003f38:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	ab21      	add	r3, sp, #132	@ 0x84
 8003f40:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003f42:	a902      	add	r1, sp, #8
 8003f44:	9301      	str	r3, [sp, #4]
 8003f46:	f000 faa1 	bl	800448c <_svfiprintf_r>
 8003f4a:	1c43      	adds	r3, r0, #1
 8003f4c:	bfbc      	itt	lt
 8003f4e:	238b      	movlt	r3, #139	@ 0x8b
 8003f50:	602b      	strlt	r3, [r5, #0]
 8003f52:	2c00      	cmp	r4, #0
 8003f54:	d0dd      	beq.n	8003f12 <sniprintf+0x16>
 8003f56:	2200      	movs	r2, #0
 8003f58:	9b02      	ldr	r3, [sp, #8]
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	e7d9      	b.n	8003f12 <sniprintf+0x16>
 8003f5e:	bf00      	nop
 8003f60:	200000b4 	.word	0x200000b4

08003f64 <__sread>:
 8003f64:	b510      	push	{r4, lr}
 8003f66:	460c      	mov	r4, r1
 8003f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f6c:	f000 f8c4 	bl	80040f8 <_read_r>
 8003f70:	2800      	cmp	r0, #0
 8003f72:	bfab      	itete	ge
 8003f74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003f76:	89a3      	ldrhlt	r3, [r4, #12]
 8003f78:	181b      	addge	r3, r3, r0
 8003f7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003f7e:	bfac      	ite	ge
 8003f80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003f82:	81a3      	strhlt	r3, [r4, #12]
 8003f84:	bd10      	pop	{r4, pc}

08003f86 <__swrite>:
 8003f86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f8a:	461f      	mov	r7, r3
 8003f8c:	898b      	ldrh	r3, [r1, #12]
 8003f8e:	4605      	mov	r5, r0
 8003f90:	05db      	lsls	r3, r3, #23
 8003f92:	460c      	mov	r4, r1
 8003f94:	4616      	mov	r6, r2
 8003f96:	d505      	bpl.n	8003fa4 <__swrite+0x1e>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fa0:	f000 f898 	bl	80040d4 <_lseek_r>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	4632      	mov	r2, r6
 8003fa8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	4628      	mov	r0, r5
 8003fb0:	463b      	mov	r3, r7
 8003fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003fba:	f000 b8af 	b.w	800411c <_write_r>

08003fbe <__sseek>:
 8003fbe:	b510      	push	{r4, lr}
 8003fc0:	460c      	mov	r4, r1
 8003fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc6:	f000 f885 	bl	80040d4 <_lseek_r>
 8003fca:	1c43      	adds	r3, r0, #1
 8003fcc:	89a3      	ldrh	r3, [r4, #12]
 8003fce:	bf15      	itete	ne
 8003fd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003fd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003fd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003fda:	81a3      	strheq	r3, [r4, #12]
 8003fdc:	bf18      	it	ne
 8003fde:	81a3      	strhne	r3, [r4, #12]
 8003fe0:	bd10      	pop	{r4, pc}

08003fe2 <__sclose>:
 8003fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fe6:	f000 b865 	b.w	80040b4 <_close_r>

08003fea <memset>:
 8003fea:	4603      	mov	r3, r0
 8003fec:	4402      	add	r2, r0
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d100      	bne.n	8003ff4 <memset+0xa>
 8003ff2:	4770      	bx	lr
 8003ff4:	f803 1b01 	strb.w	r1, [r3], #1
 8003ff8:	e7f9      	b.n	8003fee <memset+0x4>
	...

08003ffc <strtok>:
 8003ffc:	4b16      	ldr	r3, [pc, #88]	@ (8004058 <strtok+0x5c>)
 8003ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004002:	681f      	ldr	r7, [r3, #0]
 8004004:	4605      	mov	r5, r0
 8004006:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004008:	460e      	mov	r6, r1
 800400a:	b9ec      	cbnz	r4, 8004048 <strtok+0x4c>
 800400c:	2050      	movs	r0, #80	@ 0x50
 800400e:	f000 f92b 	bl	8004268 <malloc>
 8004012:	4602      	mov	r2, r0
 8004014:	6478      	str	r0, [r7, #68]	@ 0x44
 8004016:	b920      	cbnz	r0, 8004022 <strtok+0x26>
 8004018:	215b      	movs	r1, #91	@ 0x5b
 800401a:	4b10      	ldr	r3, [pc, #64]	@ (800405c <strtok+0x60>)
 800401c:	4810      	ldr	r0, [pc, #64]	@ (8004060 <strtok+0x64>)
 800401e:	f000 f8bd 	bl	800419c <__assert_func>
 8004022:	e9c0 4400 	strd	r4, r4, [r0]
 8004026:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800402a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800402e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004032:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004036:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800403a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800403e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004042:	6184      	str	r4, [r0, #24]
 8004044:	7704      	strb	r4, [r0, #28]
 8004046:	6244      	str	r4, [r0, #36]	@ 0x24
 8004048:	4631      	mov	r1, r6
 800404a:	4628      	mov	r0, r5
 800404c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800404e:	2301      	movs	r3, #1
 8004050:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004054:	f000 b806 	b.w	8004064 <__strtok_r>
 8004058:	200000b4 	.word	0x200000b4
 800405c:	0800545b 	.word	0x0800545b
 8004060:	08005472 	.word	0x08005472

08004064 <__strtok_r>:
 8004064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004066:	4604      	mov	r4, r0
 8004068:	b908      	cbnz	r0, 800406e <__strtok_r+0xa>
 800406a:	6814      	ldr	r4, [r2, #0]
 800406c:	b144      	cbz	r4, 8004080 <__strtok_r+0x1c>
 800406e:	460f      	mov	r7, r1
 8004070:	4620      	mov	r0, r4
 8004072:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004076:	f817 6b01 	ldrb.w	r6, [r7], #1
 800407a:	b91e      	cbnz	r6, 8004084 <__strtok_r+0x20>
 800407c:	b965      	cbnz	r5, 8004098 <__strtok_r+0x34>
 800407e:	6015      	str	r5, [r2, #0]
 8004080:	2000      	movs	r0, #0
 8004082:	e005      	b.n	8004090 <__strtok_r+0x2c>
 8004084:	42b5      	cmp	r5, r6
 8004086:	d1f6      	bne.n	8004076 <__strtok_r+0x12>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1f0      	bne.n	800406e <__strtok_r+0xa>
 800408c:	6014      	str	r4, [r2, #0]
 800408e:	7003      	strb	r3, [r0, #0]
 8004090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004092:	461c      	mov	r4, r3
 8004094:	e00c      	b.n	80040b0 <__strtok_r+0x4c>
 8004096:	b915      	cbnz	r5, 800409e <__strtok_r+0x3a>
 8004098:	460e      	mov	r6, r1
 800409a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800409e:	f816 5b01 	ldrb.w	r5, [r6], #1
 80040a2:	42ab      	cmp	r3, r5
 80040a4:	d1f7      	bne.n	8004096 <__strtok_r+0x32>
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f3      	beq.n	8004092 <__strtok_r+0x2e>
 80040aa:	2300      	movs	r3, #0
 80040ac:	f804 3c01 	strb.w	r3, [r4, #-1]
 80040b0:	6014      	str	r4, [r2, #0]
 80040b2:	e7ed      	b.n	8004090 <__strtok_r+0x2c>

080040b4 <_close_r>:
 80040b4:	b538      	push	{r3, r4, r5, lr}
 80040b6:	2300      	movs	r3, #0
 80040b8:	4d05      	ldr	r5, [pc, #20]	@ (80040d0 <_close_r+0x1c>)
 80040ba:	4604      	mov	r4, r0
 80040bc:	4608      	mov	r0, r1
 80040be:	602b      	str	r3, [r5, #0]
 80040c0:	f7fc fd77 	bl	8000bb2 <_close>
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d102      	bne.n	80040ce <_close_r+0x1a>
 80040c8:	682b      	ldr	r3, [r5, #0]
 80040ca:	b103      	cbz	r3, 80040ce <_close_r+0x1a>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
 80040d0:	20000610 	.word	0x20000610

080040d4 <_lseek_r>:
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4604      	mov	r4, r0
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	2200      	movs	r2, #0
 80040de:	4d05      	ldr	r5, [pc, #20]	@ (80040f4 <_lseek_r+0x20>)
 80040e0:	602a      	str	r2, [r5, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	f7fc fd89 	bl	8000bfa <_lseek>
 80040e8:	1c43      	adds	r3, r0, #1
 80040ea:	d102      	bne.n	80040f2 <_lseek_r+0x1e>
 80040ec:	682b      	ldr	r3, [r5, #0]
 80040ee:	b103      	cbz	r3, 80040f2 <_lseek_r+0x1e>
 80040f0:	6023      	str	r3, [r4, #0]
 80040f2:	bd38      	pop	{r3, r4, r5, pc}
 80040f4:	20000610 	.word	0x20000610

080040f8 <_read_r>:
 80040f8:	b538      	push	{r3, r4, r5, lr}
 80040fa:	4604      	mov	r4, r0
 80040fc:	4608      	mov	r0, r1
 80040fe:	4611      	mov	r1, r2
 8004100:	2200      	movs	r2, #0
 8004102:	4d05      	ldr	r5, [pc, #20]	@ (8004118 <_read_r+0x20>)
 8004104:	602a      	str	r2, [r5, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	f7fc fd1a 	bl	8000b40 <_read>
 800410c:	1c43      	adds	r3, r0, #1
 800410e:	d102      	bne.n	8004116 <_read_r+0x1e>
 8004110:	682b      	ldr	r3, [r5, #0]
 8004112:	b103      	cbz	r3, 8004116 <_read_r+0x1e>
 8004114:	6023      	str	r3, [r4, #0]
 8004116:	bd38      	pop	{r3, r4, r5, pc}
 8004118:	20000610 	.word	0x20000610

0800411c <_write_r>:
 800411c:	b538      	push	{r3, r4, r5, lr}
 800411e:	4604      	mov	r4, r0
 8004120:	4608      	mov	r0, r1
 8004122:	4611      	mov	r1, r2
 8004124:	2200      	movs	r2, #0
 8004126:	4d05      	ldr	r5, [pc, #20]	@ (800413c <_write_r+0x20>)
 8004128:	602a      	str	r2, [r5, #0]
 800412a:	461a      	mov	r2, r3
 800412c:	f7fc fd25 	bl	8000b7a <_write>
 8004130:	1c43      	adds	r3, r0, #1
 8004132:	d102      	bne.n	800413a <_write_r+0x1e>
 8004134:	682b      	ldr	r3, [r5, #0]
 8004136:	b103      	cbz	r3, 800413a <_write_r+0x1e>
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	bd38      	pop	{r3, r4, r5, pc}
 800413c:	20000610 	.word	0x20000610

08004140 <__errno>:
 8004140:	4b01      	ldr	r3, [pc, #4]	@ (8004148 <__errno+0x8>)
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	200000b4 	.word	0x200000b4

0800414c <__libc_init_array>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	2600      	movs	r6, #0
 8004150:	4d0c      	ldr	r5, [pc, #48]	@ (8004184 <__libc_init_array+0x38>)
 8004152:	4c0d      	ldr	r4, [pc, #52]	@ (8004188 <__libc_init_array+0x3c>)
 8004154:	1b64      	subs	r4, r4, r5
 8004156:	10a4      	asrs	r4, r4, #2
 8004158:	42a6      	cmp	r6, r4
 800415a:	d109      	bne.n	8004170 <__libc_init_array+0x24>
 800415c:	f000 fffc 	bl	8005158 <_init>
 8004160:	2600      	movs	r6, #0
 8004162:	4d0a      	ldr	r5, [pc, #40]	@ (800418c <__libc_init_array+0x40>)
 8004164:	4c0a      	ldr	r4, [pc, #40]	@ (8004190 <__libc_init_array+0x44>)
 8004166:	1b64      	subs	r4, r4, r5
 8004168:	10a4      	asrs	r4, r4, #2
 800416a:	42a6      	cmp	r6, r4
 800416c:	d105      	bne.n	800417a <__libc_init_array+0x2e>
 800416e:	bd70      	pop	{r4, r5, r6, pc}
 8004170:	f855 3b04 	ldr.w	r3, [r5], #4
 8004174:	4798      	blx	r3
 8004176:	3601      	adds	r6, #1
 8004178:	e7ee      	b.n	8004158 <__libc_init_array+0xc>
 800417a:	f855 3b04 	ldr.w	r3, [r5], #4
 800417e:	4798      	blx	r3
 8004180:	3601      	adds	r6, #1
 8004182:	e7f2      	b.n	800416a <__libc_init_array+0x1e>
 8004184:	08005544 	.word	0x08005544
 8004188:	08005544 	.word	0x08005544
 800418c:	08005544 	.word	0x08005544
 8004190:	08005548 	.word	0x08005548

08004194 <__retarget_lock_init_recursive>:
 8004194:	4770      	bx	lr

08004196 <__retarget_lock_acquire_recursive>:
 8004196:	4770      	bx	lr

08004198 <__retarget_lock_release_recursive>:
 8004198:	4770      	bx	lr
	...

0800419c <__assert_func>:
 800419c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800419e:	4614      	mov	r4, r2
 80041a0:	461a      	mov	r2, r3
 80041a2:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <__assert_func+0x2c>)
 80041a4:	4605      	mov	r5, r0
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68d8      	ldr	r0, [r3, #12]
 80041aa:	b954      	cbnz	r4, 80041c2 <__assert_func+0x26>
 80041ac:	4b07      	ldr	r3, [pc, #28]	@ (80041cc <__assert_func+0x30>)
 80041ae:	461c      	mov	r4, r3
 80041b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80041b4:	9100      	str	r1, [sp, #0]
 80041b6:	462b      	mov	r3, r5
 80041b8:	4905      	ldr	r1, [pc, #20]	@ (80041d0 <__assert_func+0x34>)
 80041ba:	f000 fc9d 	bl	8004af8 <fiprintf>
 80041be:	f000 fcf3 	bl	8004ba8 <abort>
 80041c2:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <__assert_func+0x38>)
 80041c4:	e7f4      	b.n	80041b0 <__assert_func+0x14>
 80041c6:	bf00      	nop
 80041c8:	200000b4 	.word	0x200000b4
 80041cc:	08005507 	.word	0x08005507
 80041d0:	080054d9 	.word	0x080054d9
 80041d4:	080054cc 	.word	0x080054cc

080041d8 <_free_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	4605      	mov	r5, r0
 80041dc:	2900      	cmp	r1, #0
 80041de:	d040      	beq.n	8004262 <_free_r+0x8a>
 80041e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e4:	1f0c      	subs	r4, r1, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bfb8      	it	lt
 80041ea:	18e4      	addlt	r4, r4, r3
 80041ec:	f000 f8e6 	bl	80043bc <__malloc_lock>
 80041f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004264 <_free_r+0x8c>)
 80041f2:	6813      	ldr	r3, [r2, #0]
 80041f4:	b933      	cbnz	r3, 8004204 <_free_r+0x2c>
 80041f6:	6063      	str	r3, [r4, #4]
 80041f8:	6014      	str	r4, [r2, #0]
 80041fa:	4628      	mov	r0, r5
 80041fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004200:	f000 b8e2 	b.w	80043c8 <__malloc_unlock>
 8004204:	42a3      	cmp	r3, r4
 8004206:	d908      	bls.n	800421a <_free_r+0x42>
 8004208:	6820      	ldr	r0, [r4, #0]
 800420a:	1821      	adds	r1, r4, r0
 800420c:	428b      	cmp	r3, r1
 800420e:	bf01      	itttt	eq
 8004210:	6819      	ldreq	r1, [r3, #0]
 8004212:	685b      	ldreq	r3, [r3, #4]
 8004214:	1809      	addeq	r1, r1, r0
 8004216:	6021      	streq	r1, [r4, #0]
 8004218:	e7ed      	b.n	80041f6 <_free_r+0x1e>
 800421a:	461a      	mov	r2, r3
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	b10b      	cbz	r3, 8004224 <_free_r+0x4c>
 8004220:	42a3      	cmp	r3, r4
 8004222:	d9fa      	bls.n	800421a <_free_r+0x42>
 8004224:	6811      	ldr	r1, [r2, #0]
 8004226:	1850      	adds	r0, r2, r1
 8004228:	42a0      	cmp	r0, r4
 800422a:	d10b      	bne.n	8004244 <_free_r+0x6c>
 800422c:	6820      	ldr	r0, [r4, #0]
 800422e:	4401      	add	r1, r0
 8004230:	1850      	adds	r0, r2, r1
 8004232:	4283      	cmp	r3, r0
 8004234:	6011      	str	r1, [r2, #0]
 8004236:	d1e0      	bne.n	80041fa <_free_r+0x22>
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4408      	add	r0, r1
 800423e:	6010      	str	r0, [r2, #0]
 8004240:	6053      	str	r3, [r2, #4]
 8004242:	e7da      	b.n	80041fa <_free_r+0x22>
 8004244:	d902      	bls.n	800424c <_free_r+0x74>
 8004246:	230c      	movs	r3, #12
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	e7d6      	b.n	80041fa <_free_r+0x22>
 800424c:	6820      	ldr	r0, [r4, #0]
 800424e:	1821      	adds	r1, r4, r0
 8004250:	428b      	cmp	r3, r1
 8004252:	bf01      	itttt	eq
 8004254:	6819      	ldreq	r1, [r3, #0]
 8004256:	685b      	ldreq	r3, [r3, #4]
 8004258:	1809      	addeq	r1, r1, r0
 800425a:	6021      	streq	r1, [r4, #0]
 800425c:	6063      	str	r3, [r4, #4]
 800425e:	6054      	str	r4, [r2, #4]
 8004260:	e7cb      	b.n	80041fa <_free_r+0x22>
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	2000061c 	.word	0x2000061c

08004268 <malloc>:
 8004268:	4b02      	ldr	r3, [pc, #8]	@ (8004274 <malloc+0xc>)
 800426a:	4601      	mov	r1, r0
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	f000 b825 	b.w	80042bc <_malloc_r>
 8004272:	bf00      	nop
 8004274:	200000b4 	.word	0x200000b4

08004278 <sbrk_aligned>:
 8004278:	b570      	push	{r4, r5, r6, lr}
 800427a:	4e0f      	ldr	r6, [pc, #60]	@ (80042b8 <sbrk_aligned+0x40>)
 800427c:	460c      	mov	r4, r1
 800427e:	6831      	ldr	r1, [r6, #0]
 8004280:	4605      	mov	r5, r0
 8004282:	b911      	cbnz	r1, 800428a <sbrk_aligned+0x12>
 8004284:	f000 fc64 	bl	8004b50 <_sbrk_r>
 8004288:	6030      	str	r0, [r6, #0]
 800428a:	4621      	mov	r1, r4
 800428c:	4628      	mov	r0, r5
 800428e:	f000 fc5f 	bl	8004b50 <_sbrk_r>
 8004292:	1c43      	adds	r3, r0, #1
 8004294:	d103      	bne.n	800429e <sbrk_aligned+0x26>
 8004296:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800429a:	4620      	mov	r0, r4
 800429c:	bd70      	pop	{r4, r5, r6, pc}
 800429e:	1cc4      	adds	r4, r0, #3
 80042a0:	f024 0403 	bic.w	r4, r4, #3
 80042a4:	42a0      	cmp	r0, r4
 80042a6:	d0f8      	beq.n	800429a <sbrk_aligned+0x22>
 80042a8:	1a21      	subs	r1, r4, r0
 80042aa:	4628      	mov	r0, r5
 80042ac:	f000 fc50 	bl	8004b50 <_sbrk_r>
 80042b0:	3001      	adds	r0, #1
 80042b2:	d1f2      	bne.n	800429a <sbrk_aligned+0x22>
 80042b4:	e7ef      	b.n	8004296 <sbrk_aligned+0x1e>
 80042b6:	bf00      	nop
 80042b8:	20000618 	.word	0x20000618

080042bc <_malloc_r>:
 80042bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042c0:	1ccd      	adds	r5, r1, #3
 80042c2:	f025 0503 	bic.w	r5, r5, #3
 80042c6:	3508      	adds	r5, #8
 80042c8:	2d0c      	cmp	r5, #12
 80042ca:	bf38      	it	cc
 80042cc:	250c      	movcc	r5, #12
 80042ce:	2d00      	cmp	r5, #0
 80042d0:	4606      	mov	r6, r0
 80042d2:	db01      	blt.n	80042d8 <_malloc_r+0x1c>
 80042d4:	42a9      	cmp	r1, r5
 80042d6:	d904      	bls.n	80042e2 <_malloc_r+0x26>
 80042d8:	230c      	movs	r3, #12
 80042da:	6033      	str	r3, [r6, #0]
 80042dc:	2000      	movs	r0, #0
 80042de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043b8 <_malloc_r+0xfc>
 80042e6:	f000 f869 	bl	80043bc <__malloc_lock>
 80042ea:	f8d8 3000 	ldr.w	r3, [r8]
 80042ee:	461c      	mov	r4, r3
 80042f0:	bb44      	cbnz	r4, 8004344 <_malloc_r+0x88>
 80042f2:	4629      	mov	r1, r5
 80042f4:	4630      	mov	r0, r6
 80042f6:	f7ff ffbf 	bl	8004278 <sbrk_aligned>
 80042fa:	1c43      	adds	r3, r0, #1
 80042fc:	4604      	mov	r4, r0
 80042fe:	d158      	bne.n	80043b2 <_malloc_r+0xf6>
 8004300:	f8d8 4000 	ldr.w	r4, [r8]
 8004304:	4627      	mov	r7, r4
 8004306:	2f00      	cmp	r7, #0
 8004308:	d143      	bne.n	8004392 <_malloc_r+0xd6>
 800430a:	2c00      	cmp	r4, #0
 800430c:	d04b      	beq.n	80043a6 <_malloc_r+0xea>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	4639      	mov	r1, r7
 8004312:	4630      	mov	r0, r6
 8004314:	eb04 0903 	add.w	r9, r4, r3
 8004318:	f000 fc1a 	bl	8004b50 <_sbrk_r>
 800431c:	4581      	cmp	r9, r0
 800431e:	d142      	bne.n	80043a6 <_malloc_r+0xea>
 8004320:	6821      	ldr	r1, [r4, #0]
 8004322:	4630      	mov	r0, r6
 8004324:	1a6d      	subs	r5, r5, r1
 8004326:	4629      	mov	r1, r5
 8004328:	f7ff ffa6 	bl	8004278 <sbrk_aligned>
 800432c:	3001      	adds	r0, #1
 800432e:	d03a      	beq.n	80043a6 <_malloc_r+0xea>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	442b      	add	r3, r5
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	f8d8 3000 	ldr.w	r3, [r8]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	bb62      	cbnz	r2, 8004398 <_malloc_r+0xdc>
 800433e:	f8c8 7000 	str.w	r7, [r8]
 8004342:	e00f      	b.n	8004364 <_malloc_r+0xa8>
 8004344:	6822      	ldr	r2, [r4, #0]
 8004346:	1b52      	subs	r2, r2, r5
 8004348:	d420      	bmi.n	800438c <_malloc_r+0xd0>
 800434a:	2a0b      	cmp	r2, #11
 800434c:	d917      	bls.n	800437e <_malloc_r+0xc2>
 800434e:	1961      	adds	r1, r4, r5
 8004350:	42a3      	cmp	r3, r4
 8004352:	6025      	str	r5, [r4, #0]
 8004354:	bf18      	it	ne
 8004356:	6059      	strne	r1, [r3, #4]
 8004358:	6863      	ldr	r3, [r4, #4]
 800435a:	bf08      	it	eq
 800435c:	f8c8 1000 	streq.w	r1, [r8]
 8004360:	5162      	str	r2, [r4, r5]
 8004362:	604b      	str	r3, [r1, #4]
 8004364:	4630      	mov	r0, r6
 8004366:	f000 f82f 	bl	80043c8 <__malloc_unlock>
 800436a:	f104 000b 	add.w	r0, r4, #11
 800436e:	1d23      	adds	r3, r4, #4
 8004370:	f020 0007 	bic.w	r0, r0, #7
 8004374:	1ac2      	subs	r2, r0, r3
 8004376:	bf1c      	itt	ne
 8004378:	1a1b      	subne	r3, r3, r0
 800437a:	50a3      	strne	r3, [r4, r2]
 800437c:	e7af      	b.n	80042de <_malloc_r+0x22>
 800437e:	6862      	ldr	r2, [r4, #4]
 8004380:	42a3      	cmp	r3, r4
 8004382:	bf0c      	ite	eq
 8004384:	f8c8 2000 	streq.w	r2, [r8]
 8004388:	605a      	strne	r2, [r3, #4]
 800438a:	e7eb      	b.n	8004364 <_malloc_r+0xa8>
 800438c:	4623      	mov	r3, r4
 800438e:	6864      	ldr	r4, [r4, #4]
 8004390:	e7ae      	b.n	80042f0 <_malloc_r+0x34>
 8004392:	463c      	mov	r4, r7
 8004394:	687f      	ldr	r7, [r7, #4]
 8004396:	e7b6      	b.n	8004306 <_malloc_r+0x4a>
 8004398:	461a      	mov	r2, r3
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	42a3      	cmp	r3, r4
 800439e:	d1fb      	bne.n	8004398 <_malloc_r+0xdc>
 80043a0:	2300      	movs	r3, #0
 80043a2:	6053      	str	r3, [r2, #4]
 80043a4:	e7de      	b.n	8004364 <_malloc_r+0xa8>
 80043a6:	230c      	movs	r3, #12
 80043a8:	4630      	mov	r0, r6
 80043aa:	6033      	str	r3, [r6, #0]
 80043ac:	f000 f80c 	bl	80043c8 <__malloc_unlock>
 80043b0:	e794      	b.n	80042dc <_malloc_r+0x20>
 80043b2:	6005      	str	r5, [r0, #0]
 80043b4:	e7d6      	b.n	8004364 <_malloc_r+0xa8>
 80043b6:	bf00      	nop
 80043b8:	2000061c 	.word	0x2000061c

080043bc <__malloc_lock>:
 80043bc:	4801      	ldr	r0, [pc, #4]	@ (80043c4 <__malloc_lock+0x8>)
 80043be:	f7ff beea 	b.w	8004196 <__retarget_lock_acquire_recursive>
 80043c2:	bf00      	nop
 80043c4:	20000614 	.word	0x20000614

080043c8 <__malloc_unlock>:
 80043c8:	4801      	ldr	r0, [pc, #4]	@ (80043d0 <__malloc_unlock+0x8>)
 80043ca:	f7ff bee5 	b.w	8004198 <__retarget_lock_release_recursive>
 80043ce:	bf00      	nop
 80043d0:	20000614 	.word	0x20000614

080043d4 <__ssputs_r>:
 80043d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d8:	461f      	mov	r7, r3
 80043da:	688e      	ldr	r6, [r1, #8]
 80043dc:	4682      	mov	sl, r0
 80043de:	42be      	cmp	r6, r7
 80043e0:	460c      	mov	r4, r1
 80043e2:	4690      	mov	r8, r2
 80043e4:	680b      	ldr	r3, [r1, #0]
 80043e6:	d82d      	bhi.n	8004444 <__ssputs_r+0x70>
 80043e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80043ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80043f0:	d026      	beq.n	8004440 <__ssputs_r+0x6c>
 80043f2:	6965      	ldr	r5, [r4, #20]
 80043f4:	6909      	ldr	r1, [r1, #16]
 80043f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043fa:	eba3 0901 	sub.w	r9, r3, r1
 80043fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004402:	1c7b      	adds	r3, r7, #1
 8004404:	444b      	add	r3, r9
 8004406:	106d      	asrs	r5, r5, #1
 8004408:	429d      	cmp	r5, r3
 800440a:	bf38      	it	cc
 800440c:	461d      	movcc	r5, r3
 800440e:	0553      	lsls	r3, r2, #21
 8004410:	d527      	bpl.n	8004462 <__ssputs_r+0x8e>
 8004412:	4629      	mov	r1, r5
 8004414:	f7ff ff52 	bl	80042bc <_malloc_r>
 8004418:	4606      	mov	r6, r0
 800441a:	b360      	cbz	r0, 8004476 <__ssputs_r+0xa2>
 800441c:	464a      	mov	r2, r9
 800441e:	6921      	ldr	r1, [r4, #16]
 8004420:	f000 fbb4 	bl	8004b8c <memcpy>
 8004424:	89a3      	ldrh	r3, [r4, #12]
 8004426:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800442a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800442e:	81a3      	strh	r3, [r4, #12]
 8004430:	6126      	str	r6, [r4, #16]
 8004432:	444e      	add	r6, r9
 8004434:	6026      	str	r6, [r4, #0]
 8004436:	463e      	mov	r6, r7
 8004438:	6165      	str	r5, [r4, #20]
 800443a:	eba5 0509 	sub.w	r5, r5, r9
 800443e:	60a5      	str	r5, [r4, #8]
 8004440:	42be      	cmp	r6, r7
 8004442:	d900      	bls.n	8004446 <__ssputs_r+0x72>
 8004444:	463e      	mov	r6, r7
 8004446:	4632      	mov	r2, r6
 8004448:	4641      	mov	r1, r8
 800444a:	6820      	ldr	r0, [r4, #0]
 800444c:	f000 fb66 	bl	8004b1c <memmove>
 8004450:	2000      	movs	r0, #0
 8004452:	68a3      	ldr	r3, [r4, #8]
 8004454:	1b9b      	subs	r3, r3, r6
 8004456:	60a3      	str	r3, [r4, #8]
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	4433      	add	r3, r6
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004462:	462a      	mov	r2, r5
 8004464:	f000 fba7 	bl	8004bb6 <_realloc_r>
 8004468:	4606      	mov	r6, r0
 800446a:	2800      	cmp	r0, #0
 800446c:	d1e0      	bne.n	8004430 <__ssputs_r+0x5c>
 800446e:	4650      	mov	r0, sl
 8004470:	6921      	ldr	r1, [r4, #16]
 8004472:	f7ff feb1 	bl	80041d8 <_free_r>
 8004476:	230c      	movs	r3, #12
 8004478:	f8ca 3000 	str.w	r3, [sl]
 800447c:	89a3      	ldrh	r3, [r4, #12]
 800447e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004486:	81a3      	strh	r3, [r4, #12]
 8004488:	e7e9      	b.n	800445e <__ssputs_r+0x8a>
	...

0800448c <_svfiprintf_r>:
 800448c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004490:	4698      	mov	r8, r3
 8004492:	898b      	ldrh	r3, [r1, #12]
 8004494:	4607      	mov	r7, r0
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	460d      	mov	r5, r1
 800449a:	4614      	mov	r4, r2
 800449c:	b09d      	sub	sp, #116	@ 0x74
 800449e:	d510      	bpl.n	80044c2 <_svfiprintf_r+0x36>
 80044a0:	690b      	ldr	r3, [r1, #16]
 80044a2:	b973      	cbnz	r3, 80044c2 <_svfiprintf_r+0x36>
 80044a4:	2140      	movs	r1, #64	@ 0x40
 80044a6:	f7ff ff09 	bl	80042bc <_malloc_r>
 80044aa:	6028      	str	r0, [r5, #0]
 80044ac:	6128      	str	r0, [r5, #16]
 80044ae:	b930      	cbnz	r0, 80044be <_svfiprintf_r+0x32>
 80044b0:	230c      	movs	r3, #12
 80044b2:	603b      	str	r3, [r7, #0]
 80044b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044b8:	b01d      	add	sp, #116	@ 0x74
 80044ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044be:	2340      	movs	r3, #64	@ 0x40
 80044c0:	616b      	str	r3, [r5, #20]
 80044c2:	2300      	movs	r3, #0
 80044c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80044c6:	2320      	movs	r3, #32
 80044c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044cc:	2330      	movs	r3, #48	@ 0x30
 80044ce:	f04f 0901 	mov.w	r9, #1
 80044d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80044d6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004670 <_svfiprintf_r+0x1e4>
 80044da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044de:	4623      	mov	r3, r4
 80044e0:	469a      	mov	sl, r3
 80044e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044e6:	b10a      	cbz	r2, 80044ec <_svfiprintf_r+0x60>
 80044e8:	2a25      	cmp	r2, #37	@ 0x25
 80044ea:	d1f9      	bne.n	80044e0 <_svfiprintf_r+0x54>
 80044ec:	ebba 0b04 	subs.w	fp, sl, r4
 80044f0:	d00b      	beq.n	800450a <_svfiprintf_r+0x7e>
 80044f2:	465b      	mov	r3, fp
 80044f4:	4622      	mov	r2, r4
 80044f6:	4629      	mov	r1, r5
 80044f8:	4638      	mov	r0, r7
 80044fa:	f7ff ff6b 	bl	80043d4 <__ssputs_r>
 80044fe:	3001      	adds	r0, #1
 8004500:	f000 80a7 	beq.w	8004652 <_svfiprintf_r+0x1c6>
 8004504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004506:	445a      	add	r2, fp
 8004508:	9209      	str	r2, [sp, #36]	@ 0x24
 800450a:	f89a 3000 	ldrb.w	r3, [sl]
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 809f 	beq.w	8004652 <_svfiprintf_r+0x1c6>
 8004514:	2300      	movs	r3, #0
 8004516:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800451a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800451e:	f10a 0a01 	add.w	sl, sl, #1
 8004522:	9304      	str	r3, [sp, #16]
 8004524:	9307      	str	r3, [sp, #28]
 8004526:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800452a:	931a      	str	r3, [sp, #104]	@ 0x68
 800452c:	4654      	mov	r4, sl
 800452e:	2205      	movs	r2, #5
 8004530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004534:	484e      	ldr	r0, [pc, #312]	@ (8004670 <_svfiprintf_r+0x1e4>)
 8004536:	f000 fb1b 	bl	8004b70 <memchr>
 800453a:	9a04      	ldr	r2, [sp, #16]
 800453c:	b9d8      	cbnz	r0, 8004576 <_svfiprintf_r+0xea>
 800453e:	06d0      	lsls	r0, r2, #27
 8004540:	bf44      	itt	mi
 8004542:	2320      	movmi	r3, #32
 8004544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004548:	0711      	lsls	r1, r2, #28
 800454a:	bf44      	itt	mi
 800454c:	232b      	movmi	r3, #43	@ 0x2b
 800454e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004552:	f89a 3000 	ldrb.w	r3, [sl]
 8004556:	2b2a      	cmp	r3, #42	@ 0x2a
 8004558:	d015      	beq.n	8004586 <_svfiprintf_r+0xfa>
 800455a:	4654      	mov	r4, sl
 800455c:	2000      	movs	r0, #0
 800455e:	f04f 0c0a 	mov.w	ip, #10
 8004562:	9a07      	ldr	r2, [sp, #28]
 8004564:	4621      	mov	r1, r4
 8004566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800456a:	3b30      	subs	r3, #48	@ 0x30
 800456c:	2b09      	cmp	r3, #9
 800456e:	d94b      	bls.n	8004608 <_svfiprintf_r+0x17c>
 8004570:	b1b0      	cbz	r0, 80045a0 <_svfiprintf_r+0x114>
 8004572:	9207      	str	r2, [sp, #28]
 8004574:	e014      	b.n	80045a0 <_svfiprintf_r+0x114>
 8004576:	eba0 0308 	sub.w	r3, r0, r8
 800457a:	fa09 f303 	lsl.w	r3, r9, r3
 800457e:	4313      	orrs	r3, r2
 8004580:	46a2      	mov	sl, r4
 8004582:	9304      	str	r3, [sp, #16]
 8004584:	e7d2      	b.n	800452c <_svfiprintf_r+0xa0>
 8004586:	9b03      	ldr	r3, [sp, #12]
 8004588:	1d19      	adds	r1, r3, #4
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	9103      	str	r1, [sp, #12]
 800458e:	2b00      	cmp	r3, #0
 8004590:	bfbb      	ittet	lt
 8004592:	425b      	neglt	r3, r3
 8004594:	f042 0202 	orrlt.w	r2, r2, #2
 8004598:	9307      	strge	r3, [sp, #28]
 800459a:	9307      	strlt	r3, [sp, #28]
 800459c:	bfb8      	it	lt
 800459e:	9204      	strlt	r2, [sp, #16]
 80045a0:	7823      	ldrb	r3, [r4, #0]
 80045a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80045a4:	d10a      	bne.n	80045bc <_svfiprintf_r+0x130>
 80045a6:	7863      	ldrb	r3, [r4, #1]
 80045a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80045aa:	d132      	bne.n	8004612 <_svfiprintf_r+0x186>
 80045ac:	9b03      	ldr	r3, [sp, #12]
 80045ae:	3402      	adds	r4, #2
 80045b0:	1d1a      	adds	r2, r3, #4
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	9203      	str	r2, [sp, #12]
 80045b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045ba:	9305      	str	r3, [sp, #20]
 80045bc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004674 <_svfiprintf_r+0x1e8>
 80045c0:	2203      	movs	r2, #3
 80045c2:	4650      	mov	r0, sl
 80045c4:	7821      	ldrb	r1, [r4, #0]
 80045c6:	f000 fad3 	bl	8004b70 <memchr>
 80045ca:	b138      	cbz	r0, 80045dc <_svfiprintf_r+0x150>
 80045cc:	2240      	movs	r2, #64	@ 0x40
 80045ce:	9b04      	ldr	r3, [sp, #16]
 80045d0:	eba0 000a 	sub.w	r0, r0, sl
 80045d4:	4082      	lsls	r2, r0
 80045d6:	4313      	orrs	r3, r2
 80045d8:	3401      	adds	r4, #1
 80045da:	9304      	str	r3, [sp, #16]
 80045dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045e0:	2206      	movs	r2, #6
 80045e2:	4825      	ldr	r0, [pc, #148]	@ (8004678 <_svfiprintf_r+0x1ec>)
 80045e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045e8:	f000 fac2 	bl	8004b70 <memchr>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d036      	beq.n	800465e <_svfiprintf_r+0x1d2>
 80045f0:	4b22      	ldr	r3, [pc, #136]	@ (800467c <_svfiprintf_r+0x1f0>)
 80045f2:	bb1b      	cbnz	r3, 800463c <_svfiprintf_r+0x1b0>
 80045f4:	9b03      	ldr	r3, [sp, #12]
 80045f6:	3307      	adds	r3, #7
 80045f8:	f023 0307 	bic.w	r3, r3, #7
 80045fc:	3308      	adds	r3, #8
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004602:	4433      	add	r3, r6
 8004604:	9309      	str	r3, [sp, #36]	@ 0x24
 8004606:	e76a      	b.n	80044de <_svfiprintf_r+0x52>
 8004608:	460c      	mov	r4, r1
 800460a:	2001      	movs	r0, #1
 800460c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004610:	e7a8      	b.n	8004564 <_svfiprintf_r+0xd8>
 8004612:	2300      	movs	r3, #0
 8004614:	f04f 0c0a 	mov.w	ip, #10
 8004618:	4619      	mov	r1, r3
 800461a:	3401      	adds	r4, #1
 800461c:	9305      	str	r3, [sp, #20]
 800461e:	4620      	mov	r0, r4
 8004620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004624:	3a30      	subs	r2, #48	@ 0x30
 8004626:	2a09      	cmp	r2, #9
 8004628:	d903      	bls.n	8004632 <_svfiprintf_r+0x1a6>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0c6      	beq.n	80045bc <_svfiprintf_r+0x130>
 800462e:	9105      	str	r1, [sp, #20]
 8004630:	e7c4      	b.n	80045bc <_svfiprintf_r+0x130>
 8004632:	4604      	mov	r4, r0
 8004634:	2301      	movs	r3, #1
 8004636:	fb0c 2101 	mla	r1, ip, r1, r2
 800463a:	e7f0      	b.n	800461e <_svfiprintf_r+0x192>
 800463c:	ab03      	add	r3, sp, #12
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	462a      	mov	r2, r5
 8004642:	4638      	mov	r0, r7
 8004644:	4b0e      	ldr	r3, [pc, #56]	@ (8004680 <_svfiprintf_r+0x1f4>)
 8004646:	a904      	add	r1, sp, #16
 8004648:	f3af 8000 	nop.w
 800464c:	1c42      	adds	r2, r0, #1
 800464e:	4606      	mov	r6, r0
 8004650:	d1d6      	bne.n	8004600 <_svfiprintf_r+0x174>
 8004652:	89ab      	ldrh	r3, [r5, #12]
 8004654:	065b      	lsls	r3, r3, #25
 8004656:	f53f af2d 	bmi.w	80044b4 <_svfiprintf_r+0x28>
 800465a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800465c:	e72c      	b.n	80044b8 <_svfiprintf_r+0x2c>
 800465e:	ab03      	add	r3, sp, #12
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	462a      	mov	r2, r5
 8004664:	4638      	mov	r0, r7
 8004666:	4b06      	ldr	r3, [pc, #24]	@ (8004680 <_svfiprintf_r+0x1f4>)
 8004668:	a904      	add	r1, sp, #16
 800466a:	f000 f87d 	bl	8004768 <_printf_i>
 800466e:	e7ed      	b.n	800464c <_svfiprintf_r+0x1c0>
 8004670:	08005508 	.word	0x08005508
 8004674:	0800550e 	.word	0x0800550e
 8004678:	08005512 	.word	0x08005512
 800467c:	00000000 	.word	0x00000000
 8004680:	080043d5 	.word	0x080043d5

08004684 <_printf_common>:
 8004684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004688:	4616      	mov	r6, r2
 800468a:	4698      	mov	r8, r3
 800468c:	688a      	ldr	r2, [r1, #8]
 800468e:	690b      	ldr	r3, [r1, #16]
 8004690:	4607      	mov	r7, r0
 8004692:	4293      	cmp	r3, r2
 8004694:	bfb8      	it	lt
 8004696:	4613      	movlt	r3, r2
 8004698:	6033      	str	r3, [r6, #0]
 800469a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800469e:	460c      	mov	r4, r1
 80046a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046a4:	b10a      	cbz	r2, 80046aa <_printf_common+0x26>
 80046a6:	3301      	adds	r3, #1
 80046a8:	6033      	str	r3, [r6, #0]
 80046aa:	6823      	ldr	r3, [r4, #0]
 80046ac:	0699      	lsls	r1, r3, #26
 80046ae:	bf42      	ittt	mi
 80046b0:	6833      	ldrmi	r3, [r6, #0]
 80046b2:	3302      	addmi	r3, #2
 80046b4:	6033      	strmi	r3, [r6, #0]
 80046b6:	6825      	ldr	r5, [r4, #0]
 80046b8:	f015 0506 	ands.w	r5, r5, #6
 80046bc:	d106      	bne.n	80046cc <_printf_common+0x48>
 80046be:	f104 0a19 	add.w	sl, r4, #25
 80046c2:	68e3      	ldr	r3, [r4, #12]
 80046c4:	6832      	ldr	r2, [r6, #0]
 80046c6:	1a9b      	subs	r3, r3, r2
 80046c8:	42ab      	cmp	r3, r5
 80046ca:	dc2b      	bgt.n	8004724 <_printf_common+0xa0>
 80046cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046d0:	6822      	ldr	r2, [r4, #0]
 80046d2:	3b00      	subs	r3, #0
 80046d4:	bf18      	it	ne
 80046d6:	2301      	movne	r3, #1
 80046d8:	0692      	lsls	r2, r2, #26
 80046da:	d430      	bmi.n	800473e <_printf_common+0xba>
 80046dc:	4641      	mov	r1, r8
 80046de:	4638      	mov	r0, r7
 80046e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046e4:	47c8      	blx	r9
 80046e6:	3001      	adds	r0, #1
 80046e8:	d023      	beq.n	8004732 <_printf_common+0xae>
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	6922      	ldr	r2, [r4, #16]
 80046ee:	f003 0306 	and.w	r3, r3, #6
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	bf14      	ite	ne
 80046f6:	2500      	movne	r5, #0
 80046f8:	6833      	ldreq	r3, [r6, #0]
 80046fa:	f04f 0600 	mov.w	r6, #0
 80046fe:	bf08      	it	eq
 8004700:	68e5      	ldreq	r5, [r4, #12]
 8004702:	f104 041a 	add.w	r4, r4, #26
 8004706:	bf08      	it	eq
 8004708:	1aed      	subeq	r5, r5, r3
 800470a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800470e:	bf08      	it	eq
 8004710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004714:	4293      	cmp	r3, r2
 8004716:	bfc4      	itt	gt
 8004718:	1a9b      	subgt	r3, r3, r2
 800471a:	18ed      	addgt	r5, r5, r3
 800471c:	42b5      	cmp	r5, r6
 800471e:	d11a      	bne.n	8004756 <_printf_common+0xd2>
 8004720:	2000      	movs	r0, #0
 8004722:	e008      	b.n	8004736 <_printf_common+0xb2>
 8004724:	2301      	movs	r3, #1
 8004726:	4652      	mov	r2, sl
 8004728:	4641      	mov	r1, r8
 800472a:	4638      	mov	r0, r7
 800472c:	47c8      	blx	r9
 800472e:	3001      	adds	r0, #1
 8004730:	d103      	bne.n	800473a <_printf_common+0xb6>
 8004732:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800473a:	3501      	adds	r5, #1
 800473c:	e7c1      	b.n	80046c2 <_printf_common+0x3e>
 800473e:	2030      	movs	r0, #48	@ 0x30
 8004740:	18e1      	adds	r1, r4, r3
 8004742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800474c:	4422      	add	r2, r4
 800474e:	3302      	adds	r3, #2
 8004750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004754:	e7c2      	b.n	80046dc <_printf_common+0x58>
 8004756:	2301      	movs	r3, #1
 8004758:	4622      	mov	r2, r4
 800475a:	4641      	mov	r1, r8
 800475c:	4638      	mov	r0, r7
 800475e:	47c8      	blx	r9
 8004760:	3001      	adds	r0, #1
 8004762:	d0e6      	beq.n	8004732 <_printf_common+0xae>
 8004764:	3601      	adds	r6, #1
 8004766:	e7d9      	b.n	800471c <_printf_common+0x98>

08004768 <_printf_i>:
 8004768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800476c:	7e0f      	ldrb	r7, [r1, #24]
 800476e:	4691      	mov	r9, r2
 8004770:	2f78      	cmp	r7, #120	@ 0x78
 8004772:	4680      	mov	r8, r0
 8004774:	460c      	mov	r4, r1
 8004776:	469a      	mov	sl, r3
 8004778:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800477a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800477e:	d807      	bhi.n	8004790 <_printf_i+0x28>
 8004780:	2f62      	cmp	r7, #98	@ 0x62
 8004782:	d80a      	bhi.n	800479a <_printf_i+0x32>
 8004784:	2f00      	cmp	r7, #0
 8004786:	f000 80d3 	beq.w	8004930 <_printf_i+0x1c8>
 800478a:	2f58      	cmp	r7, #88	@ 0x58
 800478c:	f000 80ba 	beq.w	8004904 <_printf_i+0x19c>
 8004790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004798:	e03a      	b.n	8004810 <_printf_i+0xa8>
 800479a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800479e:	2b15      	cmp	r3, #21
 80047a0:	d8f6      	bhi.n	8004790 <_printf_i+0x28>
 80047a2:	a101      	add	r1, pc, #4	@ (adr r1, 80047a8 <_printf_i+0x40>)
 80047a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047a8:	08004801 	.word	0x08004801
 80047ac:	08004815 	.word	0x08004815
 80047b0:	08004791 	.word	0x08004791
 80047b4:	08004791 	.word	0x08004791
 80047b8:	08004791 	.word	0x08004791
 80047bc:	08004791 	.word	0x08004791
 80047c0:	08004815 	.word	0x08004815
 80047c4:	08004791 	.word	0x08004791
 80047c8:	08004791 	.word	0x08004791
 80047cc:	08004791 	.word	0x08004791
 80047d0:	08004791 	.word	0x08004791
 80047d4:	08004917 	.word	0x08004917
 80047d8:	0800483f 	.word	0x0800483f
 80047dc:	080048d1 	.word	0x080048d1
 80047e0:	08004791 	.word	0x08004791
 80047e4:	08004791 	.word	0x08004791
 80047e8:	08004939 	.word	0x08004939
 80047ec:	08004791 	.word	0x08004791
 80047f0:	0800483f 	.word	0x0800483f
 80047f4:	08004791 	.word	0x08004791
 80047f8:	08004791 	.word	0x08004791
 80047fc:	080048d9 	.word	0x080048d9
 8004800:	6833      	ldr	r3, [r6, #0]
 8004802:	1d1a      	adds	r2, r3, #4
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6032      	str	r2, [r6, #0]
 8004808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800480c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004810:	2301      	movs	r3, #1
 8004812:	e09e      	b.n	8004952 <_printf_i+0x1ea>
 8004814:	6833      	ldr	r3, [r6, #0]
 8004816:	6820      	ldr	r0, [r4, #0]
 8004818:	1d19      	adds	r1, r3, #4
 800481a:	6031      	str	r1, [r6, #0]
 800481c:	0606      	lsls	r6, r0, #24
 800481e:	d501      	bpl.n	8004824 <_printf_i+0xbc>
 8004820:	681d      	ldr	r5, [r3, #0]
 8004822:	e003      	b.n	800482c <_printf_i+0xc4>
 8004824:	0645      	lsls	r5, r0, #25
 8004826:	d5fb      	bpl.n	8004820 <_printf_i+0xb8>
 8004828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800482c:	2d00      	cmp	r5, #0
 800482e:	da03      	bge.n	8004838 <_printf_i+0xd0>
 8004830:	232d      	movs	r3, #45	@ 0x2d
 8004832:	426d      	negs	r5, r5
 8004834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004838:	230a      	movs	r3, #10
 800483a:	4859      	ldr	r0, [pc, #356]	@ (80049a0 <_printf_i+0x238>)
 800483c:	e011      	b.n	8004862 <_printf_i+0xfa>
 800483e:	6821      	ldr	r1, [r4, #0]
 8004840:	6833      	ldr	r3, [r6, #0]
 8004842:	0608      	lsls	r0, r1, #24
 8004844:	f853 5b04 	ldr.w	r5, [r3], #4
 8004848:	d402      	bmi.n	8004850 <_printf_i+0xe8>
 800484a:	0649      	lsls	r1, r1, #25
 800484c:	bf48      	it	mi
 800484e:	b2ad      	uxthmi	r5, r5
 8004850:	2f6f      	cmp	r7, #111	@ 0x6f
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	bf14      	ite	ne
 8004856:	230a      	movne	r3, #10
 8004858:	2308      	moveq	r3, #8
 800485a:	4851      	ldr	r0, [pc, #324]	@ (80049a0 <_printf_i+0x238>)
 800485c:	2100      	movs	r1, #0
 800485e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004862:	6866      	ldr	r6, [r4, #4]
 8004864:	2e00      	cmp	r6, #0
 8004866:	bfa8      	it	ge
 8004868:	6821      	ldrge	r1, [r4, #0]
 800486a:	60a6      	str	r6, [r4, #8]
 800486c:	bfa4      	itt	ge
 800486e:	f021 0104 	bicge.w	r1, r1, #4
 8004872:	6021      	strge	r1, [r4, #0]
 8004874:	b90d      	cbnz	r5, 800487a <_printf_i+0x112>
 8004876:	2e00      	cmp	r6, #0
 8004878:	d04b      	beq.n	8004912 <_printf_i+0x1aa>
 800487a:	4616      	mov	r6, r2
 800487c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004880:	fb03 5711 	mls	r7, r3, r1, r5
 8004884:	5dc7      	ldrb	r7, [r0, r7]
 8004886:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800488a:	462f      	mov	r7, r5
 800488c:	42bb      	cmp	r3, r7
 800488e:	460d      	mov	r5, r1
 8004890:	d9f4      	bls.n	800487c <_printf_i+0x114>
 8004892:	2b08      	cmp	r3, #8
 8004894:	d10b      	bne.n	80048ae <_printf_i+0x146>
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	07df      	lsls	r7, r3, #31
 800489a:	d508      	bpl.n	80048ae <_printf_i+0x146>
 800489c:	6923      	ldr	r3, [r4, #16]
 800489e:	6861      	ldr	r1, [r4, #4]
 80048a0:	4299      	cmp	r1, r3
 80048a2:	bfde      	ittt	le
 80048a4:	2330      	movle	r3, #48	@ 0x30
 80048a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80048ae:	1b92      	subs	r2, r2, r6
 80048b0:	6122      	str	r2, [r4, #16]
 80048b2:	464b      	mov	r3, r9
 80048b4:	4621      	mov	r1, r4
 80048b6:	4640      	mov	r0, r8
 80048b8:	f8cd a000 	str.w	sl, [sp]
 80048bc:	aa03      	add	r2, sp, #12
 80048be:	f7ff fee1 	bl	8004684 <_printf_common>
 80048c2:	3001      	adds	r0, #1
 80048c4:	d14a      	bne.n	800495c <_printf_i+0x1f4>
 80048c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80048ca:	b004      	add	sp, #16
 80048cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d0:	6823      	ldr	r3, [r4, #0]
 80048d2:	f043 0320 	orr.w	r3, r3, #32
 80048d6:	6023      	str	r3, [r4, #0]
 80048d8:	2778      	movs	r7, #120	@ 0x78
 80048da:	4832      	ldr	r0, [pc, #200]	@ (80049a4 <_printf_i+0x23c>)
 80048dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	6831      	ldr	r1, [r6, #0]
 80048e4:	061f      	lsls	r7, r3, #24
 80048e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80048ea:	d402      	bmi.n	80048f2 <_printf_i+0x18a>
 80048ec:	065f      	lsls	r7, r3, #25
 80048ee:	bf48      	it	mi
 80048f0:	b2ad      	uxthmi	r5, r5
 80048f2:	6031      	str	r1, [r6, #0]
 80048f4:	07d9      	lsls	r1, r3, #31
 80048f6:	bf44      	itt	mi
 80048f8:	f043 0320 	orrmi.w	r3, r3, #32
 80048fc:	6023      	strmi	r3, [r4, #0]
 80048fe:	b11d      	cbz	r5, 8004908 <_printf_i+0x1a0>
 8004900:	2310      	movs	r3, #16
 8004902:	e7ab      	b.n	800485c <_printf_i+0xf4>
 8004904:	4826      	ldr	r0, [pc, #152]	@ (80049a0 <_printf_i+0x238>)
 8004906:	e7e9      	b.n	80048dc <_printf_i+0x174>
 8004908:	6823      	ldr	r3, [r4, #0]
 800490a:	f023 0320 	bic.w	r3, r3, #32
 800490e:	6023      	str	r3, [r4, #0]
 8004910:	e7f6      	b.n	8004900 <_printf_i+0x198>
 8004912:	4616      	mov	r6, r2
 8004914:	e7bd      	b.n	8004892 <_printf_i+0x12a>
 8004916:	6833      	ldr	r3, [r6, #0]
 8004918:	6825      	ldr	r5, [r4, #0]
 800491a:	1d18      	adds	r0, r3, #4
 800491c:	6961      	ldr	r1, [r4, #20]
 800491e:	6030      	str	r0, [r6, #0]
 8004920:	062e      	lsls	r6, r5, #24
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	d501      	bpl.n	800492a <_printf_i+0x1c2>
 8004926:	6019      	str	r1, [r3, #0]
 8004928:	e002      	b.n	8004930 <_printf_i+0x1c8>
 800492a:	0668      	lsls	r0, r5, #25
 800492c:	d5fb      	bpl.n	8004926 <_printf_i+0x1be>
 800492e:	8019      	strh	r1, [r3, #0]
 8004930:	2300      	movs	r3, #0
 8004932:	4616      	mov	r6, r2
 8004934:	6123      	str	r3, [r4, #16]
 8004936:	e7bc      	b.n	80048b2 <_printf_i+0x14a>
 8004938:	6833      	ldr	r3, [r6, #0]
 800493a:	2100      	movs	r1, #0
 800493c:	1d1a      	adds	r2, r3, #4
 800493e:	6032      	str	r2, [r6, #0]
 8004940:	681e      	ldr	r6, [r3, #0]
 8004942:	6862      	ldr	r2, [r4, #4]
 8004944:	4630      	mov	r0, r6
 8004946:	f000 f913 	bl	8004b70 <memchr>
 800494a:	b108      	cbz	r0, 8004950 <_printf_i+0x1e8>
 800494c:	1b80      	subs	r0, r0, r6
 800494e:	6060      	str	r0, [r4, #4]
 8004950:	6863      	ldr	r3, [r4, #4]
 8004952:	6123      	str	r3, [r4, #16]
 8004954:	2300      	movs	r3, #0
 8004956:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800495a:	e7aa      	b.n	80048b2 <_printf_i+0x14a>
 800495c:	4632      	mov	r2, r6
 800495e:	4649      	mov	r1, r9
 8004960:	4640      	mov	r0, r8
 8004962:	6923      	ldr	r3, [r4, #16]
 8004964:	47d0      	blx	sl
 8004966:	3001      	adds	r0, #1
 8004968:	d0ad      	beq.n	80048c6 <_printf_i+0x15e>
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	079b      	lsls	r3, r3, #30
 800496e:	d413      	bmi.n	8004998 <_printf_i+0x230>
 8004970:	68e0      	ldr	r0, [r4, #12]
 8004972:	9b03      	ldr	r3, [sp, #12]
 8004974:	4298      	cmp	r0, r3
 8004976:	bfb8      	it	lt
 8004978:	4618      	movlt	r0, r3
 800497a:	e7a6      	b.n	80048ca <_printf_i+0x162>
 800497c:	2301      	movs	r3, #1
 800497e:	4632      	mov	r2, r6
 8004980:	4649      	mov	r1, r9
 8004982:	4640      	mov	r0, r8
 8004984:	47d0      	blx	sl
 8004986:	3001      	adds	r0, #1
 8004988:	d09d      	beq.n	80048c6 <_printf_i+0x15e>
 800498a:	3501      	adds	r5, #1
 800498c:	68e3      	ldr	r3, [r4, #12]
 800498e:	9903      	ldr	r1, [sp, #12]
 8004990:	1a5b      	subs	r3, r3, r1
 8004992:	42ab      	cmp	r3, r5
 8004994:	dcf2      	bgt.n	800497c <_printf_i+0x214>
 8004996:	e7eb      	b.n	8004970 <_printf_i+0x208>
 8004998:	2500      	movs	r5, #0
 800499a:	f104 0619 	add.w	r6, r4, #25
 800499e:	e7f5      	b.n	800498c <_printf_i+0x224>
 80049a0:	08005519 	.word	0x08005519
 80049a4:	0800552a 	.word	0x0800552a

080049a8 <__sflush_r>:
 80049a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80049ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ae:	0716      	lsls	r6, r2, #28
 80049b0:	4605      	mov	r5, r0
 80049b2:	460c      	mov	r4, r1
 80049b4:	d454      	bmi.n	8004a60 <__sflush_r+0xb8>
 80049b6:	684b      	ldr	r3, [r1, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	dc02      	bgt.n	80049c2 <__sflush_r+0x1a>
 80049bc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80049be:	2b00      	cmp	r3, #0
 80049c0:	dd48      	ble.n	8004a54 <__sflush_r+0xac>
 80049c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049c4:	2e00      	cmp	r6, #0
 80049c6:	d045      	beq.n	8004a54 <__sflush_r+0xac>
 80049c8:	2300      	movs	r3, #0
 80049ca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80049ce:	682f      	ldr	r7, [r5, #0]
 80049d0:	6a21      	ldr	r1, [r4, #32]
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	d030      	beq.n	8004a38 <__sflush_r+0x90>
 80049d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80049d8:	89a3      	ldrh	r3, [r4, #12]
 80049da:	0759      	lsls	r1, r3, #29
 80049dc:	d505      	bpl.n	80049ea <__sflush_r+0x42>
 80049de:	6863      	ldr	r3, [r4, #4]
 80049e0:	1ad2      	subs	r2, r2, r3
 80049e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80049e4:	b10b      	cbz	r3, 80049ea <__sflush_r+0x42>
 80049e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049e8:	1ad2      	subs	r2, r2, r3
 80049ea:	2300      	movs	r3, #0
 80049ec:	4628      	mov	r0, r5
 80049ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049f0:	6a21      	ldr	r1, [r4, #32]
 80049f2:	47b0      	blx	r6
 80049f4:	1c43      	adds	r3, r0, #1
 80049f6:	89a3      	ldrh	r3, [r4, #12]
 80049f8:	d106      	bne.n	8004a08 <__sflush_r+0x60>
 80049fa:	6829      	ldr	r1, [r5, #0]
 80049fc:	291d      	cmp	r1, #29
 80049fe:	d82b      	bhi.n	8004a58 <__sflush_r+0xb0>
 8004a00:	4a28      	ldr	r2, [pc, #160]	@ (8004aa4 <__sflush_r+0xfc>)
 8004a02:	410a      	asrs	r2, r1
 8004a04:	07d6      	lsls	r6, r2, #31
 8004a06:	d427      	bmi.n	8004a58 <__sflush_r+0xb0>
 8004a08:	2200      	movs	r2, #0
 8004a0a:	6062      	str	r2, [r4, #4]
 8004a0c:	6922      	ldr	r2, [r4, #16]
 8004a0e:	04d9      	lsls	r1, r3, #19
 8004a10:	6022      	str	r2, [r4, #0]
 8004a12:	d504      	bpl.n	8004a1e <__sflush_r+0x76>
 8004a14:	1c42      	adds	r2, r0, #1
 8004a16:	d101      	bne.n	8004a1c <__sflush_r+0x74>
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	b903      	cbnz	r3, 8004a1e <__sflush_r+0x76>
 8004a1c:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a20:	602f      	str	r7, [r5, #0]
 8004a22:	b1b9      	cbz	r1, 8004a54 <__sflush_r+0xac>
 8004a24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a28:	4299      	cmp	r1, r3
 8004a2a:	d002      	beq.n	8004a32 <__sflush_r+0x8a>
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	f7ff fbd3 	bl	80041d8 <_free_r>
 8004a32:	2300      	movs	r3, #0
 8004a34:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a36:	e00d      	b.n	8004a54 <__sflush_r+0xac>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b0      	blx	r6
 8004a3e:	4602      	mov	r2, r0
 8004a40:	1c50      	adds	r0, r2, #1
 8004a42:	d1c9      	bne.n	80049d8 <__sflush_r+0x30>
 8004a44:	682b      	ldr	r3, [r5, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0c6      	beq.n	80049d8 <__sflush_r+0x30>
 8004a4a:	2b1d      	cmp	r3, #29
 8004a4c:	d001      	beq.n	8004a52 <__sflush_r+0xaa>
 8004a4e:	2b16      	cmp	r3, #22
 8004a50:	d11d      	bne.n	8004a8e <__sflush_r+0xe6>
 8004a52:	602f      	str	r7, [r5, #0]
 8004a54:	2000      	movs	r0, #0
 8004a56:	e021      	b.n	8004a9c <__sflush_r+0xf4>
 8004a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a5c:	b21b      	sxth	r3, r3
 8004a5e:	e01a      	b.n	8004a96 <__sflush_r+0xee>
 8004a60:	690f      	ldr	r7, [r1, #16]
 8004a62:	2f00      	cmp	r7, #0
 8004a64:	d0f6      	beq.n	8004a54 <__sflush_r+0xac>
 8004a66:	0793      	lsls	r3, r2, #30
 8004a68:	bf18      	it	ne
 8004a6a:	2300      	movne	r3, #0
 8004a6c:	680e      	ldr	r6, [r1, #0]
 8004a6e:	bf08      	it	eq
 8004a70:	694b      	ldreq	r3, [r1, #20]
 8004a72:	1bf6      	subs	r6, r6, r7
 8004a74:	600f      	str	r7, [r1, #0]
 8004a76:	608b      	str	r3, [r1, #8]
 8004a78:	2e00      	cmp	r6, #0
 8004a7a:	ddeb      	ble.n	8004a54 <__sflush_r+0xac>
 8004a7c:	4633      	mov	r3, r6
 8004a7e:	463a      	mov	r2, r7
 8004a80:	4628      	mov	r0, r5
 8004a82:	6a21      	ldr	r1, [r4, #32]
 8004a84:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004a88:	47e0      	blx	ip
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	dc07      	bgt.n	8004a9e <__sflush_r+0xf6>
 8004a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a9a:	81a3      	strh	r3, [r4, #12]
 8004a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a9e:	4407      	add	r7, r0
 8004aa0:	1a36      	subs	r6, r6, r0
 8004aa2:	e7e9      	b.n	8004a78 <__sflush_r+0xd0>
 8004aa4:	dfbffffe 	.word	0xdfbffffe

08004aa8 <_fflush_r>:
 8004aa8:	b538      	push	{r3, r4, r5, lr}
 8004aaa:	690b      	ldr	r3, [r1, #16]
 8004aac:	4605      	mov	r5, r0
 8004aae:	460c      	mov	r4, r1
 8004ab0:	b913      	cbnz	r3, 8004ab8 <_fflush_r+0x10>
 8004ab2:	2500      	movs	r5, #0
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	bd38      	pop	{r3, r4, r5, pc}
 8004ab8:	b118      	cbz	r0, 8004ac2 <_fflush_r+0x1a>
 8004aba:	6a03      	ldr	r3, [r0, #32]
 8004abc:	b90b      	cbnz	r3, 8004ac2 <_fflush_r+0x1a>
 8004abe:	f7ff f9e7 	bl	8003e90 <__sinit>
 8004ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d0f3      	beq.n	8004ab2 <_fflush_r+0xa>
 8004aca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004acc:	07d0      	lsls	r0, r2, #31
 8004ace:	d404      	bmi.n	8004ada <_fflush_r+0x32>
 8004ad0:	0599      	lsls	r1, r3, #22
 8004ad2:	d402      	bmi.n	8004ada <_fflush_r+0x32>
 8004ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ad6:	f7ff fb5e 	bl	8004196 <__retarget_lock_acquire_recursive>
 8004ada:	4628      	mov	r0, r5
 8004adc:	4621      	mov	r1, r4
 8004ade:	f7ff ff63 	bl	80049a8 <__sflush_r>
 8004ae2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ae4:	4605      	mov	r5, r0
 8004ae6:	07da      	lsls	r2, r3, #31
 8004ae8:	d4e4      	bmi.n	8004ab4 <_fflush_r+0xc>
 8004aea:	89a3      	ldrh	r3, [r4, #12]
 8004aec:	059b      	lsls	r3, r3, #22
 8004aee:	d4e1      	bmi.n	8004ab4 <_fflush_r+0xc>
 8004af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004af2:	f7ff fb51 	bl	8004198 <__retarget_lock_release_recursive>
 8004af6:	e7dd      	b.n	8004ab4 <_fflush_r+0xc>

08004af8 <fiprintf>:
 8004af8:	b40e      	push	{r1, r2, r3}
 8004afa:	b503      	push	{r0, r1, lr}
 8004afc:	4601      	mov	r1, r0
 8004afe:	ab03      	add	r3, sp, #12
 8004b00:	4805      	ldr	r0, [pc, #20]	@ (8004b18 <fiprintf+0x20>)
 8004b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b06:	6800      	ldr	r0, [r0, #0]
 8004b08:	9301      	str	r3, [sp, #4]
 8004b0a:	f000 f8a9 	bl	8004c60 <_vfiprintf_r>
 8004b0e:	b002      	add	sp, #8
 8004b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b14:	b003      	add	sp, #12
 8004b16:	4770      	bx	lr
 8004b18:	200000b4 	.word	0x200000b4

08004b1c <memmove>:
 8004b1c:	4288      	cmp	r0, r1
 8004b1e:	b510      	push	{r4, lr}
 8004b20:	eb01 0402 	add.w	r4, r1, r2
 8004b24:	d902      	bls.n	8004b2c <memmove+0x10>
 8004b26:	4284      	cmp	r4, r0
 8004b28:	4623      	mov	r3, r4
 8004b2a:	d807      	bhi.n	8004b3c <memmove+0x20>
 8004b2c:	1e43      	subs	r3, r0, #1
 8004b2e:	42a1      	cmp	r1, r4
 8004b30:	d008      	beq.n	8004b44 <memmove+0x28>
 8004b32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b3a:	e7f8      	b.n	8004b2e <memmove+0x12>
 8004b3c:	4601      	mov	r1, r0
 8004b3e:	4402      	add	r2, r0
 8004b40:	428a      	cmp	r2, r1
 8004b42:	d100      	bne.n	8004b46 <memmove+0x2a>
 8004b44:	bd10      	pop	{r4, pc}
 8004b46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b4e:	e7f7      	b.n	8004b40 <memmove+0x24>

08004b50 <_sbrk_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	2300      	movs	r3, #0
 8004b54:	4d05      	ldr	r5, [pc, #20]	@ (8004b6c <_sbrk_r+0x1c>)
 8004b56:	4604      	mov	r4, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	602b      	str	r3, [r5, #0]
 8004b5c:	f7fc f85a 	bl	8000c14 <_sbrk>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d102      	bne.n	8004b6a <_sbrk_r+0x1a>
 8004b64:	682b      	ldr	r3, [r5, #0]
 8004b66:	b103      	cbz	r3, 8004b6a <_sbrk_r+0x1a>
 8004b68:	6023      	str	r3, [r4, #0]
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
 8004b6c:	20000610 	.word	0x20000610

08004b70 <memchr>:
 8004b70:	4603      	mov	r3, r0
 8004b72:	b510      	push	{r4, lr}
 8004b74:	b2c9      	uxtb	r1, r1
 8004b76:	4402      	add	r2, r0
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	d101      	bne.n	8004b82 <memchr+0x12>
 8004b7e:	2000      	movs	r0, #0
 8004b80:	e003      	b.n	8004b8a <memchr+0x1a>
 8004b82:	7804      	ldrb	r4, [r0, #0]
 8004b84:	3301      	adds	r3, #1
 8004b86:	428c      	cmp	r4, r1
 8004b88:	d1f6      	bne.n	8004b78 <memchr+0x8>
 8004b8a:	bd10      	pop	{r4, pc}

08004b8c <memcpy>:
 8004b8c:	440a      	add	r2, r1
 8004b8e:	4291      	cmp	r1, r2
 8004b90:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004b94:	d100      	bne.n	8004b98 <memcpy+0xc>
 8004b96:	4770      	bx	lr
 8004b98:	b510      	push	{r4, lr}
 8004b9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b9e:	4291      	cmp	r1, r2
 8004ba0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ba4:	d1f9      	bne.n	8004b9a <memcpy+0xe>
 8004ba6:	bd10      	pop	{r4, pc}

08004ba8 <abort>:
 8004ba8:	2006      	movs	r0, #6
 8004baa:	b508      	push	{r3, lr}
 8004bac:	f000 fa2c 	bl	8005008 <raise>
 8004bb0:	2001      	movs	r0, #1
 8004bb2:	f7fb ffba 	bl	8000b2a <_exit>

08004bb6 <_realloc_r>:
 8004bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bba:	4680      	mov	r8, r0
 8004bbc:	4615      	mov	r5, r2
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	b921      	cbnz	r1, 8004bcc <_realloc_r+0x16>
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bc8:	f7ff bb78 	b.w	80042bc <_malloc_r>
 8004bcc:	b92a      	cbnz	r2, 8004bda <_realloc_r+0x24>
 8004bce:	f7ff fb03 	bl	80041d8 <_free_r>
 8004bd2:	2400      	movs	r4, #0
 8004bd4:	4620      	mov	r0, r4
 8004bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bda:	f000 fa31 	bl	8005040 <_malloc_usable_size_r>
 8004bde:	4285      	cmp	r5, r0
 8004be0:	4606      	mov	r6, r0
 8004be2:	d802      	bhi.n	8004bea <_realloc_r+0x34>
 8004be4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004be8:	d8f4      	bhi.n	8004bd4 <_realloc_r+0x1e>
 8004bea:	4629      	mov	r1, r5
 8004bec:	4640      	mov	r0, r8
 8004bee:	f7ff fb65 	bl	80042bc <_malloc_r>
 8004bf2:	4607      	mov	r7, r0
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d0ec      	beq.n	8004bd2 <_realloc_r+0x1c>
 8004bf8:	42b5      	cmp	r5, r6
 8004bfa:	462a      	mov	r2, r5
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	bf28      	it	cs
 8004c00:	4632      	movcs	r2, r6
 8004c02:	f7ff ffc3 	bl	8004b8c <memcpy>
 8004c06:	4621      	mov	r1, r4
 8004c08:	4640      	mov	r0, r8
 8004c0a:	f7ff fae5 	bl	80041d8 <_free_r>
 8004c0e:	463c      	mov	r4, r7
 8004c10:	e7e0      	b.n	8004bd4 <_realloc_r+0x1e>

08004c12 <__sfputc_r>:
 8004c12:	6893      	ldr	r3, [r2, #8]
 8004c14:	b410      	push	{r4}
 8004c16:	3b01      	subs	r3, #1
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	6093      	str	r3, [r2, #8]
 8004c1c:	da07      	bge.n	8004c2e <__sfputc_r+0x1c>
 8004c1e:	6994      	ldr	r4, [r2, #24]
 8004c20:	42a3      	cmp	r3, r4
 8004c22:	db01      	blt.n	8004c28 <__sfputc_r+0x16>
 8004c24:	290a      	cmp	r1, #10
 8004c26:	d102      	bne.n	8004c2e <__sfputc_r+0x1c>
 8004c28:	bc10      	pop	{r4}
 8004c2a:	f000 b931 	b.w	8004e90 <__swbuf_r>
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	1c58      	adds	r0, r3, #1
 8004c32:	6010      	str	r0, [r2, #0]
 8004c34:	7019      	strb	r1, [r3, #0]
 8004c36:	4608      	mov	r0, r1
 8004c38:	bc10      	pop	{r4}
 8004c3a:	4770      	bx	lr

08004c3c <__sfputs_r>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	4606      	mov	r6, r0
 8004c40:	460f      	mov	r7, r1
 8004c42:	4614      	mov	r4, r2
 8004c44:	18d5      	adds	r5, r2, r3
 8004c46:	42ac      	cmp	r4, r5
 8004c48:	d101      	bne.n	8004c4e <__sfputs_r+0x12>
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	e007      	b.n	8004c5e <__sfputs_r+0x22>
 8004c4e:	463a      	mov	r2, r7
 8004c50:	4630      	mov	r0, r6
 8004c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c56:	f7ff ffdc 	bl	8004c12 <__sfputc_r>
 8004c5a:	1c43      	adds	r3, r0, #1
 8004c5c:	d1f3      	bne.n	8004c46 <__sfputs_r+0xa>
 8004c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c60 <_vfiprintf_r>:
 8004c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c64:	460d      	mov	r5, r1
 8004c66:	4614      	mov	r4, r2
 8004c68:	4698      	mov	r8, r3
 8004c6a:	4606      	mov	r6, r0
 8004c6c:	b09d      	sub	sp, #116	@ 0x74
 8004c6e:	b118      	cbz	r0, 8004c78 <_vfiprintf_r+0x18>
 8004c70:	6a03      	ldr	r3, [r0, #32]
 8004c72:	b90b      	cbnz	r3, 8004c78 <_vfiprintf_r+0x18>
 8004c74:	f7ff f90c 	bl	8003e90 <__sinit>
 8004c78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c7a:	07d9      	lsls	r1, r3, #31
 8004c7c:	d405      	bmi.n	8004c8a <_vfiprintf_r+0x2a>
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	059a      	lsls	r2, r3, #22
 8004c82:	d402      	bmi.n	8004c8a <_vfiprintf_r+0x2a>
 8004c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c86:	f7ff fa86 	bl	8004196 <__retarget_lock_acquire_recursive>
 8004c8a:	89ab      	ldrh	r3, [r5, #12]
 8004c8c:	071b      	lsls	r3, r3, #28
 8004c8e:	d501      	bpl.n	8004c94 <_vfiprintf_r+0x34>
 8004c90:	692b      	ldr	r3, [r5, #16]
 8004c92:	b99b      	cbnz	r3, 8004cbc <_vfiprintf_r+0x5c>
 8004c94:	4629      	mov	r1, r5
 8004c96:	4630      	mov	r0, r6
 8004c98:	f000 f938 	bl	8004f0c <__swsetup_r>
 8004c9c:	b170      	cbz	r0, 8004cbc <_vfiprintf_r+0x5c>
 8004c9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ca0:	07dc      	lsls	r4, r3, #31
 8004ca2:	d504      	bpl.n	8004cae <_vfiprintf_r+0x4e>
 8004ca4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ca8:	b01d      	add	sp, #116	@ 0x74
 8004caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cae:	89ab      	ldrh	r3, [r5, #12]
 8004cb0:	0598      	lsls	r0, r3, #22
 8004cb2:	d4f7      	bmi.n	8004ca4 <_vfiprintf_r+0x44>
 8004cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cb6:	f7ff fa6f 	bl	8004198 <__retarget_lock_release_recursive>
 8004cba:	e7f3      	b.n	8004ca4 <_vfiprintf_r+0x44>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cc0:	2320      	movs	r3, #32
 8004cc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cc6:	2330      	movs	r3, #48	@ 0x30
 8004cc8:	f04f 0901 	mov.w	r9, #1
 8004ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cd0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004e7c <_vfiprintf_r+0x21c>
 8004cd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cd8:	4623      	mov	r3, r4
 8004cda:	469a      	mov	sl, r3
 8004cdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ce0:	b10a      	cbz	r2, 8004ce6 <_vfiprintf_r+0x86>
 8004ce2:	2a25      	cmp	r2, #37	@ 0x25
 8004ce4:	d1f9      	bne.n	8004cda <_vfiprintf_r+0x7a>
 8004ce6:	ebba 0b04 	subs.w	fp, sl, r4
 8004cea:	d00b      	beq.n	8004d04 <_vfiprintf_r+0xa4>
 8004cec:	465b      	mov	r3, fp
 8004cee:	4622      	mov	r2, r4
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	f7ff ffa2 	bl	8004c3c <__sfputs_r>
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	f000 80a7 	beq.w	8004e4c <_vfiprintf_r+0x1ec>
 8004cfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d00:	445a      	add	r2, fp
 8004d02:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d04:	f89a 3000 	ldrb.w	r3, [sl]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 809f 	beq.w	8004e4c <_vfiprintf_r+0x1ec>
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004d14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d18:	f10a 0a01 	add.w	sl, sl, #1
 8004d1c:	9304      	str	r3, [sp, #16]
 8004d1e:	9307      	str	r3, [sp, #28]
 8004d20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d24:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d26:	4654      	mov	r4, sl
 8004d28:	2205      	movs	r2, #5
 8004d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d2e:	4853      	ldr	r0, [pc, #332]	@ (8004e7c <_vfiprintf_r+0x21c>)
 8004d30:	f7ff ff1e 	bl	8004b70 <memchr>
 8004d34:	9a04      	ldr	r2, [sp, #16]
 8004d36:	b9d8      	cbnz	r0, 8004d70 <_vfiprintf_r+0x110>
 8004d38:	06d1      	lsls	r1, r2, #27
 8004d3a:	bf44      	itt	mi
 8004d3c:	2320      	movmi	r3, #32
 8004d3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d42:	0713      	lsls	r3, r2, #28
 8004d44:	bf44      	itt	mi
 8004d46:	232b      	movmi	r3, #43	@ 0x2b
 8004d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d52:	d015      	beq.n	8004d80 <_vfiprintf_r+0x120>
 8004d54:	4654      	mov	r4, sl
 8004d56:	2000      	movs	r0, #0
 8004d58:	f04f 0c0a 	mov.w	ip, #10
 8004d5c:	9a07      	ldr	r2, [sp, #28]
 8004d5e:	4621      	mov	r1, r4
 8004d60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d64:	3b30      	subs	r3, #48	@ 0x30
 8004d66:	2b09      	cmp	r3, #9
 8004d68:	d94b      	bls.n	8004e02 <_vfiprintf_r+0x1a2>
 8004d6a:	b1b0      	cbz	r0, 8004d9a <_vfiprintf_r+0x13a>
 8004d6c:	9207      	str	r2, [sp, #28]
 8004d6e:	e014      	b.n	8004d9a <_vfiprintf_r+0x13a>
 8004d70:	eba0 0308 	sub.w	r3, r0, r8
 8004d74:	fa09 f303 	lsl.w	r3, r9, r3
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	46a2      	mov	sl, r4
 8004d7c:	9304      	str	r3, [sp, #16]
 8004d7e:	e7d2      	b.n	8004d26 <_vfiprintf_r+0xc6>
 8004d80:	9b03      	ldr	r3, [sp, #12]
 8004d82:	1d19      	adds	r1, r3, #4
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	9103      	str	r1, [sp, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	bfbb      	ittet	lt
 8004d8c:	425b      	neglt	r3, r3
 8004d8e:	f042 0202 	orrlt.w	r2, r2, #2
 8004d92:	9307      	strge	r3, [sp, #28]
 8004d94:	9307      	strlt	r3, [sp, #28]
 8004d96:	bfb8      	it	lt
 8004d98:	9204      	strlt	r2, [sp, #16]
 8004d9a:	7823      	ldrb	r3, [r4, #0]
 8004d9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d9e:	d10a      	bne.n	8004db6 <_vfiprintf_r+0x156>
 8004da0:	7863      	ldrb	r3, [r4, #1]
 8004da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004da4:	d132      	bne.n	8004e0c <_vfiprintf_r+0x1ac>
 8004da6:	9b03      	ldr	r3, [sp, #12]
 8004da8:	3402      	adds	r4, #2
 8004daa:	1d1a      	adds	r2, r3, #4
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	9203      	str	r2, [sp, #12]
 8004db0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004db4:	9305      	str	r3, [sp, #20]
 8004db6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004e80 <_vfiprintf_r+0x220>
 8004dba:	2203      	movs	r2, #3
 8004dbc:	4650      	mov	r0, sl
 8004dbe:	7821      	ldrb	r1, [r4, #0]
 8004dc0:	f7ff fed6 	bl	8004b70 <memchr>
 8004dc4:	b138      	cbz	r0, 8004dd6 <_vfiprintf_r+0x176>
 8004dc6:	2240      	movs	r2, #64	@ 0x40
 8004dc8:	9b04      	ldr	r3, [sp, #16]
 8004dca:	eba0 000a 	sub.w	r0, r0, sl
 8004dce:	4082      	lsls	r2, r0
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	3401      	adds	r4, #1
 8004dd4:	9304      	str	r3, [sp, #16]
 8004dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dda:	2206      	movs	r2, #6
 8004ddc:	4829      	ldr	r0, [pc, #164]	@ (8004e84 <_vfiprintf_r+0x224>)
 8004dde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004de2:	f7ff fec5 	bl	8004b70 <memchr>
 8004de6:	2800      	cmp	r0, #0
 8004de8:	d03f      	beq.n	8004e6a <_vfiprintf_r+0x20a>
 8004dea:	4b27      	ldr	r3, [pc, #156]	@ (8004e88 <_vfiprintf_r+0x228>)
 8004dec:	bb1b      	cbnz	r3, 8004e36 <_vfiprintf_r+0x1d6>
 8004dee:	9b03      	ldr	r3, [sp, #12]
 8004df0:	3307      	adds	r3, #7
 8004df2:	f023 0307 	bic.w	r3, r3, #7
 8004df6:	3308      	adds	r3, #8
 8004df8:	9303      	str	r3, [sp, #12]
 8004dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dfc:	443b      	add	r3, r7
 8004dfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e00:	e76a      	b.n	8004cd8 <_vfiprintf_r+0x78>
 8004e02:	460c      	mov	r4, r1
 8004e04:	2001      	movs	r0, #1
 8004e06:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e0a:	e7a8      	b.n	8004d5e <_vfiprintf_r+0xfe>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	f04f 0c0a 	mov.w	ip, #10
 8004e12:	4619      	mov	r1, r3
 8004e14:	3401      	adds	r4, #1
 8004e16:	9305      	str	r3, [sp, #20]
 8004e18:	4620      	mov	r0, r4
 8004e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e1e:	3a30      	subs	r2, #48	@ 0x30
 8004e20:	2a09      	cmp	r2, #9
 8004e22:	d903      	bls.n	8004e2c <_vfiprintf_r+0x1cc>
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0c6      	beq.n	8004db6 <_vfiprintf_r+0x156>
 8004e28:	9105      	str	r1, [sp, #20]
 8004e2a:	e7c4      	b.n	8004db6 <_vfiprintf_r+0x156>
 8004e2c:	4604      	mov	r4, r0
 8004e2e:	2301      	movs	r3, #1
 8004e30:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e34:	e7f0      	b.n	8004e18 <_vfiprintf_r+0x1b8>
 8004e36:	ab03      	add	r3, sp, #12
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	462a      	mov	r2, r5
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4b13      	ldr	r3, [pc, #76]	@ (8004e8c <_vfiprintf_r+0x22c>)
 8004e40:	a904      	add	r1, sp, #16
 8004e42:	f3af 8000 	nop.w
 8004e46:	4607      	mov	r7, r0
 8004e48:	1c78      	adds	r0, r7, #1
 8004e4a:	d1d6      	bne.n	8004dfa <_vfiprintf_r+0x19a>
 8004e4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e4e:	07d9      	lsls	r1, r3, #31
 8004e50:	d405      	bmi.n	8004e5e <_vfiprintf_r+0x1fe>
 8004e52:	89ab      	ldrh	r3, [r5, #12]
 8004e54:	059a      	lsls	r2, r3, #22
 8004e56:	d402      	bmi.n	8004e5e <_vfiprintf_r+0x1fe>
 8004e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e5a:	f7ff f99d 	bl	8004198 <__retarget_lock_release_recursive>
 8004e5e:	89ab      	ldrh	r3, [r5, #12]
 8004e60:	065b      	lsls	r3, r3, #25
 8004e62:	f53f af1f 	bmi.w	8004ca4 <_vfiprintf_r+0x44>
 8004e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e68:	e71e      	b.n	8004ca8 <_vfiprintf_r+0x48>
 8004e6a:	ab03      	add	r3, sp, #12
 8004e6c:	9300      	str	r3, [sp, #0]
 8004e6e:	462a      	mov	r2, r5
 8004e70:	4630      	mov	r0, r6
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <_vfiprintf_r+0x22c>)
 8004e74:	a904      	add	r1, sp, #16
 8004e76:	f7ff fc77 	bl	8004768 <_printf_i>
 8004e7a:	e7e4      	b.n	8004e46 <_vfiprintf_r+0x1e6>
 8004e7c:	08005508 	.word	0x08005508
 8004e80:	0800550e 	.word	0x0800550e
 8004e84:	08005512 	.word	0x08005512
 8004e88:	00000000 	.word	0x00000000
 8004e8c:	08004c3d 	.word	0x08004c3d

08004e90 <__swbuf_r>:
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e92:	460e      	mov	r6, r1
 8004e94:	4614      	mov	r4, r2
 8004e96:	4605      	mov	r5, r0
 8004e98:	b118      	cbz	r0, 8004ea2 <__swbuf_r+0x12>
 8004e9a:	6a03      	ldr	r3, [r0, #32]
 8004e9c:	b90b      	cbnz	r3, 8004ea2 <__swbuf_r+0x12>
 8004e9e:	f7fe fff7 	bl	8003e90 <__sinit>
 8004ea2:	69a3      	ldr	r3, [r4, #24]
 8004ea4:	60a3      	str	r3, [r4, #8]
 8004ea6:	89a3      	ldrh	r3, [r4, #12]
 8004ea8:	071a      	lsls	r2, r3, #28
 8004eaa:	d501      	bpl.n	8004eb0 <__swbuf_r+0x20>
 8004eac:	6923      	ldr	r3, [r4, #16]
 8004eae:	b943      	cbnz	r3, 8004ec2 <__swbuf_r+0x32>
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	f000 f82a 	bl	8004f0c <__swsetup_r>
 8004eb8:	b118      	cbz	r0, 8004ec2 <__swbuf_r+0x32>
 8004eba:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004ebe:	4638      	mov	r0, r7
 8004ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ec2:	6823      	ldr	r3, [r4, #0]
 8004ec4:	6922      	ldr	r2, [r4, #16]
 8004ec6:	b2f6      	uxtb	r6, r6
 8004ec8:	1a98      	subs	r0, r3, r2
 8004eca:	6963      	ldr	r3, [r4, #20]
 8004ecc:	4637      	mov	r7, r6
 8004ece:	4283      	cmp	r3, r0
 8004ed0:	dc05      	bgt.n	8004ede <__swbuf_r+0x4e>
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	f7ff fde7 	bl	8004aa8 <_fflush_r>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	d1ed      	bne.n	8004eba <__swbuf_r+0x2a>
 8004ede:	68a3      	ldr	r3, [r4, #8]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	60a3      	str	r3, [r4, #8]
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	1c5a      	adds	r2, r3, #1
 8004ee8:	6022      	str	r2, [r4, #0]
 8004eea:	701e      	strb	r6, [r3, #0]
 8004eec:	6962      	ldr	r2, [r4, #20]
 8004eee:	1c43      	adds	r3, r0, #1
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d004      	beq.n	8004efe <__swbuf_r+0x6e>
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	07db      	lsls	r3, r3, #31
 8004ef8:	d5e1      	bpl.n	8004ebe <__swbuf_r+0x2e>
 8004efa:	2e0a      	cmp	r6, #10
 8004efc:	d1df      	bne.n	8004ebe <__swbuf_r+0x2e>
 8004efe:	4621      	mov	r1, r4
 8004f00:	4628      	mov	r0, r5
 8004f02:	f7ff fdd1 	bl	8004aa8 <_fflush_r>
 8004f06:	2800      	cmp	r0, #0
 8004f08:	d0d9      	beq.n	8004ebe <__swbuf_r+0x2e>
 8004f0a:	e7d6      	b.n	8004eba <__swbuf_r+0x2a>

08004f0c <__swsetup_r>:
 8004f0c:	b538      	push	{r3, r4, r5, lr}
 8004f0e:	4b29      	ldr	r3, [pc, #164]	@ (8004fb4 <__swsetup_r+0xa8>)
 8004f10:	4605      	mov	r5, r0
 8004f12:	6818      	ldr	r0, [r3, #0]
 8004f14:	460c      	mov	r4, r1
 8004f16:	b118      	cbz	r0, 8004f20 <__swsetup_r+0x14>
 8004f18:	6a03      	ldr	r3, [r0, #32]
 8004f1a:	b90b      	cbnz	r3, 8004f20 <__swsetup_r+0x14>
 8004f1c:	f7fe ffb8 	bl	8003e90 <__sinit>
 8004f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f24:	0719      	lsls	r1, r3, #28
 8004f26:	d422      	bmi.n	8004f6e <__swsetup_r+0x62>
 8004f28:	06da      	lsls	r2, r3, #27
 8004f2a:	d407      	bmi.n	8004f3c <__swsetup_r+0x30>
 8004f2c:	2209      	movs	r2, #9
 8004f2e:	602a      	str	r2, [r5, #0]
 8004f30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f38:	81a3      	strh	r3, [r4, #12]
 8004f3a:	e033      	b.n	8004fa4 <__swsetup_r+0x98>
 8004f3c:	0758      	lsls	r0, r3, #29
 8004f3e:	d512      	bpl.n	8004f66 <__swsetup_r+0x5a>
 8004f40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f42:	b141      	cbz	r1, 8004f56 <__swsetup_r+0x4a>
 8004f44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f48:	4299      	cmp	r1, r3
 8004f4a:	d002      	beq.n	8004f52 <__swsetup_r+0x46>
 8004f4c:	4628      	mov	r0, r5
 8004f4e:	f7ff f943 	bl	80041d8 <_free_r>
 8004f52:	2300      	movs	r3, #0
 8004f54:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f56:	89a3      	ldrh	r3, [r4, #12]
 8004f58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004f5c:	81a3      	strh	r3, [r4, #12]
 8004f5e:	2300      	movs	r3, #0
 8004f60:	6063      	str	r3, [r4, #4]
 8004f62:	6923      	ldr	r3, [r4, #16]
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	89a3      	ldrh	r3, [r4, #12]
 8004f68:	f043 0308 	orr.w	r3, r3, #8
 8004f6c:	81a3      	strh	r3, [r4, #12]
 8004f6e:	6923      	ldr	r3, [r4, #16]
 8004f70:	b94b      	cbnz	r3, 8004f86 <__swsetup_r+0x7a>
 8004f72:	89a3      	ldrh	r3, [r4, #12]
 8004f74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f7c:	d003      	beq.n	8004f86 <__swsetup_r+0x7a>
 8004f7e:	4621      	mov	r1, r4
 8004f80:	4628      	mov	r0, r5
 8004f82:	f000 f88a 	bl	800509a <__smakebuf_r>
 8004f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f8a:	f013 0201 	ands.w	r2, r3, #1
 8004f8e:	d00a      	beq.n	8004fa6 <__swsetup_r+0x9a>
 8004f90:	2200      	movs	r2, #0
 8004f92:	60a2      	str	r2, [r4, #8]
 8004f94:	6962      	ldr	r2, [r4, #20]
 8004f96:	4252      	negs	r2, r2
 8004f98:	61a2      	str	r2, [r4, #24]
 8004f9a:	6922      	ldr	r2, [r4, #16]
 8004f9c:	b942      	cbnz	r2, 8004fb0 <__swsetup_r+0xa4>
 8004f9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004fa2:	d1c5      	bne.n	8004f30 <__swsetup_r+0x24>
 8004fa4:	bd38      	pop	{r3, r4, r5, pc}
 8004fa6:	0799      	lsls	r1, r3, #30
 8004fa8:	bf58      	it	pl
 8004faa:	6962      	ldrpl	r2, [r4, #20]
 8004fac:	60a2      	str	r2, [r4, #8]
 8004fae:	e7f4      	b.n	8004f9a <__swsetup_r+0x8e>
 8004fb0:	2000      	movs	r0, #0
 8004fb2:	e7f7      	b.n	8004fa4 <__swsetup_r+0x98>
 8004fb4:	200000b4 	.word	0x200000b4

08004fb8 <_raise_r>:
 8004fb8:	291f      	cmp	r1, #31
 8004fba:	b538      	push	{r3, r4, r5, lr}
 8004fbc:	4605      	mov	r5, r0
 8004fbe:	460c      	mov	r4, r1
 8004fc0:	d904      	bls.n	8004fcc <_raise_r+0x14>
 8004fc2:	2316      	movs	r3, #22
 8004fc4:	6003      	str	r3, [r0, #0]
 8004fc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fca:	bd38      	pop	{r3, r4, r5, pc}
 8004fcc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004fce:	b112      	cbz	r2, 8004fd6 <_raise_r+0x1e>
 8004fd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004fd4:	b94b      	cbnz	r3, 8004fea <_raise_r+0x32>
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	f000 f830 	bl	800503c <_getpid_r>
 8004fdc:	4622      	mov	r2, r4
 8004fde:	4601      	mov	r1, r0
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fe6:	f000 b817 	b.w	8005018 <_kill_r>
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d00a      	beq.n	8005004 <_raise_r+0x4c>
 8004fee:	1c59      	adds	r1, r3, #1
 8004ff0:	d103      	bne.n	8004ffa <_raise_r+0x42>
 8004ff2:	2316      	movs	r3, #22
 8004ff4:	6003      	str	r3, [r0, #0]
 8004ff6:	2001      	movs	r0, #1
 8004ff8:	e7e7      	b.n	8004fca <_raise_r+0x12>
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005002:	4798      	blx	r3
 8005004:	2000      	movs	r0, #0
 8005006:	e7e0      	b.n	8004fca <_raise_r+0x12>

08005008 <raise>:
 8005008:	4b02      	ldr	r3, [pc, #8]	@ (8005014 <raise+0xc>)
 800500a:	4601      	mov	r1, r0
 800500c:	6818      	ldr	r0, [r3, #0]
 800500e:	f7ff bfd3 	b.w	8004fb8 <_raise_r>
 8005012:	bf00      	nop
 8005014:	200000b4 	.word	0x200000b4

08005018 <_kill_r>:
 8005018:	b538      	push	{r3, r4, r5, lr}
 800501a:	2300      	movs	r3, #0
 800501c:	4d06      	ldr	r5, [pc, #24]	@ (8005038 <_kill_r+0x20>)
 800501e:	4604      	mov	r4, r0
 8005020:	4608      	mov	r0, r1
 8005022:	4611      	mov	r1, r2
 8005024:	602b      	str	r3, [r5, #0]
 8005026:	f7fb fd70 	bl	8000b0a <_kill>
 800502a:	1c43      	adds	r3, r0, #1
 800502c:	d102      	bne.n	8005034 <_kill_r+0x1c>
 800502e:	682b      	ldr	r3, [r5, #0]
 8005030:	b103      	cbz	r3, 8005034 <_kill_r+0x1c>
 8005032:	6023      	str	r3, [r4, #0]
 8005034:	bd38      	pop	{r3, r4, r5, pc}
 8005036:	bf00      	nop
 8005038:	20000610 	.word	0x20000610

0800503c <_getpid_r>:
 800503c:	f7fb bd5e 	b.w	8000afc <_getpid>

08005040 <_malloc_usable_size_r>:
 8005040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005044:	1f18      	subs	r0, r3, #4
 8005046:	2b00      	cmp	r3, #0
 8005048:	bfbc      	itt	lt
 800504a:	580b      	ldrlt	r3, [r1, r0]
 800504c:	18c0      	addlt	r0, r0, r3
 800504e:	4770      	bx	lr

08005050 <__swhatbuf_r>:
 8005050:	b570      	push	{r4, r5, r6, lr}
 8005052:	460c      	mov	r4, r1
 8005054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005058:	4615      	mov	r5, r2
 800505a:	2900      	cmp	r1, #0
 800505c:	461e      	mov	r6, r3
 800505e:	b096      	sub	sp, #88	@ 0x58
 8005060:	da0c      	bge.n	800507c <__swhatbuf_r+0x2c>
 8005062:	89a3      	ldrh	r3, [r4, #12]
 8005064:	2100      	movs	r1, #0
 8005066:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800506a:	bf14      	ite	ne
 800506c:	2340      	movne	r3, #64	@ 0x40
 800506e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005072:	2000      	movs	r0, #0
 8005074:	6031      	str	r1, [r6, #0]
 8005076:	602b      	str	r3, [r5, #0]
 8005078:	b016      	add	sp, #88	@ 0x58
 800507a:	bd70      	pop	{r4, r5, r6, pc}
 800507c:	466a      	mov	r2, sp
 800507e:	f000 f849 	bl	8005114 <_fstat_r>
 8005082:	2800      	cmp	r0, #0
 8005084:	dbed      	blt.n	8005062 <__swhatbuf_r+0x12>
 8005086:	9901      	ldr	r1, [sp, #4]
 8005088:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800508c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005090:	4259      	negs	r1, r3
 8005092:	4159      	adcs	r1, r3
 8005094:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005098:	e7eb      	b.n	8005072 <__swhatbuf_r+0x22>

0800509a <__smakebuf_r>:
 800509a:	898b      	ldrh	r3, [r1, #12]
 800509c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800509e:	079d      	lsls	r5, r3, #30
 80050a0:	4606      	mov	r6, r0
 80050a2:	460c      	mov	r4, r1
 80050a4:	d507      	bpl.n	80050b6 <__smakebuf_r+0x1c>
 80050a6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80050aa:	6023      	str	r3, [r4, #0]
 80050ac:	6123      	str	r3, [r4, #16]
 80050ae:	2301      	movs	r3, #1
 80050b0:	6163      	str	r3, [r4, #20]
 80050b2:	b003      	add	sp, #12
 80050b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050b6:	466a      	mov	r2, sp
 80050b8:	ab01      	add	r3, sp, #4
 80050ba:	f7ff ffc9 	bl	8005050 <__swhatbuf_r>
 80050be:	9f00      	ldr	r7, [sp, #0]
 80050c0:	4605      	mov	r5, r0
 80050c2:	4639      	mov	r1, r7
 80050c4:	4630      	mov	r0, r6
 80050c6:	f7ff f8f9 	bl	80042bc <_malloc_r>
 80050ca:	b948      	cbnz	r0, 80050e0 <__smakebuf_r+0x46>
 80050cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050d0:	059a      	lsls	r2, r3, #22
 80050d2:	d4ee      	bmi.n	80050b2 <__smakebuf_r+0x18>
 80050d4:	f023 0303 	bic.w	r3, r3, #3
 80050d8:	f043 0302 	orr.w	r3, r3, #2
 80050dc:	81a3      	strh	r3, [r4, #12]
 80050de:	e7e2      	b.n	80050a6 <__smakebuf_r+0xc>
 80050e0:	89a3      	ldrh	r3, [r4, #12]
 80050e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80050e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050ea:	81a3      	strh	r3, [r4, #12]
 80050ec:	9b01      	ldr	r3, [sp, #4]
 80050ee:	6020      	str	r0, [r4, #0]
 80050f0:	b15b      	cbz	r3, 800510a <__smakebuf_r+0x70>
 80050f2:	4630      	mov	r0, r6
 80050f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050f8:	f000 f81e 	bl	8005138 <_isatty_r>
 80050fc:	b128      	cbz	r0, 800510a <__smakebuf_r+0x70>
 80050fe:	89a3      	ldrh	r3, [r4, #12]
 8005100:	f023 0303 	bic.w	r3, r3, #3
 8005104:	f043 0301 	orr.w	r3, r3, #1
 8005108:	81a3      	strh	r3, [r4, #12]
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	431d      	orrs	r5, r3
 800510e:	81a5      	strh	r5, [r4, #12]
 8005110:	e7cf      	b.n	80050b2 <__smakebuf_r+0x18>
	...

08005114 <_fstat_r>:
 8005114:	b538      	push	{r3, r4, r5, lr}
 8005116:	2300      	movs	r3, #0
 8005118:	4d06      	ldr	r5, [pc, #24]	@ (8005134 <_fstat_r+0x20>)
 800511a:	4604      	mov	r4, r0
 800511c:	4608      	mov	r0, r1
 800511e:	4611      	mov	r1, r2
 8005120:	602b      	str	r3, [r5, #0]
 8005122:	f7fb fd51 	bl	8000bc8 <_fstat>
 8005126:	1c43      	adds	r3, r0, #1
 8005128:	d102      	bne.n	8005130 <_fstat_r+0x1c>
 800512a:	682b      	ldr	r3, [r5, #0]
 800512c:	b103      	cbz	r3, 8005130 <_fstat_r+0x1c>
 800512e:	6023      	str	r3, [r4, #0]
 8005130:	bd38      	pop	{r3, r4, r5, pc}
 8005132:	bf00      	nop
 8005134:	20000610 	.word	0x20000610

08005138 <_isatty_r>:
 8005138:	b538      	push	{r3, r4, r5, lr}
 800513a:	2300      	movs	r3, #0
 800513c:	4d05      	ldr	r5, [pc, #20]	@ (8005154 <_isatty_r+0x1c>)
 800513e:	4604      	mov	r4, r0
 8005140:	4608      	mov	r0, r1
 8005142:	602b      	str	r3, [r5, #0]
 8005144:	f7fb fd4f 	bl	8000be6 <_isatty>
 8005148:	1c43      	adds	r3, r0, #1
 800514a:	d102      	bne.n	8005152 <_isatty_r+0x1a>
 800514c:	682b      	ldr	r3, [r5, #0]
 800514e:	b103      	cbz	r3, 8005152 <_isatty_r+0x1a>
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	bd38      	pop	{r3, r4, r5, pc}
 8005154:	20000610 	.word	0x20000610

08005158 <_init>:
 8005158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800515a:	bf00      	nop
 800515c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800515e:	bc08      	pop	{r3}
 8005160:	469e      	mov	lr, r3
 8005162:	4770      	bx	lr

08005164 <_fini>:
 8005164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005166:	bf00      	nop
 8005168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516a:	bc08      	pop	{r3}
 800516c:	469e      	mov	lr, r3
 800516e:	4770      	bx	lr
