xpm_cdc.sv,systemverilog,xil_defaultlib,../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../lvl_maker.srcs/sources_1/ip/PxlClkGen"
xpm_VCOMP.vhd,vhdl,xpm,../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../lvl_maker.srcs/sources_1/ip/PxlClkGen"
PxlClkGen_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../ip/PxlClkGen/PxlClkGen_sim_netlist.vhdl,incdir="../../../../lvl_maker.srcs/sources_1/ip/PxlClkGen"
glbl.v,Verilog,xil_defaultlib,glbl.v
