// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/14/2022 11:42:33"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	HEX0,
	clock_50,
	KEY0,
	SW,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
output 	[6:0] HEX0;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock_50~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY0~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst|state.ex_istore2~DUPLICATE_q ;
wire \inst|state.fetch~q ;
wire \inst|Selector29~0_combout ;
wire \inst|state~52_combout ;
wire \inst|state.ex_call~q ;
wire \inst|PC_stack[9][0]~1_combout ;
wire \inst|PC_stack[9][2]~q ;
wire \inst|PC_stack[8][2]~feeder_combout ;
wire \inst|PC_stack[0][0]~0_combout ;
wire \inst|PC_stack[8][2]~q ;
wire \inst|PC_stack[7][2]~feeder_combout ;
wire \inst|PC_stack[7][2]~q ;
wire \inst|PC_stack[6][2]~feeder_combout ;
wire \inst|PC_stack[6][2]~q ;
wire \inst|PC_stack[5][2]~feeder_combout ;
wire \inst|PC_stack[5][2]~q ;
wire \inst|PC_stack[4][2]~feeder_combout ;
wire \inst|PC_stack[4][2]~q ;
wire \inst|PC_stack[3][2]~feeder_combout ;
wire \inst|PC_stack[3][2]~q ;
wire \inst|PC_stack[2][2]~feeder_combout ;
wire \inst|PC_stack[2][2]~q ;
wire \inst|PC_stack[1][2]~feeder_combout ;
wire \inst|PC_stack[1][2]~q ;
wire \inst|PC_stack[0][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~q ;
wire \inst|IR[3]~0_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|PC_stack[9][0]~q ;
wire \inst|PC_stack[8][0]~feeder_combout ;
wire \inst|PC_stack[8][0]~q ;
wire \inst|PC_stack[7][0]~feeder_combout ;
wire \inst|PC_stack[7][0]~q ;
wire \inst|PC_stack[6][0]~feeder_combout ;
wire \inst|PC_stack[6][0]~q ;
wire \inst|PC_stack[5][0]~feeder_combout ;
wire \inst|PC_stack[5][0]~q ;
wire \inst|PC_stack[4][0]~feeder_combout ;
wire \inst|PC_stack[4][0]~q ;
wire \inst|PC_stack[3][0]~feeder_combout ;
wire \inst|PC_stack[3][0]~q ;
wire \inst|PC_stack[2][0]~feeder_combout ;
wire \inst|PC_stack[2][0]~q ;
wire \inst|PC_stack[1][0]~feeder_combout ;
wire \inst|PC_stack[1][0]~q ;
wire \inst|PC_stack[0][0]~feeder_combout ;
wire \inst|PC_stack[0][0]~q ;
wire \inst|Add0~1_sumout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|state~49_combout ;
wire \inst|state.ex_jpos~q ;
wire \inst|state~34_combout ;
wire \inst|state~50_combout ;
wire \inst|state.ex_jzero~q ;
wire \inst|state~42_combout ;
wire \inst|state~51_combout ;
wire \inst|state.ex_jneg~q ;
wire \inst|state~44_combout ;
wire \inst|state.ex_loadi~q ;
wire \inst|PC_stack[8][5]~q ;
wire \inst|PC_stack[9][5]~q ;
wire \inst|PC_stack[8][5]~feeder_combout ;
wire \inst|PC_stack[8][5]~DUPLICATE_q ;
wire \inst|PC_stack[7][5]~feeder_combout ;
wire \inst|PC_stack[7][5]~q ;
wire \inst|PC_stack[6][5]~feeder_combout ;
wire \inst|PC_stack[6][5]~q ;
wire \inst|PC_stack[5][5]~feeder_combout ;
wire \inst|PC_stack[5][5]~q ;
wire \inst|PC_stack[4][5]~feeder_combout ;
wire \inst|PC_stack[4][5]~q ;
wire \inst|PC_stack[3][5]~feeder_combout ;
wire \inst|PC_stack[3][5]~q ;
wire \inst|PC_stack[2][5]~feeder_combout ;
wire \inst|PC_stack[2][5]~q ;
wire \inst|PC_stack[1][5]~feeder_combout ;
wire \inst|PC_stack[1][5]~q ;
wire \inst|PC_stack[0][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~q ;
wire \inst14|Add0~13_sumout ;
wire \inst3|TIMER_EN~1_combout ;
wire \inst|PC[6]~DUPLICATE_q ;
wire \inst|Add0~18 ;
wire \inst|Add0~22 ;
wire \inst|Add0~25_sumout ;
wire \inst|PC_stack[9][7]~q ;
wire \inst|PC_stack[8][7]~feeder_combout ;
wire \inst|PC_stack[8][7]~q ;
wire \inst|PC_stack[7][7]~feeder_combout ;
wire \inst|PC_stack[7][7]~q ;
wire \inst|PC_stack[6][7]~feeder_combout ;
wire \inst|PC_stack[6][7]~q ;
wire \inst|PC_stack[5][7]~feeder_combout ;
wire \inst|PC_stack[5][7]~q ;
wire \inst|PC_stack[4][7]~feeder_combout ;
wire \inst|PC_stack[4][7]~q ;
wire \inst|PC_stack[3][7]~feeder_combout ;
wire \inst|PC_stack[3][7]~q ;
wire \inst|PC_stack[2][7]~feeder_combout ;
wire \inst|PC_stack[2][7]~q ;
wire \inst|PC_stack[1][7]~feeder_combout ;
wire \inst|PC_stack[1][7]~q ;
wire \inst|PC_stack[0][7]~feeder_combout ;
wire \inst|PC_stack[0][7]~q ;
wire \inst|Selector4~0_combout ;
wire \inst|Add0~26 ;
wire \inst|Add0~29_sumout ;
wire \inst|Selector4~1_combout ;
wire \inst|Add0~30 ;
wire \inst|Add0~33_sumout ;
wire \inst|PC_stack[8][9]~DUPLICATE_q ;
wire \inst|PC_stack[9][9]~q ;
wire \inst|PC_stack[8][9]~feeder_combout ;
wire \inst|PC_stack[8][9]~q ;
wire \inst|PC_stack[7][9]~feeder_combout ;
wire \inst|PC_stack[7][9]~q ;
wire \inst|PC_stack[6][9]~feeder_combout ;
wire \inst|PC_stack[6][9]~q ;
wire \inst|PC_stack[5][9]~feeder_combout ;
wire \inst|PC_stack[5][9]~q ;
wire \inst|PC_stack[4][9]~feeder_combout ;
wire \inst|PC_stack[4][9]~q ;
wire \inst|PC_stack[3][9]~feeder_combout ;
wire \inst|PC_stack[3][9]~q ;
wire \inst|PC_stack[2][9]~feeder_combout ;
wire \inst|PC_stack[2][9]~q ;
wire \inst|PC_stack[1][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~DUPLICATE_q ;
wire \inst|PC_stack[1][9]~q ;
wire \inst|PC_stack[0][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~q ;
wire \inst|Selector2~0_combout ;
wire \inst|Add0~34 ;
wire \inst|Add0~37_sumout ;
wire \inst|Selector2~1_combout ;
wire \inst|next_mem_addr[9]~9_combout ;
wire \inst|PC_stack[9][10]~q ;
wire \inst|PC_stack[8][10]~feeder_combout ;
wire \inst|PC_stack[8][10]~q ;
wire \inst|PC_stack[7][10]~feeder_combout ;
wire \inst|PC_stack[7][10]~q ;
wire \inst|PC_stack[6][10]~feeder_combout ;
wire \inst|PC_stack[6][10]~q ;
wire \inst|PC_stack[5][10]~feeder_combout ;
wire \inst|PC_stack[5][10]~q ;
wire \inst|PC_stack[4][10]~feeder_combout ;
wire \inst|PC_stack[4][10]~q ;
wire \inst|PC_stack[3][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~q ;
wire \inst|PC_stack[2][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~q ;
wire \inst|PC_stack[2][10]~q ;
wire \inst|PC_stack[1][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~DUPLICATE_q ;
wire \inst|PC_stack[0][10]~feeder_combout ;
wire \inst|PC_stack[0][10]~q ;
wire \inst|Add0~38 ;
wire \inst|Add0~41_sumout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|next_mem_addr[10]~10_combout ;
wire \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst|Selector28~0_combout ;
wire \inst|IO_WRITE_int~q ;
wire \inst3|BIT_I_EN~1_combout ;
wire \inst3|EXT_D_EN~combout ;
wire \inst14|mem_data[3]~0_combout ;
wire \inst14|wstate~q ;
wire \inst14|mw~0_combout ;
wire \inst14|mw~q ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \IO_DATA[4]~18_combout ;
wire \inst5|Add4~33_sumout ;
wire \inst5|count_10Hz[5]~DUPLICATE_q ;
wire \inst5|count_10Hz[7]~DUPLICATE_q ;
wire \inst5|count_10Hz[1]~DUPLICATE_q ;
wire \inst5|count_10Hz[3]~DUPLICATE_q ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|LessThan4~2_combout ;
wire \inst5|Add4~2 ;
wire \inst5|Add4~61_sumout ;
wire \inst5|Add4~62 ;
wire \inst5|Add4~65_sumout ;
wire \inst5|Add4~66 ;
wire \inst5|Add4~69_sumout ;
wire \inst5|Add4~70 ;
wire \inst5|Add4~73_sumout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|LessThan4~4_combout ;
wire \inst5|Add4~34 ;
wire \inst5|Add4~29_sumout ;
wire \inst5|Add4~30 ;
wire \inst5|Add4~37_sumout ;
wire \inst5|Add4~38 ;
wire \inst5|Add4~41_sumout ;
wire \inst5|Add4~42 ;
wire \inst5|Add4~25_sumout ;
wire \inst5|Add4~26 ;
wire \inst5|Add4~17_sumout ;
wire \inst5|Add4~18 ;
wire \inst5|Add4~13_sumout ;
wire \inst5|Add4~14 ;
wire \inst5|Add4~21_sumout ;
wire \inst5|Add4~22 ;
wire \inst5|Add4~9_sumout ;
wire \inst5|Add4~10 ;
wire \inst5|Add4~53_sumout ;
wire \inst5|Add4~54 ;
wire \inst5|Add4~57_sumout ;
wire \inst5|Add4~58 ;
wire \inst5|Add4~45_sumout ;
wire \inst5|Add4~46 ;
wire \inst5|Add4~49_sumout ;
wire \inst5|Add4~50 ;
wire \inst5|Add4~5_sumout ;
wire \inst5|Add4~6 ;
wire \inst5|Add4~1_sumout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~q ;
wire \inst4|COUNT[0]~0_combout ;
wire \inst3|TIMER_EN~0_combout ;
wire \inst4|process_0~0_combout ;
wire \inst4|Add0~1_sumout ;
wire \inst4|Add0~2 ;
wire \inst4|Add0~5_sumout ;
wire \inst4|Add0~6 ;
wire \inst4|Add0~9_sumout ;
wire \inst4|Add0~10 ;
wire \inst4|Add0~13_sumout ;
wire \inst11~0_combout ;
wire \inst11~combout ;
wire \SW[4]~input_o ;
wire \IO_DATA[4]~16_combout ;
wire \IO_DATA[4]~19_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \IO_DATA[4]~17_combout ;
wire \IO_DATA[4]~66_combout ;
wire \inst|Selector29~1_combout ;
wire \inst|state~37_combout ;
wire \inst|state.ex_addi~q ;
wire \inst|state~36_combout ;
wire \inst|state.ex_sub~q ;
wire \inst|state~39_combout ;
wire \inst|state.ex_add~q ;
wire \inst|WideOr3~0_combout ;
wire \inst|Add1~69_combout ;
wire \inst|Add1~64_combout ;
wire \inst|Add1~67_cout ;
wire \inst|Add1~2 ;
wire \inst|Add1~5_sumout ;
wire \inst|Selector26~0_combout ;
wire \SW[1]~input_o ;
wire \inst7|B_DI[1]~feeder_combout ;
wire \IO_DATA[1]~6_combout ;
wire \inst4|Add0~14 ;
wire \inst4|Add0~17_sumout ;
wire \inst4|Add0~18 ;
wire \inst4|Add0~21_sumout ;
wire \inst4|Add0~22 ;
wire \inst4|Add0~25_sumout ;
wire \inst4|Add0~26 ;
wire \inst4|Add0~29_sumout ;
wire \SW[8]~input_o ;
wire \IO_DATA[8]~32_combout ;
wire \inst|Add1~76_combout ;
wire \inst|Add1~75_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \IO_DATA[7]~29_combout ;
wire \SW[7]~input_o ;
wire \IO_DATA[7]~28_combout ;
wire \IO_DATA[7]~31_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \IO_DATA[7]~30_combout ;
wire \IO_DATA[7]~71_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \IO_DATA[3]~14_combout ;
wire \SW[3]~input_o ;
wire \IO_DATA[3]~12_combout ;
wire \IO_DATA[3]~15_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \IO_DATA[3]~13_combout ;
wire \IO_DATA[3]~65_combout ;
wire \inst|Add1~71_combout ;
wire \inst|Add1~70_combout ;
wire \inst|Add1~6 ;
wire \inst|Add1~10 ;
wire \inst|Add1~13_sumout ;
wire \inst|state~41_combout ;
wire \inst|state.ex_and~q ;
wire \inst|state~40_combout ;
wire \inst|state.ex_xor~q ;
wire \inst|state~43_combout ;
wire \inst|state.ex_or~q ;
wire \inst|Selector18~1_combout ;
wire \inst|Selector29~2_combout ;
wire \inst|state.ex_load~q ;
wire \inst|WideOr3~1_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~20_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~19_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~21_combout ;
wire \inst|shifter|auto_generated|sbit_w[57]~22_combout ;
wire \inst|Selector19~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[32]~11_combout ;
wire \inst|shifter|auto_generated|sbit_w[22]~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[18]~8_combout ;
wire \inst|shifter|auto_generated|sbit_w[36]~9_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Add1~80_combout ;
wire \inst|Add1~79_combout ;
wire \inst|Add1~78_combout ;
wire \inst4|Add0~30 ;
wire \inst4|Add0~33_sumout ;
wire \inst4|Add0~34 ;
wire \inst4|Add0~37_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \IO_DATA[10]~43_combout ;
wire \IO_DATA[10]~44_combout ;
wire \IO_DATA[10]~45_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \IO_DATA[10]~41_combout ;
wire \IO_DATA[10]~42_combout ;
wire \inst|Selector17~2_combout ;
wire \inst|Selector17~3_combout ;
wire \inst|Selector17~1_combout ;
wire \inst|Add1~77_combout ;
wire \inst|Add1~34 ;
wire \inst|Add1~38 ;
wire \inst|Add1~41_sumout ;
wire \inst|shifter|auto_generated|sbit_w[26]~1_combout ;
wire \inst|Add1~81_combout ;
wire \inst|Add1~50 ;
wire \inst|Add1~53_sumout ;
wire \inst|Selector14~1_combout ;
wire \inst|Selector14~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[27]~14_combout ;
wire \inst|shifter|auto_generated|sbit_w[61]~42_combout ;
wire \inst|shifter|auto_generated|sbit_w[61]~49_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~33_combout ;
wire \inst|shifter|auto_generated|sbit_w[53]~25_combout ;
wire \inst|shifter|auto_generated|sbit_w[53]~41_combout ;
wire \inst|Selector14~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \IO_DATA[13]~73_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \IO_DATA[13]~56_combout ;
wire \inst4|Add0~38 ;
wire \inst4|Add0~41_sumout ;
wire \inst4|Add0~42 ;
wire \inst4|Add0~45_sumout ;
wire \inst4|Add0~46 ;
wire \inst4|Add0~49_sumout ;
wire \IO_DATA[13]~74_combout ;
wire \IO_DATA[13]~57_combout ;
wire \inst|Selector14~3_combout ;
wire \inst|WideOr3~2_combout ;
wire \inst|AC[0]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[28]~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[24]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[42]~27_combout ;
wire \inst|shifter|auto_generated|sbit_w[30]~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[46]~28_combout ;
wire \inst|shifter|auto_generated|sbit_w[38]~29_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector17~4_combout ;
wire \inst|Add1~42 ;
wire \inst|Add1~45_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \IO_DATA[11]~46_combout ;
wire \IO_DATA[11]~47_combout ;
wire \IO_DATA[11]~50_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \IO_DATA[11]~48_combout ;
wire \IO_DATA[11]~49_combout ;
wire \inst|shifter|auto_generated|sbit_w[21]~31_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~32_combout ;
wire \inst|Selector16~2_combout ;
wire \inst|Selector16~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~39_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~38_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|Selector16~4_combout ;
wire \inst|Selector16~5_combout ;
wire \inst|Add1~46 ;
wire \inst|Add1~49_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \IO_DATA[12]~51_combout ;
wire \IO_DATA[12]~52_combout ;
wire \IO_DATA[12]~55_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \IO_DATA[12]~53_combout ;
wire \IO_DATA[12]~54_combout ;
wire \inst|Selector15~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[44]~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[60]~40_combout ;
wire \inst|Selector15~1_combout ;
wire \inst|Selector15~3_combout ;
wire \inst|Selector15~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[29]~17_combout ;
wire \inst|shifter|auto_generated|sbit_w[57]~18_combout ;
wire \inst|Selector18~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[19]~24_combout ;
wire \inst|shifter|auto_generated|sbit_w[49]~26_combout ;
wire \inst|Selector18~0_combout ;
wire \inst|Add1~37_sumout ;
wire \IO_DATA[9]~37_combout ;
wire \IO_DATA[2]~36_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \IO_DATA[9]~39_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \IO_DATA[9]~38_combout ;
wire \IO_DATA[9]~40_combout ;
wire \SW[9]~input_o ;
wire \IO_DATA[9]~79_combout ;
wire \inst|Selector18~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~35_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~34_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~36_combout ;
wire \inst|Selector24~0_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Selector24~4_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[25]~13_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Selector24~5_combout ;
wire \inst|Selector24~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~37_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~47_combout ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[39]~45_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~46_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Add1~74_combout ;
wire \inst|Add1~73_combout ;
wire \inst|Add1~14 ;
wire \inst|Add1~18 ;
wire \inst|Add1~22 ;
wire \inst|Add1~26 ;
wire \inst|Add1~29_sumout ;
wire \inst|Selector20~5_combout ;
wire \inst|Add1~30 ;
wire \inst|Add1~33_sumout ;
wire \inst|shifter|auto_generated|sbit_w[48]~10_combout ;
wire \inst|shifter|auto_generated|sbit_w[48]~12_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[40]~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[56]~48_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Selector19~3_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \IO_DATA[8]~33_combout ;
wire \IO_DATA[8]~35_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \IO_DATA[8]~34_combout ;
wire \IO_DATA[8]~72_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[23]~15_combout ;
wire \inst|shifter|auto_generated|sbit_w[41]~16_combout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~2_combout ;
wire \inst|Selector26~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~23_combout ;
wire \inst|Selector26~4_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \IO_DATA[1]~5_combout ;
wire \IO_DATA[1]~7_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \IO_DATA[1]~4_combout ;
wire \IO_DATA[1]~63_combout ;
wire \inst|Selector26~5_combout ;
wire \inst|Add1~72_combout ;
wire \inst|Add1~17_sumout ;
wire \inst|Selector23~0_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|Selector23~1_combout ;
wire \inst|Selector23~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[20]~7_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~30_combout ;
wire \inst|shifter|auto_generated|sbit_w[54]~43_combout ;
wire \SW[6]~input_o ;
wire \IO_DATA[6]~68_combout ;
wire \inst4|COUNT[6]~DUPLICATE_q ;
wire \IO_DATA[6]~24_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \IO_DATA[6]~26_combout ;
wire \IO_DATA[6]~27_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \IO_DATA[6]~25_combout ;
wire \IO_DATA[6]~70_combout ;
wire \IO_DATA[6]~69_combout ;
wire \inst|Selector21~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[62]~44_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Add1~25_sumout ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|PC_stack[9][8]~q ;
wire \inst|PC_stack[8][8]~feeder_combout ;
wire \inst|PC_stack[8][8]~q ;
wire \inst|PC_stack[7][8]~feeder_combout ;
wire \inst|PC_stack[7][8]~q ;
wire \inst|PC_stack[6][8]~feeder_combout ;
wire \inst|PC_stack[6][8]~q ;
wire \inst|PC_stack[5][8]~feeder_combout ;
wire \inst|PC_stack[5][8]~q ;
wire \inst|PC_stack[4][8]~feeder_combout ;
wire \inst|PC_stack[4][8]~q ;
wire \inst|PC_stack[3][8]~feeder_combout ;
wire \inst|PC_stack[3][8]~q ;
wire \inst|PC_stack[2][8]~feeder_combout ;
wire \inst|PC_stack[2][8]~q ;
wire \inst|PC_stack[1][8]~feeder_combout ;
wire \inst|PC_stack[1][8]~q ;
wire \inst|PC_stack[0][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~q ;
wire \inst|Selector3~1_combout ;
wire \inst|next_mem_addr[8]~8_combout ;
wire \inst|next_mem_addr[7]~7_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|PC_stack[9][6]~q ;
wire \inst|PC_stack[8][6]~feeder_combout ;
wire \inst|PC_stack[8][6]~q ;
wire \inst|PC_stack[7][6]~feeder_combout ;
wire \inst|PC_stack[7][6]~q ;
wire \inst|PC_stack[6][6]~feeder_combout ;
wire \inst|PC_stack[6][6]~q ;
wire \inst|PC_stack[5][6]~feeder_combout ;
wire \inst|PC_stack[5][6]~q ;
wire \inst|PC_stack[4][6]~feeder_combout ;
wire \inst|PC_stack[4][6]~q ;
wire \inst|PC_stack[3][6]~feeder_combout ;
wire \inst|PC_stack[3][6]~q ;
wire \inst|PC_stack[2][6]~feeder_combout ;
wire \inst|PC_stack[2][6]~q ;
wire \inst|PC_stack[1][6]~feeder_combout ;
wire \inst|PC_stack[1][6]~q ;
wire \inst|PC_stack[0][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~q ;
wire \inst|Selector5~1_combout ;
wire \inst|next_mem_addr[6]~6_combout ;
wire \inst|Selector12~0_combout ;
wire \inst3|TIMER_EN~combout ;
wire \SW[0]~input_o ;
wire \IO_DATA[0]~2_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \IO_DATA[0]~1_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \IO_DATA[0]~0_combout ;
wire \IO_DATA[0]~3_combout ;
wire \inst14|mem_addr~0_combout ;
wire \inst3|EXT_D_EN~0_combout ;
wire \inst14|mem_addr[0]~1_combout ;
wire \inst14|Add0~14 ;
wire \inst14|Add0~17_sumout ;
wire \inst14|Add0~18 ;
wire \inst14|Add0~21_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \IO_DATA[2]~9_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \IO_DATA[2]~10_combout ;
wire \SW[2]~input_o ;
wire \IO_DATA[2]~8_combout ;
wire \IO_DATA[2]~11_combout ;
wire \inst14|Add0~22 ;
wire \inst14|Add0~25_sumout ;
wire \inst14|Add0~26 ;
wire \inst14|Add0~29_sumout ;
wire \inst14|Add0~30 ;
wire \inst14|Add0~33_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \IO_DATA[5]~21_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \IO_DATA[5]~22_combout ;
wire \inst4|COUNT[5]~DUPLICATE_q ;
wire \SW[5]~input_o ;
wire \IO_DATA[5]~20_combout ;
wire \IO_DATA[5]~23_combout ;
wire \inst14|Add0~34 ;
wire \inst14|Add0~37_sumout ;
wire \inst14|Add0~38 ;
wire \inst14|Add0~41_sumout ;
wire \inst14|Add0~42 ;
wire \inst14|Add0~45_sumout ;
wire \inst14|Add0~46 ;
wire \inst14|Add0~49_sumout ;
wire \inst14|Add0~50 ;
wire \inst14|Add0~53_sumout ;
wire \inst14|Add0~54 ;
wire \inst14|Add0~57_sumout ;
wire \inst14|Add0~58 ;
wire \inst14|Add0~61_sumout ;
wire \inst14|Add0~62 ;
wire \inst14|Add0~9_sumout ;
wire \inst14|Add0~10 ;
wire \inst14|Add0~5_sumout ;
wire \inst4|COUNT[14]~DUPLICATE_q ;
wire \inst4|Add0~50 ;
wire \inst4|Add0~53_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \IO_DATA[14]~58_combout ;
wire \IO_DATA[14]~76_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \IO_DATA[14]~75_combout ;
wire \IO_DATA[14]~59_combout ;
wire \inst14|Add0~6 ;
wire \inst14|Add0~1_sumout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \IO_DATA[15]~77_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \IO_DATA[15]~60_combout ;
wire \inst4|Add0~54 ;
wire \inst4|Add0~57_sumout ;
wire \IO_DATA[15]~78_combout ;
wire \IO_DATA[15]~61_combout ;
wire \IO_DATA[5]~67_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Add1~21_sumout ;
wire \inst|Selector22~1_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Selector22~4_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Add0~21_sumout ;
wire \inst|Selector6~1_combout ;
wire \inst|next_mem_addr[5]~5_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector12~6_combout ;
wire \inst|Selector12~7_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~5_combout ;
wire \inst|Add1~83_combout ;
wire \inst|Add1~82_combout ;
wire \inst|Add1~54 ;
wire \inst|Add1~58 ;
wire \inst|Add1~61_sumout ;
wire \inst|Selector12~8_combout ;
wire \inst|PC[6]~1_combout ;
wire \inst|state~53_combout ;
wire \inst|state.ex_jump~q ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr2~1_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|PC[6]~0_combout ;
wire \inst|PC[0]~2_combout ;
wire \inst|Add0~2 ;
wire \inst|Add0~5_sumout ;
wire \inst|PC_stack[9][1]~q ;
wire \inst|PC_stack[8][1]~feeder_combout ;
wire \inst|PC_stack[8][1]~q ;
wire \inst|PC_stack[7][1]~feeder_combout ;
wire \inst|PC_stack[7][1]~q ;
wire \inst|PC_stack[6][1]~feeder_combout ;
wire \inst|PC_stack[6][1]~q ;
wire \inst|PC_stack[5][1]~feeder_combout ;
wire \inst|PC_stack[5][1]~q ;
wire \inst|PC_stack[4][1]~feeder_combout ;
wire \inst|PC_stack[4][1]~q ;
wire \inst|PC_stack[3][1]~feeder_combout ;
wire \inst|PC_stack[3][1]~q ;
wire \inst|PC_stack[2][1]~feeder_combout ;
wire \inst|PC_stack[2][1]~q ;
wire \inst|PC_stack[1][1]~feeder_combout ;
wire \inst|PC_stack[1][1]~q ;
wire \inst|PC_stack[0][1]~feeder_combout ;
wire \inst|PC_stack[0][1]~q ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Selector9~1_combout ;
wire \inst|Add0~10 ;
wire \inst|Add0~14 ;
wire \inst|Add0~17_sumout ;
wire \inst|PC_stack[9][4]~q ;
wire \inst|PC_stack[8][4]~feeder_combout ;
wire \inst|PC_stack[8][4]~q ;
wire \inst|PC_stack[7][4]~feeder_combout ;
wire \inst|PC_stack[7][4]~q ;
wire \inst|PC_stack[6][4]~feeder_combout ;
wire \inst|PC_stack[6][4]~q ;
wire \inst|PC_stack[5][4]~feeder_combout ;
wire \inst|PC_stack[5][4]~q ;
wire \inst|PC_stack[4][4]~feeder_combout ;
wire \inst|PC_stack[4][4]~q ;
wire \inst|PC_stack[3][4]~feeder_combout ;
wire \inst|PC_stack[3][4]~q ;
wire \inst|PC_stack[2][4]~feeder_combout ;
wire \inst|PC_stack[2][4]~q ;
wire \inst|PC_stack[1][4]~feeder_combout ;
wire \inst|PC_stack[1][4]~q ;
wire \inst|PC_stack[0][4]~feeder_combout ;
wire \inst|PC_stack[0][4]~q ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|next_mem_addr[4]~4_combout ;
wire \inst|state~48_combout ;
wire \inst|state.ex_return~q ;
wire \inst|Add0~13_sumout ;
wire \inst|PC_stack[8][3]~DUPLICATE_q ;
wire \inst|PC_stack[9][3]~q ;
wire \inst|PC_stack[8][3]~feeder_combout ;
wire \inst|PC_stack[8][3]~q ;
wire \inst|PC_stack[7][3]~feeder_combout ;
wire \inst|PC_stack[7][3]~q ;
wire \inst|PC_stack[6][3]~feeder_combout ;
wire \inst|PC_stack[6][3]~q ;
wire \inst|PC_stack[5][3]~feeder_combout ;
wire \inst|PC_stack[5][3]~q ;
wire \inst|PC_stack[4][3]~feeder_combout ;
wire \inst|PC_stack[4][3]~q ;
wire \inst|PC_stack[3][3]~feeder_combout ;
wire \inst|PC_stack[3][3]~q ;
wire \inst|PC_stack[2][3]~feeder_combout ;
wire \inst|PC_stack[2][3]~q ;
wire \inst|PC_stack[1][3]~feeder_combout ;
wire \inst|PC_stack[1][3]~q ;
wire \inst|PC_stack[0][3]~feeder_combout ;
wire \inst|PC_stack[0][3]~q ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|next_mem_addr[3]~3_combout ;
wire \inst|next_mem_addr[2]~2_combout ;
wire \inst14|data_word~0_combout ;
wire \inst|Selector27~3_combout ;
wire \inst|Selector27~4_combout ;
wire \inst|Add1~1_sumout ;
wire \inst|Selector27~5_combout ;
wire \IO_DATA[0]~62_combout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|next_mem_addr[1]~1_combout ;
wire \inst|state~45_combout ;
wire \inst|state.ex_iload~q ;
wire \inst|WideNor0~combout ;
wire \inst|next_mem_addr[0]~0_combout ;
wire \inst|state~32_combout ;
wire \inst|state.ex_out~q ;
wire \inst|WideOr5~0_combout ;
wire \inst|state~46_combout ;
wire \inst|state.ex_store~q ;
wire \inst|WideOr5~combout ;
wire \inst|state.fetch~DUPLICATE_q ;
wire \inst|state.decode~q ;
wire \inst|state~33_combout ;
wire \inst|state.ex_in~q ;
wire \inst|state.ex_in2~q ;
wire \inst|Selector13~1_combout ;
wire \inst|Selector13~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[62]~50_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Add1~57_sumout ;
wire \inst|Selector13~3_combout ;
wire \inst|state~35_combout ;
wire \inst|state.ex_shift~q ;
wire \inst|Selector27~2_combout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Selector25~4_combout ;
wire \IO_DATA[2]~64_combout ;
wire \inst|Add1~9_sumout ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~5_combout ;
wire \inst|state~38_combout ;
wire \inst|state~47_combout ;
wire \inst|state.ex_istore~q ;
wire \inst|state.ex_store~DUPLICATE_q ;
wire \inst|state.ex_store2~q ;
wire \inst|state.ex_istore2~q ;
wire \inst|Selector0~0_combout ;
wire \inst|MW~q ;
wire \inst|state.ex_out2~q ;
wire \inst|Selector129~0_combout ;
wire \inst|IO_CYCLE~q ;
wire \inst3|BIT_I_EN~0_combout ;
wire \inst9|inst7~0_combout ;
wire \inst9|inst7~combout ;
wire \inst9|inst1|Mux0~0_combout ;
wire \inst9|inst1|Mux1~0_combout ;
wire \inst9|inst1|Mux2~0_combout ;
wire \inst9|inst1|Mux3~0_combout ;
wire \inst9|inst1|Mux4~0_combout ;
wire \inst9|inst1|Mux5~0_combout ;
wire \inst9|inst1|Mux6~0_combout ;
wire \inst9|inst2|Mux0~0_combout ;
wire \inst9|inst2|Mux1~0_combout ;
wire \inst9|inst2|Mux2~0_combout ;
wire \inst9|inst2|Mux3~0_combout ;
wire \inst9|inst2|Mux4~0_combout ;
wire \inst9|inst2|Mux5~0_combout ;
wire \inst9|inst2|Mux6~0_combout ;
wire \inst9|inst3|Mux0~0_combout ;
wire \inst9|inst3|Mux1~0_combout ;
wire \inst9|inst3|Mux2~0_combout ;
wire \inst9|inst3|Mux3~0_combout ;
wire \inst9|inst3|Mux4~0_combout ;
wire \inst9|inst3|Mux5~0_combout ;
wire \inst9|inst3|Mux6~0_combout ;
wire \inst9|inst4|Mux0~0_combout ;
wire \inst9|inst4|Mux1~0_combout ;
wire \inst9|inst4|Mux2~0_combout ;
wire \inst9|inst4|Mux3~0_combout ;
wire \inst9|inst4|Mux4~0_combout ;
wire \inst9|inst4|Mux5~0_combout ;
wire \inst9|inst4|Mux6~0_combout ;
wire \inst12~0_combout ;
wire \inst9|inst8~combout ;
wire \inst9|inst5|Mux0~0_combout ;
wire \inst9|inst5|Mux1~0_combout ;
wire \inst9|inst5|Mux2~0_combout ;
wire \inst9|inst5|Mux3~0_combout ;
wire \inst9|inst5|Mux4~0_combout ;
wire \inst9|inst5|Mux5~0_combout ;
wire \inst9|inst5|Mux6~0_combout ;
wire \inst9|inst6|Mux0~0_combout ;
wire \inst9|inst6|Mux1~0_combout ;
wire \inst9|inst6|Mux2~0_combout ;
wire \inst9|inst6|Mux3~0_combout ;
wire \inst9|inst6|Mux4~0_combout ;
wire \inst9|inst6|Mux5~0_combout ;
wire \inst9|inst6|Mux6~0_combout ;
wire \inst5|Add5~29_sumout ;
wire \inst5|Add5~30 ;
wire \inst5|Add5~37_sumout ;
wire \inst5|Add5~38 ;
wire \inst5|Add5~33_sumout ;
wire \inst5|count_4Hz[2]~DUPLICATE_q ;
wire \inst5|Add5~34 ;
wire \inst5|Add5~25_sumout ;
wire \inst5|Add5~26 ;
wire \inst5|Add5~17_sumout ;
wire \inst5|Add5~18 ;
wire \inst5|Add5~21_sumout ;
wire \inst5|Add5~22 ;
wire \inst5|Add5~41_sumout ;
wire \inst5|Add5~42 ;
wire \inst5|Add5~45_sumout ;
wire \inst5|Add5~46 ;
wire \inst5|Add5~13_sumout ;
wire \inst5|Add5~14 ;
wire \inst5|Add5~9_sumout ;
wire \inst5|Add5~10 ;
wire \inst5|Add5~53_sumout ;
wire \inst5|Add5~54 ;
wire \inst5|Add5~49_sumout ;
wire \inst5|Add5~50 ;
wire \inst5|Add5~5_sumout ;
wire \inst5|Add5~6 ;
wire \inst5|Add5~65_sumout ;
wire \inst5|count_4Hz[13]~DUPLICATE_q ;
wire \inst5|Add5~66 ;
wire \inst5|Add5~61_sumout ;
wire \inst5|Add5~62 ;
wire \inst5|Add5~58 ;
wire \inst5|Add5~73_sumout ;
wire \inst5|Add5~74 ;
wire \inst5|Add5~69_sumout ;
wire \inst5|Add5~70 ;
wire \inst5|Add5~81_sumout ;
wire \inst5|Add5~82 ;
wire \inst5|Add5~77_sumout ;
wire \inst5|Add5~78 ;
wire \inst5|Add5~1_sumout ;
wire \inst5|LessThan5~5_combout ;
wire \inst5|count_4Hz[12]~DUPLICATE_q ;
wire \inst5|LessThan5~1_combout ;
wire \inst5|LessThan5~0_combout ;
wire \inst5|LessThan5~2_combout ;
wire \inst5|LessThan5~3_combout ;
wire \inst5|LessThan5~6_combout ;
wire \inst5|LessThan5~7_combout ;
wire \inst5|count_4Hz[15]~DUPLICATE_q ;
wire \inst5|Add5~57_sumout ;
wire \inst5|LessThan5~4_combout ;
wire \inst5|clock_4Hz_int~0_combout ;
wire \inst5|clock_4Hz_int~q ;
wire \inst5|clock_4Hz~q ;
wire \inst13|read_pos[0]~3_combout ;
wire \inst13|read_pos[0]~DUPLICATE_q ;
wire \inst13|read_pos[1]~2_combout ;
wire \inst13|read_pos[2]~DUPLICATE_q ;
wire \inst13|read_pos[2]~1_combout ;
wire \inst13|read_pos[3]~0_combout ;
wire \inst13|read_pos[3]~DUPLICATE_q ;
wire \inst3|BIT_D_EN~combout ;
wire \inst3|BIT_I_EN~combout ;
wire \inst13|write_pos[1]~0_combout ;
wire \inst13|data_buffer[8]~20_combout ;
wire \inst13|data_buffer[8]~1_combout ;
wire \inst13|data_buffer[0]~19_combout ;
wire \inst13|data_buffer[0]~0_combout ;
wire \inst13|data_buffer[12]~22_combout ;
wire \inst13|data_buffer[12]~3_combout ;
wire \inst13|data_buffer[4]~21_combout ;
wire \inst13|data_buffer[4]~2_combout ;
wire \inst13|Mux0~0_combout ;
wire \inst13|read_pos[1]~DUPLICATE_q ;
wire \inst13|data_buffer[3]~31_combout ;
wire \inst13|data_buffer[3]~12_combout ;
wire \inst13|data_buffer[11]~17_combout ;
wire \inst13|data_buffer[11]~16_combout ;
wire \inst13|data_buffer[11]~13_combout ;
wire \inst13|data_buffer[7]~18_combout ;
wire \inst13|data_buffer[15]~15_combout ;
wire \inst13|data_buffer[15]~feeder_combout ;
wire \inst13|data_buffer[7]~14_combout ;
wire \inst13|data_buffer[7]~feeder_combout ;
wire \inst13|Mux0~3_combout ;
wire \inst13|data_buffer[13]~30_combout ;
wire \inst13|data_buffer[13]~11_combout ;
wire \inst13|data_buffer[5]~29_combout ;
wire \inst13|data_buffer[5]~10_combout ;
wire \inst13|data_buffer[9]~28_combout ;
wire \inst13|data_buffer[9]~9_combout ;
wire \inst13|data_buffer[1]~27_combout ;
wire \inst13|data_buffer[1]~8_combout ;
wire \inst13|Mux0~2_combout ;
wire \inst13|data_buffer[14]~26_combout ;
wire \inst13|data_buffer[14]~7_combout ;
wire \inst13|data_buffer[10]~24_combout ;
wire \inst13|data_buffer[10]~5_combout ;
wire \inst13|data_buffer[2]~23_combout ;
wire \inst13|data_buffer[2]~4_combout ;
wire \inst13|data_buffer[6]~25_combout ;
wire \inst13|data_buffer[6]~6_combout ;
wire \inst13|Mux0~1_combout ;
wire \inst13|Mux0~4_combout ;
wire \inst13|bit_out~q ;
wire \inst12~combout ;
wire \inst6|DATA[4]~feeder_combout ;
wire \inst6|DATA[3]~feeder_combout ;
wire \inst6|DATA[0]~feeder_combout ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode890w ;
wire [18:0] \inst5|count_10Hz ;
wire [3:0] \inst13|read_pos ;
wire [15:0] \inst14|mem_addr ;
wire [10:0] \inst|PC ;
wire [3:0] \inst9|inst4|latched_hex ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode900w ;
wire [20:0] \inst5|count_4Hz ;
wire [3:0] \inst9|inst1|latched_hex ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode860w ;
wire [3:0] \inst9|inst3|latched_hex ;
wire [3:0] \inst9|inst2|latched_hex ;
wire [3:0] \inst9|inst5|latched_hex ;
wire [3:0] \inst9|inst6|latched_hex ;
wire [15:0] \inst6|DATA ;
wire [15:0] \inst|IR ;
wire [2:0] \inst14|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \inst|AC ;
wire [15:0] \inst7|B_DI ;
wire [0:15] \inst13|data_buffer ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [15:0] \inst13|write_pos ;
wire [15:0] \inst14|mem_data ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode880w ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [3:0] \inst14|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [15:0] \inst4|COUNT ;
wire [15:0] \inst4|IO_COUNT ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|locked_wire ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|outclk_wire ;

wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\inst9|inst1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\inst9|inst1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\inst9|inst1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\inst9|inst1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\inst9|inst1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\inst9|inst1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\inst9|inst1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\inst9|inst2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\inst9|inst2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\inst9|inst2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\inst9|inst2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\inst9|inst2|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\inst9|inst2|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\inst9|inst2|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\inst9|inst3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\inst9|inst3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\inst9|inst3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\inst9|inst3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\inst9|inst3|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\inst9|inst3|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\inst9|inst3|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\inst9|inst4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\inst9|inst4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\inst9|inst4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\inst9|inst4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\inst9|inst4|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\inst9|inst4|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\inst9|inst4|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\inst9|inst5|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst9|inst5|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst9|inst5|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst9|inst5|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst9|inst5|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst9|inst5|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst9|inst5|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\inst9|inst6|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst9|inst6|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst9|inst6|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst9|inst6|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst9|inst6|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst9|inst6|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst9|inst6|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\inst13|bit_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\inst6|DATA [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\inst6|DATA [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\inst6|DATA [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\inst6|DATA [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\inst6|DATA [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(\inst6|DATA [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\inst6|DATA [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\inst6|DATA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\inst6|DATA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY0~input_o ),
	.pfden(gnd),
	.refclkin(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "10.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \inst|state.ex_istore2~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore2~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_istore2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \inst|state.fetch (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~0 .extended_lut = "off";
defparam \inst|Selector29~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N21
cyclonev_lcell_comb \inst|state~52 (
// Equation(s):
// \inst|state~52_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|Selector29~0_combout  & \inst|state.decode~q ))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|Selector29~0_combout ),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~52 .extended_lut = "off";
defparam \inst|state~52 .lut_mask = 64'h0000000000080008;
defparam \inst|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N22
dffeas \inst|state.ex_call (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~52_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_call .is_wysiwyg = "true";
defparam \inst|state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N57
cyclonev_lcell_comb \inst|PC_stack[9][0]~1 (
// Equation(s):
// \inst|PC_stack[9][0]~1_combout  = ( \inst|state.ex_call~q  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_call~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][0]~1 .extended_lut = "off";
defparam \inst|PC_stack[9][0]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N50
dffeas \inst|PC_stack[9][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \inst|PC_stack[8][2]~feeder (
// Equation(s):
// \inst|PC_stack[8][2]~feeder_combout  = \inst|PC_stack[9][2]~q 

	.dataa(!\inst|PC_stack[9][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \inst|PC_stack[0][0]~0 (
// Equation(s):
// \inst|PC_stack[0][0]~0_combout  = ( \inst|state.ex_return~q  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) # ( !\inst|state.ex_return~q  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( \inst|state.ex_call~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_call~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_return~q ),
	.dataf(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~0 .extended_lut = "off";
defparam \inst|PC_stack[0][0]~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \inst|PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N23
dffeas \inst|PC_stack[8][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][2]~feeder_combout ),
	.asdata(\inst|PC_stack[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \inst|PC_stack[7][2]~feeder (
// Equation(s):
// \inst|PC_stack[7][2]~feeder_combout  = \inst|PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N2
dffeas \inst|PC_stack[7][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][2]~feeder_combout ),
	.asdata(\inst|PC_stack[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N18
cyclonev_lcell_comb \inst|PC_stack[6][2]~feeder (
// Equation(s):
// \inst|PC_stack[6][2]~feeder_combout  = \inst|PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N20
dffeas \inst|PC_stack[6][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][2]~feeder_combout ),
	.asdata(\inst|PC_stack[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \inst|PC_stack[5][2]~feeder (
// Equation(s):
// \inst|PC_stack[5][2]~feeder_combout  = \inst|PC_stack[6][2]~q 

	.dataa(!\inst|PC_stack[6][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N4
dffeas \inst|PC_stack[5][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][2]~feeder_combout ),
	.asdata(\inst|PC_stack[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \inst|PC_stack[4][2]~feeder (
// Equation(s):
// \inst|PC_stack[4][2]~feeder_combout  = \inst|PC_stack[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N22
dffeas \inst|PC_stack[4][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][2]~feeder_combout ),
	.asdata(\inst|PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \inst|PC_stack[3][2]~feeder (
// Equation(s):
// \inst|PC_stack[3][2]~feeder_combout  = \inst|PC_stack[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N35
dffeas \inst|PC_stack[3][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][2]~feeder_combout ),
	.asdata(\inst|PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \inst|PC_stack[2][2]~feeder (
// Equation(s):
// \inst|PC_stack[2][2]~feeder_combout  = \inst|PC_stack[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N20
dffeas \inst|PC_stack[2][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][2]~feeder_combout ),
	.asdata(\inst|PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \inst|PC_stack[1][2]~feeder (
// Equation(s):
// \inst|PC_stack[1][2]~feeder_combout  = \inst|PC_stack[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \inst|PC_stack[1][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][2]~feeder_combout ),
	.asdata(\inst|PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \inst|PC_stack[0][2]~feeder (
// Equation(s):
// \inst|PC_stack[0][2]~feeder_combout  = \inst|PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \inst|PC_stack[0][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N51
cyclonev_lcell_comb \inst|IR[3]~0 (
// Equation(s):
// \inst|IR[3]~0_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( \inst|state.decode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.decode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|IR[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|IR[3]~0 .extended_lut = "off";
defparam \inst|IR[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|IR[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N44
dffeas \inst|IR[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[2] .is_wysiwyg = "true";
defparam \inst|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|IR [2])) # (\inst|state.ex_iload~q )) # (\inst|state.decode~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [2] & ( (!\inst|state.decode~q  & (!\inst|state.ex_iload~q  & (\inst|IR [2] & !\inst|state.ex_istore2~DUPLICATE_q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector9~0 .extended_lut = "off";
defparam \inst|Selector9~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N40
dffeas \inst|PC_stack[9][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N27
cyclonev_lcell_comb \inst|PC_stack[8][0]~feeder (
// Equation(s):
// \inst|PC_stack[8][0]~feeder_combout  = \inst|PC_stack[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N28
dffeas \inst|PC_stack[8][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \inst|PC_stack[7][0]~feeder (
// Equation(s):
// \inst|PC_stack[7][0]~feeder_combout  = \inst|PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N26
dffeas \inst|PC_stack[7][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][0]~feeder_combout ),
	.asdata(\inst|PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N39
cyclonev_lcell_comb \inst|PC_stack[6][0]~feeder (
// Equation(s):
// \inst|PC_stack[6][0]~feeder_combout  = \inst|PC_stack[7][0]~q 

	.dataa(!\inst|PC_stack[7][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N41
dffeas \inst|PC_stack[6][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][0]~feeder_combout ),
	.asdata(\inst|PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \inst|PC_stack[5][0]~feeder (
// Equation(s):
// \inst|PC_stack[5][0]~feeder_combout  = \inst|PC_stack[6][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N38
dffeas \inst|PC_stack[5][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][0]~feeder_combout ),
	.asdata(\inst|PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \inst|PC_stack[4][0]~feeder (
// Equation(s):
// \inst|PC_stack[4][0]~feeder_combout  = \inst|PC_stack[5][0]~q 

	.dataa(!\inst|PC_stack[5][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N17
dffeas \inst|PC_stack[4][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][0]~feeder_combout ),
	.asdata(\inst|PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N45
cyclonev_lcell_comb \inst|PC_stack[3][0]~feeder (
// Equation(s):
// \inst|PC_stack[3][0]~feeder_combout  = \inst|PC_stack[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N47
dffeas \inst|PC_stack[3][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][0]~feeder_combout ),
	.asdata(\inst|PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \inst|PC_stack[2][0]~feeder (
// Equation(s):
// \inst|PC_stack[2][0]~feeder_combout  = \inst|PC_stack[3][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N13
dffeas \inst|PC_stack[2][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][0]~feeder_combout ),
	.asdata(\inst|PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \inst|PC_stack[1][0]~feeder (
// Equation(s):
// \inst|PC_stack[1][0]~feeder_combout  = ( \inst|PC_stack[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N43
dffeas \inst|PC_stack[1][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][0]~feeder_combout ),
	.asdata(\inst|PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N3
cyclonev_lcell_comb \inst|PC_stack[0][0]~feeder (
// Equation(s):
// \inst|PC_stack[0][0]~feeder_combout  = \inst|PC_stack[1][0]~q 

	.dataa(!\inst|PC_stack[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N4
dffeas \inst|PC_stack[0][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ( \inst|IR [0] & ( ((!\inst|state.decode~q  & (!\inst|state.ex_istore2~DUPLICATE_q  & !\inst|state.ex_iload~q ))) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) # ( !\inst|IR [0] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|state.ex_iload~q ) # (\inst|state.ex_istore2~DUPLICATE_q )) # (\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector11~0 .extended_lut = "off";
defparam \inst|Selector11~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = ( \inst|Selector11~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~1_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) ) # ( !\inst|Selector11~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & ((\inst|Add0~1_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC_stack[0][0]~q ),
	.datad(!\inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector11~1 .extended_lut = "off";
defparam \inst|Selector11~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \inst|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N36
cyclonev_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state.init~feeder .extended_lut = "off";
defparam \inst|state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \inst|state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N38
dffeas \inst|state.init (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \inst|state~49 (
// Equation(s):
// \inst|state~49_combout  = ( \inst|state~38_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~49 .extended_lut = "off";
defparam \inst|state~49 .lut_mask = 64'h0000000044444444;
defparam \inst|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N35
dffeas \inst|state.ex_jpos (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~49_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jpos .is_wysiwyg = "true";
defparam \inst|state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N48
cyclonev_lcell_comb \inst|state~34 (
// Equation(s):
// \inst|state~34_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state.decode~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|state.decode~q ),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~34 .extended_lut = "off";
defparam \inst|state~34 .lut_mask = 64'h0C0C000000000000;
defparam \inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \inst|state~50 (
// Equation(s):
// \inst|state~50_combout  = ( \inst|state~34_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~50 .extended_lut = "off";
defparam \inst|state~50 .lut_mask = 64'h0000000022222222;
defparam \inst|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N32
dffeas \inst|state.ex_jzero (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jzero .is_wysiwyg = "true";
defparam \inst|state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N30
cyclonev_lcell_comb \inst|state~42 (
// Equation(s):
// \inst|state~42_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [11] & (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state.decode~q )) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|state.decode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~42 .extended_lut = "off";
defparam \inst|state~42 .lut_mask = 64'h0202020200000000;
defparam \inst|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \inst|state~51 (
// Equation(s):
// \inst|state~51_combout  = ( \inst|state~42_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~51 .extended_lut = "off";
defparam \inst|state~51 .lut_mask = 64'h0000000044444444;
defparam \inst|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N41
dffeas \inst|state.ex_jneg (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~51_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jneg .is_wysiwyg = "true";
defparam \inst|state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N6
cyclonev_lcell_comb \inst|state~44 (
// Equation(s):
// \inst|state~44_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [12] & 
// (\inst|altsyncram_component|auto_generated|q_a [11] & \inst|altsyncram_component|auto_generated|q_a [13]))) ) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~44 .extended_lut = "off";
defparam \inst|state~44 .lut_mask = 64'h0000000100000000;
defparam \inst|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N7
dffeas \inst|state.ex_loadi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi .is_wysiwyg = "true";
defparam \inst|state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N4
dffeas \inst|PC_stack[8][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y13_N40
dffeas \inst|PC_stack[9][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \inst|PC_stack[8][5]~feeder (
// Equation(s):
// \inst|PC_stack[8][5]~feeder_combout  = ( \inst|PC_stack[9][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N5
dffeas \inst|PC_stack[8][5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \inst|PC_stack[7][5]~feeder (
// Equation(s):
// \inst|PC_stack[7][5]~feeder_combout  = \inst|PC_stack[8][5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \inst|PC_stack[7][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][5]~feeder_combout ),
	.asdata(\inst|PC_stack[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \inst|PC_stack[6][5]~feeder (
// Equation(s):
// \inst|PC_stack[6][5]~feeder_combout  = ( \inst|PC_stack[7][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \inst|PC_stack[6][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][5]~feeder_combout ),
	.asdata(\inst|PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \inst|PC_stack[5][5]~feeder (
// Equation(s):
// \inst|PC_stack[5][5]~feeder_combout  = \inst|PC_stack[6][5]~q 

	.dataa(!\inst|PC_stack[6][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \inst|PC_stack[5][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][5]~feeder_combout ),
	.asdata(\inst|PC_stack[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \inst|PC_stack[4][5]~feeder (
// Equation(s):
// \inst|PC_stack[4][5]~feeder_combout  = \inst|PC_stack[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N8
dffeas \inst|PC_stack[4][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \inst|PC_stack[3][5]~feeder (
// Equation(s):
// \inst|PC_stack[3][5]~feeder_combout  = \inst|PC_stack[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \inst|PC_stack[3][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \inst|PC_stack[2][5]~feeder (
// Equation(s):
// \inst|PC_stack[2][5]~feeder_combout  = ( \inst|PC_stack[3][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N49
dffeas \inst|PC_stack[2][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][5]~feeder_combout ),
	.asdata(\inst|PC_stack[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N51
cyclonev_lcell_comb \inst|PC_stack[1][5]~feeder (
// Equation(s):
// \inst|PC_stack[1][5]~feeder_combout  = \inst|PC_stack[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N53
dffeas \inst|PC_stack[1][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][5]~feeder_combout ),
	.asdata(\inst|PC_stack[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \inst|PC_stack[0][5]~feeder (
// Equation(s):
// \inst|PC_stack[0][5]~feeder_combout  = \inst|PC_stack[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N1
dffeas \inst|PC_stack[0][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \inst14|Add0~13 (
// Equation(s):
// \inst14|Add0~13_sumout  = SUM(( \inst14|mem_addr [0] ) + ( VCC ) + ( !VCC ))
// \inst14|Add0~14  = CARRY(( \inst14|mem_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~13_sumout ),
	.cout(\inst14|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~13 .extended_lut = "off";
defparam \inst14|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \inst14|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N12
cyclonev_lcell_comb \inst3|TIMER_EN~1 (
// Equation(s):
// \inst3|TIMER_EN~1_combout  = ( !\inst|IR [2] & ( (\inst|IR [1] & !\inst|IR [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|TIMER_EN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN~1 .extended_lut = "off";
defparam \inst3|TIMER_EN~1 .lut_mask = 64'h0F000F0000000000;
defparam \inst3|TIMER_EN~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N7
dffeas \inst|PC[6]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~18  = CARRY(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N15
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))
// \inst|Add0~22  = CARRY(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(!\inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|PC[6]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~26  = CARRY(( \inst|PC[6]~DUPLICATE_q  ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N22
dffeas \inst|PC_stack[9][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \inst|PC_stack[8][7]~feeder (
// Equation(s):
// \inst|PC_stack[8][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(!\inst|PC_stack[9][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N34
dffeas \inst|PC_stack[8][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \inst|PC_stack[7][7]~feeder (
// Equation(s):
// \inst|PC_stack[7][7]~feeder_combout  = \inst|PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N32
dffeas \inst|PC_stack[7][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][7]~feeder_combout ),
	.asdata(\inst|PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \inst|PC_stack[6][7]~feeder (
// Equation(s):
// \inst|PC_stack[6][7]~feeder_combout  = \inst|PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N17
dffeas \inst|PC_stack[6][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][7]~feeder_combout ),
	.asdata(\inst|PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \inst|PC_stack[5][7]~feeder (
// Equation(s):
// \inst|PC_stack[5][7]~feeder_combout  = \inst|PC_stack[6][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N14
dffeas \inst|PC_stack[5][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][7]~feeder_combout ),
	.asdata(\inst|PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \inst|PC_stack[4][7]~feeder (
// Equation(s):
// \inst|PC_stack[4][7]~feeder_combout  = \inst|PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N5
dffeas \inst|PC_stack[4][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][7]~feeder_combout ),
	.asdata(\inst|PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \inst|PC_stack[3][7]~feeder (
// Equation(s):
// \inst|PC_stack[3][7]~feeder_combout  = \inst|PC_stack[4][7]~q 

	.dataa(!\inst|PC_stack[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N11
dffeas \inst|PC_stack[3][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][7]~feeder_combout ),
	.asdata(\inst|PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \inst|PC_stack[2][7]~feeder (
// Equation(s):
// \inst|PC_stack[2][7]~feeder_combout  = \inst|PC_stack[3][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \inst|PC_stack[2][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][7]~feeder_combout ),
	.asdata(\inst|PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \inst|PC_stack[1][7]~feeder (
// Equation(s):
// \inst|PC_stack[1][7]~feeder_combout  = \inst|PC_stack[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N8
dffeas \inst|PC_stack[1][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][7]~feeder_combout ),
	.asdata(\inst|PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N45
cyclonev_lcell_comb \inst|PC_stack[0][7]~feeder (
// Equation(s):
// \inst|PC_stack[0][7]~feeder_combout  = \inst|PC_stack[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N46
dffeas \inst|PC_stack[0][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][7]~feeder_combout ),
	.asdata(\inst|PC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N47
dffeas \inst|IR[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[7] .is_wysiwyg = "true";
defparam \inst|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ( \inst|state.ex_iload~q  & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst|state.ex_iload~q  & ( (!\inst|state.decode~q  & ((!\inst|state.ex_istore2~DUPLICATE_q  & ((\inst|IR [7]))) # 
// (\inst|state.ex_istore2~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [7])))) # (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|IR [7]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~0 .extended_lut = "off";
defparam \inst|Selector4~0 .lut_mask = 64'h3555355555555555;
defparam \inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N21
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~30  = CARRY(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = ( \inst|Add0~29_sumout  & ( (!\inst|state.ex_return~q  & (((\inst|Selector4~0_combout )) # (\inst|state.fetch~DUPLICATE_q ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) ) # ( !\inst|Add0~29_sumout  & ( 
// (!\inst|state.ex_return~q  & (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector4~0_combout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][7]~q ),
	.datad(!\inst|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~1 .extended_lut = "off";
defparam \inst|Selector4~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N10
dffeas \inst|PC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~34  = CARRY(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \inst|PC_stack[8][9]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N16
dffeas \inst|PC_stack[9][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \inst|PC_stack[8][9]~feeder (
// Equation(s):
// \inst|PC_stack[8][9]~feeder_combout  = ( \inst|PC_stack[9][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N47
dffeas \inst|PC_stack[8][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \inst|PC_stack[7][9]~feeder (
// Equation(s):
// \inst|PC_stack[7][9]~feeder_combout  = \inst|PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas \inst|PC_stack[7][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][9]~feeder_combout ),
	.asdata(\inst|PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \inst|PC_stack[6][9]~feeder (
// Equation(s):
// \inst|PC_stack[6][9]~feeder_combout  = \inst|PC_stack[7][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N59
dffeas \inst|PC_stack[6][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][9]~feeder_combout ),
	.asdata(\inst|PC_stack[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \inst|PC_stack[5][9]~feeder (
// Equation(s):
// \inst|PC_stack[5][9]~feeder_combout  = \inst|PC_stack[6][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N56
dffeas \inst|PC_stack[5][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][9]~feeder_combout ),
	.asdata(\inst|PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \inst|PC_stack[4][9]~feeder (
// Equation(s):
// \inst|PC_stack[4][9]~feeder_combout  = \inst|PC_stack[5][9]~q 

	.dataa(!\inst|PC_stack[5][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N41
dffeas \inst|PC_stack[4][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][9]~feeder_combout ),
	.asdata(\inst|PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \inst|PC_stack[3][9]~feeder (
// Equation(s):
// \inst|PC_stack[3][9]~feeder_combout  = \inst|PC_stack[4][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N16
dffeas \inst|PC_stack[3][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][9]~feeder_combout ),
	.asdata(\inst|PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \inst|PC_stack[2][9]~feeder (
// Equation(s):
// \inst|PC_stack[2][9]~feeder_combout  = ( \inst|PC_stack[3][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N38
dffeas \inst|PC_stack[2][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][9]~feeder_combout ),
	.asdata(\inst|PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \inst|PC_stack[1][9]~feeder (
// Equation(s):
// \inst|PC_stack[1][9]~feeder_combout  = \inst|PC_stack[2][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N49
dffeas \inst|PC_stack[0][9]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \inst|PC_stack[1][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][9]~feeder_combout ),
	.asdata(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \inst|PC_stack[0][9]~feeder (
// Equation(s):
// \inst|PC_stack[0][9]~feeder_combout  = \inst|PC_stack[1][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \inst|PC_stack[0][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N27
cyclonev_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.ex_istore2~DUPLICATE_q  & ((\inst|IR [9]))) # 
// (\inst|state.ex_istore2~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [9])))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~0 .extended_lut = "off";
defparam \inst|Selector2~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N27
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~38  = CARRY(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N45
cyclonev_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = ( \inst|Add0~37_sumout  & ( (!\inst|state.ex_return~q  & (((\inst|Selector2~0_combout )) # (\inst|state.fetch~DUPLICATE_q ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][9]~q )))) ) ) # ( !\inst|Add0~37_sumout  & ( 
// (!\inst|state.ex_return~q  & (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector2~0_combout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][9]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][9]~q ),
	.datad(!\inst|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~1 .extended_lut = "off";
defparam \inst|Selector2~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N47
dffeas \inst|PC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N39
cyclonev_lcell_comb \inst|next_mem_addr[9]~9 (
// Equation(s):
// \inst|next_mem_addr[9]~9_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [9])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [9])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & (\inst|IR [9]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [9])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|IR [9]),
	.datad(!\inst|PC [9]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[9]~9 .extended_lut = "off";
defparam \inst|next_mem_addr[9]~9 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N58
dffeas \inst|PC_stack[9][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \inst|PC_stack[8][10]~feeder (
// Equation(s):
// \inst|PC_stack[8][10]~feeder_combout  = \inst|PC_stack[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N34
dffeas \inst|PC_stack[8][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][10]~feeder_combout ),
	.asdata(\inst|PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \inst|PC_stack[7][10]~feeder (
// Equation(s):
// \inst|PC_stack[7][10]~feeder_combout  = ( \inst|PC_stack[8][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N41
dffeas \inst|PC_stack[7][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][10]~feeder_combout ),
	.asdata(\inst|PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \inst|PC_stack[6][10]~feeder (
// Equation(s):
// \inst|PC_stack[6][10]~feeder_combout  = \inst|PC_stack[7][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N31
dffeas \inst|PC_stack[6][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][10]~feeder_combout ),
	.asdata(\inst|PC_stack[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \inst|PC_stack[5][10]~feeder (
// Equation(s):
// \inst|PC_stack[5][10]~feeder_combout  = ( \inst|PC_stack[6][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N38
dffeas \inst|PC_stack[5][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][10]~feeder_combout ),
	.asdata(\inst|PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \inst|PC_stack[4][10]~feeder (
// Equation(s):
// \inst|PC_stack[4][10]~feeder_combout  = \inst|PC_stack[5][10]~q 

	.dataa(!\inst|PC_stack[5][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N47
dffeas \inst|PC_stack[4][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][10]~feeder_combout ),
	.asdata(\inst|PC_stack[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \inst|PC_stack[3][10]~feeder (
// Equation(s):
// \inst|PC_stack[3][10]~feeder_combout  = \inst|PC_stack[4][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N16
dffeas \inst|PC_stack[3][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \inst|PC_stack[2][10]~feeder (
// Equation(s):
// \inst|PC_stack[2][10]~feeder_combout  = ( \inst|PC_stack[3][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N56
dffeas \inst|PC_stack[1][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N43
dffeas \inst|PC_stack[2][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][10]~feeder_combout ),
	.asdata(\inst|PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N54
cyclonev_lcell_comb \inst|PC_stack[1][10]~feeder (
// Equation(s):
// \inst|PC_stack[1][10]~feeder_combout  = ( \inst|PC_stack[2][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N55
dffeas \inst|PC_stack[1][10]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N57
cyclonev_lcell_comb \inst|PC_stack[0][10]~feeder (
// Equation(s):
// \inst|PC_stack[0][10]~feeder_combout  = \inst|PC_stack[1][10]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N58
dffeas \inst|PC_stack[0][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][10]~feeder_combout ),
	.asdata(\inst|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( \inst|PC [10] ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (((\inst|state.decode~q ) # (\inst|IR [10])) # (\inst|state.ex_istore2~DUPLICATE_q )) # (\inst|state.ex_iload~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [10] & ( (!\inst|state.ex_iload~q  & (!\inst|state.ex_istore2~DUPLICATE_q  & (\inst|IR [10] & !\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~0 .extended_lut = "off";
defparam \inst|Selector1~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = ( \inst|Selector1~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~41_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) ) # ( !\inst|Selector1~0_combout  & 
// ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~41_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][10]~q ),
	.datad(!\inst|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~1 .extended_lut = "off";
defparam \inst|Selector1~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N43
dffeas \inst|PC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \inst|next_mem_addr[10]~10 (
// Equation(s):
// \inst|next_mem_addr[10]~10_combout  = ( \inst|IR [10] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [10])))) ) ) # ( !\inst|IR 
// [10] & ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [10])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [10])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC [10]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[10]~10 .extended_lut = "off";
defparam \inst|next_mem_addr[10]~10 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N37
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst14|mem_addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \inst14|mem_addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N49
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( \inst|state.init~q  & ( ((\inst|IO_WRITE_int~q  & ((!\inst|state.fetch~DUPLICATE_q ) # (\inst|state.decode~q )))) # (\inst|state~32_combout ) ) ) # ( !\inst|state.init~q  & ( ((\inst|state.decode~q  & \inst|IO_WRITE_int~q 
// )) # (\inst|state~32_combout ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state~32_combout ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h333F333F33BF33BF;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N2
dffeas \inst|IO_WRITE_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_WRITE_int .is_wysiwyg = "true";
defparam \inst|IO_WRITE_int .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N59
dffeas \inst|IR[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[5] .is_wysiwyg = "true";
defparam \inst|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N21
cyclonev_lcell_comb \inst3|BIT_I_EN~1 (
// Equation(s):
// \inst3|BIT_I_EN~1_combout  = ( \inst|IR [5] & ( (!\inst|IR [2] & \inst|IR [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [7]),
	.datae(gnd),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT_I_EN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BIT_I_EN~1 .extended_lut = "off";
defparam \inst3|BIT_I_EN~1 .lut_mask = 64'h0000000000F000F0;
defparam \inst3|BIT_I_EN~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \inst3|EXT_D_EN (
// Equation(s):
// \inst3|EXT_D_EN~combout  = ( \inst|Selector12~0_combout  & ( \inst3|BIT_I_EN~0_combout  & ( (\inst|IR [1] & (\inst3|BIT_I_EN~1_combout  & \inst|IR [0])) ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [1]),
	.datac(!\inst3|BIT_I_EN~1_combout ),
	.datad(!\inst|IR [0]),
	.datae(!\inst|Selector12~0_combout ),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|EXT_D_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|EXT_D_EN .extended_lut = "off";
defparam \inst3|EXT_D_EN .lut_mask = 64'h0000000000000003;
defparam \inst3|EXT_D_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \inst14|mem_data[3]~0 (
// Equation(s):
// \inst14|mem_data[3]~0_combout  = ( \inst3|EXT_D_EN~combout  & ( (!\inst14|wstate~q  & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|wstate~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|EXT_D_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|mem_data[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|mem_data[3]~0 .extended_lut = "off";
defparam \inst14|mem_data[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \inst14|mem_data[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N26
dffeas \inst14|wstate (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst14|mem_data[3]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|wstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|wstate .is_wysiwyg = "true";
defparam \inst14|wstate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \inst14|mw~0 (
// Equation(s):
// \inst14|mw~0_combout  = ( \inst3|EXT_D_EN~combout  & ( (!\inst14|wstate~q  & ((\inst14|mw~q ) # (\inst|IO_WRITE_int~q ))) ) ) # ( !\inst3|EXT_D_EN~combout  & ( (!\inst14|wstate~q  & \inst14|mw~q ) ) )

	.dataa(!\inst14|wstate~q ),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst14|mw~q ),
	.datae(gnd),
	.dataf(!\inst3|EXT_D_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|mw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|mw~0 .extended_lut = "off";
defparam \inst14|mw~0 .lut_mask = 64'h00AA00AA0AAA0AAA;
defparam \inst14|mw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N35
dffeas \inst14|mw (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|mw~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mw .is_wysiwyg = "true";
defparam \inst14|mw .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N57
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3] = ( \inst14|mw~q  & ( (!\inst14|mem_addr [13] & (\inst14|mem_addr [15] & !\inst14|mem_addr [14])) ) )

	.dataa(!\inst14|mem_addr [13]),
	.datab(gnd),
	.datac(!\inst14|mem_addr [15]),
	.datad(!\inst14|mem_addr [14]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode870w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 64'h000000000A000A00;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode870w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N3
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = ( !\inst14|mem_addr [14] & ( (\inst14|mem_addr [15] & !\inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [15]),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N39
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3] = ( !\inst14|mem_addr [14] & ( (!\inst14|mem_addr [13] & (!\inst14|mem_addr [15] & \inst14|mw~q )) ) )

	.dataa(!\inst14|mem_addr [13]),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(!\inst14|mw~q ),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 64'h0088008800000000;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N21
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout  = ( !\inst14|mem_addr [14] & ( (!\inst14|mem_addr [15] & !\inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 64'hCC00CC0000000000;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N9
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3] = ( \inst14|mw~q  & ( (!\inst14|mem_addr [14] & (!\inst14|mem_addr [15] & \inst14|mem_addr [13])) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [14]),
	.datac(!\inst14|mem_addr [15]),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode840w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 64'h0000000000C000C0;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode840w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N27
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout  = ( !\inst14|mem_addr [14] & ( (!\inst14|mem_addr [15] & \inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode860w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3] = ( \inst14|mw~q  & ( (!\inst14|mem_addr [15] & (\inst14|mem_addr [14] & \inst14|mem_addr [13])) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [14]),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode860w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode860w[3] .lut_mask = 64'h00000000000C000C;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode860w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N45
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout  = ( \inst14|mem_addr [14] & ( (!\inst14|mem_addr [15] & \inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 64'h0000000000CC00CC;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3] = ( \inst14|mw~q  & ( (!\inst14|mem_addr [15] & (\inst14|mem_addr [14] & !\inst14|mem_addr [13])) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [14]),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode850w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 64'h000000000C000C00;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode850w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout  = ( \inst14|mem_addr [14] & ( (!\inst14|mem_addr [13] & !\inst14|mem_addr [15]) ) )

	.dataa(!\inst14|mem_addr [13]),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N48
cyclonev_lcell_comb \IO_DATA[4]~18 (
// Equation(s):
// \IO_DATA[4]~18_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [0] & ( \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ( \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( \inst14|altsyncram_component|auto_generated|address_reg_a [0] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~18 .extended_lut = "off";
defparam \IO_DATA[4]~18 .lut_mask = 64'h5500330F55FF330F;
defparam \IO_DATA[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N0
cyclonev_lcell_comb \inst5|Add4~33 (
// Equation(s):
// \inst5|Add4~33_sumout  = SUM(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))
// \inst5|Add4~34  = CARRY(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~33_sumout ),
	.cout(\inst5|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~33 .extended_lut = "off";
defparam \inst5|Add4~33 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N16
dffeas \inst5|count_10Hz[5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N22
dffeas \inst5|count_10Hz[7]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N4
dffeas \inst5|count_10Hz[1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N10
dffeas \inst5|count_10Hz[3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N12
cyclonev_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = ( \inst5|count_10Hz[3]~DUPLICATE_q  & ( \inst5|count_10Hz [0] & ( (\inst5|count_10Hz [4] & (\inst5|count_10Hz [2] & \inst5|count_10Hz[1]~DUPLICATE_q )) ) ) )

	.dataa(!\inst5|count_10Hz [4]),
	.datab(!\inst5|count_10Hz [2]),
	.datac(!\inst5|count_10Hz[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst5|count_10Hz[3]~DUPLICATE_q ),
	.dataf(!\inst5|count_10Hz [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .extended_lut = "off";
defparam \inst5|LessThan4~0 .lut_mask = 64'h0000000000000101;
defparam \inst5|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N0
cyclonev_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = ( \inst5|count_10Hz[7]~DUPLICATE_q  & ( \inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz[7]~DUPLICATE_q  & ( \inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( 
// \inst5|count_10Hz[7]~DUPLICATE_q  & ( !\inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz[7]~DUPLICATE_q  & ( !\inst5|LessThan4~0_combout  & ( (\inst5|count_10Hz [8] & ((\inst5|count_10Hz [6]) # 
// (\inst5|count_10Hz[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst5|count_10Hz[5]~DUPLICATE_q ),
	.datab(!\inst5|count_10Hz [8]),
	.datac(!\inst5|count_10Hz [6]),
	.datad(gnd),
	.datae(!\inst5|count_10Hz[7]~DUPLICATE_q ),
	.dataf(!\inst5|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .extended_lut = "off";
defparam \inst5|LessThan4~1 .lut_mask = 64'h1313333333333333;
defparam \inst5|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N30
cyclonev_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = ( !\inst5|count_10Hz [9] & ( (!\inst5|count_10Hz [11] & (!\inst5|count_10Hz [10] & !\inst5|count_10Hz [12])) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [11]),
	.datac(!\inst5|count_10Hz [10]),
	.datad(!\inst5|count_10Hz [12]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .extended_lut = "off";
defparam \inst5|LessThan4~2 .lut_mask = 64'hC000C00000000000;
defparam \inst5|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N42
cyclonev_lcell_comb \inst5|Add4~1 (
// Equation(s):
// \inst5|Add4~1_sumout  = SUM(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))
// \inst5|Add4~2  = CARRY(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~1_sumout ),
	.cout(\inst5|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~1 .extended_lut = "off";
defparam \inst5|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N45
cyclonev_lcell_comb \inst5|Add4~61 (
// Equation(s):
// \inst5|Add4~61_sumout  = SUM(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))
// \inst5|Add4~62  = CARRY(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~61_sumout ),
	.cout(\inst5|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~61 .extended_lut = "off";
defparam \inst5|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N47
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N48
cyclonev_lcell_comb \inst5|Add4~65 (
// Equation(s):
// \inst5|Add4~65_sumout  = SUM(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~62  ))
// \inst5|Add4~66  = CARRY(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~65_sumout ),
	.cout(\inst5|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~65 .extended_lut = "off";
defparam \inst5|Add4~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N50
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N51
cyclonev_lcell_comb \inst5|Add4~69 (
// Equation(s):
// \inst5|Add4~69_sumout  = SUM(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~66  ))
// \inst5|Add4~70  = CARRY(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~66  ))

	.dataa(!\inst5|count_10Hz [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~69_sumout ),
	.cout(\inst5|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~69 .extended_lut = "off";
defparam \inst5|Add4~69 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N53
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N54
cyclonev_lcell_comb \inst5|Add4~73 (
// Equation(s):
// \inst5|Add4~73_sumout  = SUM(( \inst5|count_10Hz [18] ) + ( GND ) + ( \inst5|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~73 .extended_lut = "off";
defparam \inst5|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N56
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N33
cyclonev_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = ( \inst5|count_10Hz [15] & ( (\inst5|count_10Hz [17] & (\inst5|count_10Hz [16] & \inst5|count_10Hz [18])) ) )

	.dataa(!\inst5|count_10Hz [17]),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [16]),
	.datad(!\inst5|count_10Hz [18]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .extended_lut = "off";
defparam \inst5|LessThan4~3 .lut_mask = 64'h0000000000050005;
defparam \inst5|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N36
cyclonev_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = ( \inst5|LessThan4~3_combout  & ( ((\inst5|count_10Hz [13] & ((!\inst5|LessThan4~2_combout ) # (\inst5|LessThan4~1_combout )))) # (\inst5|count_10Hz [14]) ) )

	.dataa(!\inst5|LessThan4~1_combout ),
	.datab(!\inst5|LessThan4~2_combout ),
	.datac(!\inst5|count_10Hz [13]),
	.datad(!\inst5|count_10Hz [14]),
	.datae(gnd),
	.dataf(!\inst5|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .extended_lut = "off";
defparam \inst5|LessThan4~4 .lut_mask = 64'h000000000DFF0DFF;
defparam \inst5|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N2
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N3
cyclonev_lcell_comb \inst5|Add4~29 (
// Equation(s):
// \inst5|Add4~29_sumout  = SUM(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~34  ))
// \inst5|Add4~30  = CARRY(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~34  ))

	.dataa(!\inst5|count_10Hz [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~29_sumout ),
	.cout(\inst5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~29 .extended_lut = "off";
defparam \inst5|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N5
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N6
cyclonev_lcell_comb \inst5|Add4~37 (
// Equation(s):
// \inst5|Add4~37_sumout  = SUM(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~30  ))
// \inst5|Add4~38  = CARRY(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~37_sumout ),
	.cout(\inst5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~37 .extended_lut = "off";
defparam \inst5|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N7
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N9
cyclonev_lcell_comb \inst5|Add4~41 (
// Equation(s):
// \inst5|Add4~41_sumout  = SUM(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~38  ))
// \inst5|Add4~42  = CARRY(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~41_sumout ),
	.cout(\inst5|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~41 .extended_lut = "off";
defparam \inst5|Add4~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N11
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N12
cyclonev_lcell_comb \inst5|Add4~25 (
// Equation(s):
// \inst5|Add4~25_sumout  = SUM(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~42  ))
// \inst5|Add4~26  = CARRY(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~42  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~25_sumout ),
	.cout(\inst5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~25 .extended_lut = "off";
defparam \inst5|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N13
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N15
cyclonev_lcell_comb \inst5|Add4~17 (
// Equation(s):
// \inst5|Add4~17_sumout  = SUM(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~26  ))
// \inst5|Add4~18  = CARRY(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~17_sumout ),
	.cout(\inst5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~17 .extended_lut = "off";
defparam \inst5|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N17
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N18
cyclonev_lcell_comb \inst5|Add4~13 (
// Equation(s):
// \inst5|Add4~13_sumout  = SUM(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~18  ))
// \inst5|Add4~14  = CARRY(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~18  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~13_sumout ),
	.cout(\inst5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~13 .extended_lut = "off";
defparam \inst5|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N19
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N21
cyclonev_lcell_comb \inst5|Add4~21 (
// Equation(s):
// \inst5|Add4~21_sumout  = SUM(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))
// \inst5|Add4~22  = CARRY(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))

	.dataa(!\inst5|count_10Hz [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~21_sumout ),
	.cout(\inst5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~21 .extended_lut = "off";
defparam \inst5|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N23
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N24
cyclonev_lcell_comb \inst5|Add4~9 (
// Equation(s):
// \inst5|Add4~9_sumout  = SUM(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~22  ))
// \inst5|Add4~10  = CARRY(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~22  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~9_sumout ),
	.cout(\inst5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~9 .extended_lut = "off";
defparam \inst5|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N25
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N27
cyclonev_lcell_comb \inst5|Add4~53 (
// Equation(s):
// \inst5|Add4~53_sumout  = SUM(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))
// \inst5|Add4~54  = CARRY(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~53_sumout ),
	.cout(\inst5|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~53 .extended_lut = "off";
defparam \inst5|Add4~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N28
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N30
cyclonev_lcell_comb \inst5|Add4~57 (
// Equation(s):
// \inst5|Add4~57_sumout  = SUM(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~54  ))
// \inst5|Add4~58  = CARRY(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~54  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~57_sumout ),
	.cout(\inst5|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~57 .extended_lut = "off";
defparam \inst5|Add4~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N32
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N33
cyclonev_lcell_comb \inst5|Add4~45 (
// Equation(s):
// \inst5|Add4~45_sumout  = SUM(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~58  ))
// \inst5|Add4~46  = CARRY(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~58  ))

	.dataa(!\inst5|count_10Hz [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~45_sumout ),
	.cout(\inst5|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~45 .extended_lut = "off";
defparam \inst5|Add4~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N35
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N36
cyclonev_lcell_comb \inst5|Add4~49 (
// Equation(s):
// \inst5|Add4~49_sumout  = SUM(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~46  ))
// \inst5|Add4~50  = CARRY(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~49_sumout ),
	.cout(\inst5|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~49 .extended_lut = "off";
defparam \inst5|Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N38
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N39
cyclonev_lcell_comb \inst5|Add4~5 (
// Equation(s):
// \inst5|Add4~5_sumout  = SUM(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~50  ))
// \inst5|Add4~6  = CARRY(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~5_sumout ),
	.cout(\inst5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~5 .extended_lut = "off";
defparam \inst5|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N40
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N43
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N48
cyclonev_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = ( \inst5|clock_10Hz_int~q  & ( \inst5|count_10Hz [13] & ( (!\inst5|LessThan4~3_combout ) # ((!\inst5|count_10Hz [14] & (!\inst5|LessThan4~1_combout  & \inst5|LessThan4~2_combout ))) ) ) ) # ( !\inst5|clock_10Hz_int~q  & 
// ( \inst5|count_10Hz [13] & ( (\inst5|LessThan4~3_combout  & (((!\inst5|LessThan4~2_combout ) # (\inst5|LessThan4~1_combout )) # (\inst5|count_10Hz [14]))) ) ) ) # ( \inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz [13] & ( (!\inst5|count_10Hz [14]) # 
// (!\inst5|LessThan4~3_combout ) ) ) ) # ( !\inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz [13] & ( (\inst5|count_10Hz [14] & \inst5|LessThan4~3_combout ) ) ) )

	.dataa(!\inst5|count_10Hz [14]),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|LessThan4~3_combout ),
	.datad(!\inst5|LessThan4~2_combout ),
	.datae(!\inst5|clock_10Hz_int~q ),
	.dataf(!\inst5|count_10Hz [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_10Hz_int~0 .lut_mask = 64'h0505FAFA0F07F0F8;
defparam \inst5|clock_10Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N49
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N53
dffeas \inst5|clock_10Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_10Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \inst4|COUNT[0]~0 (
// Equation(s):
// \inst4|COUNT[0]~0_combout  = ( !\inst4|COUNT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|COUNT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|COUNT[0]~0 .extended_lut = "off";
defparam \inst4|COUNT[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst4|COUNT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N57
cyclonev_lcell_comb \inst3|TIMER_EN~0 (
// Equation(s):
// \inst3|TIMER_EN~0_combout  = ( !\inst|IR [7] & ( !\inst|IR [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|IR [5]),
	.datae(gnd),
	.dataf(!\inst|IR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|TIMER_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN~0 .extended_lut = "off";
defparam \inst3|TIMER_EN~0 .lut_mask = 64'hFF00FF0000000000;
defparam \inst3|TIMER_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N48
cyclonev_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = ( \inst|IO_WRITE_int~q  & ( \inst|Selector12~0_combout  & ( (!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]) # ((\inst3|BIT_I_EN~0_combout  & (\inst3|TIMER_EN~0_combout  & \inst3|TIMER_EN~1_combout ))) ) ) ) # ( 
// !\inst|IO_WRITE_int~q  & ( \inst|Selector12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst|Selector12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) ) # ( 
// !\inst|IO_WRITE_int~q  & ( !\inst|Selector12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datab(!\inst3|BIT_I_EN~0_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst3|TIMER_EN~1_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|process_0~0 .extended_lut = "off";
defparam \inst4|process_0~0 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \inst4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N47
dffeas \inst4|COUNT[0] (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0] .is_wysiwyg = "true";
defparam \inst4|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N0
cyclonev_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_sumout  = SUM(( \inst4|COUNT [1] ) + ( \inst4|COUNT [0] ) + ( !VCC ))
// \inst4|Add0~2  = CARRY(( \inst4|COUNT [1] ) + ( \inst4|COUNT [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [0]),
	.datac(gnd),
	.datad(!\inst4|COUNT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~1_sumout ),
	.cout(\inst4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~1 .extended_lut = "off";
defparam \inst4|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \inst4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N1
dffeas \inst4|COUNT[1] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1] .is_wysiwyg = "true";
defparam \inst4|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N3
cyclonev_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_sumout  = SUM(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))
// \inst4|Add0~6  = CARRY(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))

	.dataa(!\inst4|COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~5_sumout ),
	.cout(\inst4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~5 .extended_lut = "off";
defparam \inst4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N5
dffeas \inst4|COUNT[2] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2] .is_wysiwyg = "true";
defparam \inst4|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N6
cyclonev_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_sumout  = SUM(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))
// \inst4|Add0~10  = CARRY(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~9_sumout ),
	.cout(\inst4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~9 .extended_lut = "off";
defparam \inst4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N8
dffeas \inst4|COUNT[3] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[3] .is_wysiwyg = "true";
defparam \inst4|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N9
cyclonev_lcell_comb \inst4|Add0~13 (
// Equation(s):
// \inst4|Add0~13_sumout  = SUM(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))
// \inst4|Add0~14  = CARRY(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))

	.dataa(!\inst4|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~13_sumout ),
	.cout(\inst4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~13 .extended_lut = "off";
defparam \inst4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N10
dffeas \inst4|COUNT[4] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4] .is_wysiwyg = "true";
defparam \inst4|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N42
cyclonev_lcell_comb \inst4|IO_COUNT[4] (
// Equation(s):
// \inst4|IO_COUNT [4] = ( \inst4|COUNT [4] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [4]) ) ) # ( !\inst4|COUNT [4] & ( (\inst4|IO_COUNT [4] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [4]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[4] .extended_lut = "off";
defparam \inst4|IO_COUNT[4] .lut_mask = 64'h303030303F3F3F3F;
defparam \inst4|IO_COUNT[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \inst11~0 (
// Equation(s):
// \inst11~0_combout  = ( !\inst|IR [2] & ( (!\inst|IR [0] & !\inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [0]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11~0 .extended_lut = "off";
defparam \inst11~0 .lut_mask = 64'hF000F00000000000;
defparam \inst11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N18
cyclonev_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = LCELL(( \inst|Selector12~0_combout  & ( (!\inst|IR [1] & (\inst11~0_combout  & (\inst3|BIT_I_EN~0_combout  & \inst3|TIMER_EN~0_combout ))) ) ))

	.dataa(!\inst|IR [1]),
	.datab(!\inst11~0_combout ),
	.datac(!\inst3|BIT_I_EN~0_combout ),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst11.extended_lut = "off";
defparam inst11.lut_mask = 64'h0000000000020002;
defparam inst11.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y11_N17
dffeas \inst7|B_DI[4] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[4] .is_wysiwyg = "true";
defparam \inst7|B_DI[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N12
cyclonev_lcell_comb \IO_DATA[4]~16 (
// Equation(s):
// \IO_DATA[4]~16_combout  = ( \inst|AC [4] & ( \inst3|TIMER_EN~combout  & ( (!\inst14|data_word~0_combout  & ((\inst|IO_WRITE_int~q ) # (\inst7|B_DI [4]))) ) ) ) # ( !\inst|AC [4] & ( \inst3|TIMER_EN~combout  & ( (\inst7|B_DI [4] & (!\inst|IO_WRITE_int~q  & 
// !\inst14|data_word~0_combout )) ) ) ) # ( \inst|AC [4] & ( !\inst3|TIMER_EN~combout  & ( (!\inst14|data_word~0_combout  & ((\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [4]))) ) ) ) # ( !\inst|AC [4] & ( !\inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [4] & 
// (!\inst|IO_WRITE_int~q  & !\inst14|data_word~0_combout )) ) ) )

	.dataa(!\inst4|IO_COUNT [4]),
	.datab(!\inst7|B_DI [4]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst14|data_word~0_combout ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~16 .extended_lut = "off";
defparam \IO_DATA[4]~16 .lut_mask = 64'h50005F0030003F00;
defparam \IO_DATA[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N27
cyclonev_lcell_comb \IO_DATA[4]~19 (
// Equation(s):
// \IO_DATA[4]~19_combout  = ( \IO_DATA[4]~17_combout  & ( \IO_DATA[4]~16_combout  ) ) # ( !\IO_DATA[4]~17_combout  & ( \IO_DATA[4]~16_combout  ) ) # ( \IO_DATA[4]~17_combout  & ( !\IO_DATA[4]~16_combout  & ( (\inst14|data_word~0_combout  & 
// ((\IO_DATA[4]~18_combout ) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\IO_DATA[4]~17_combout  & ( !\IO_DATA[4]~16_combout  & ( (\inst14|data_word~0_combout  & (!\inst14|altsyncram_component|auto_generated|address_reg_a 
// [2] & \IO_DATA[4]~18_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[4]~18_combout ),
	.datae(!\IO_DATA[4]~17_combout ),
	.dataf(!\IO_DATA[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~19 .extended_lut = "off";
defparam \IO_DATA[4]~19 .lut_mask = 64'h00300333FFFFFFFF;
defparam \IO_DATA[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N5
dffeas \inst14|mem_data[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[4]~19_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[4] .is_wysiwyg = "true";
defparam \inst14|mem_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N33
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode890w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3] = ( \inst14|mw~q  & ( (!\inst14|mem_addr [13] & (\inst14|mem_addr [15] & \inst14|mem_addr [14])) ) )

	.dataa(!\inst14|mem_addr [13]),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode890w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode890w[3] .lut_mask = 64'h0000000002020202;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode890w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = ( \inst14|mem_addr [14] & ( (\inst14|mem_addr [15] & !\inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 64'h0000000030303030;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode900w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3] = ( \inst14|mw~q  & ( (\inst14|mem_addr [15] & (\inst14|mem_addr [14] & \inst14|mem_addr [13])) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [14]),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode900w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode900w[3] .lut_mask = 64'h0000000000030003;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode900w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = ( \inst14|mem_addr [14] & ( (\inst14|mem_addr [15] & \inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 64'h0000000003030303;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N30
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|decode3|w_anode880w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3] = ( \inst14|mw~q  & ( (\inst14|mem_addr [15] & (\inst14|mem_addr [13] & !\inst14|mem_addr [14])) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(!\inst14|mem_addr [13]),
	.datad(!\inst14|mem_addr [14]),
	.datae(gnd),
	.dataf(!\inst14|mw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode880w[3] .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode880w[3] .lut_mask = 64'h0000000003000300;
defparam \inst14|altsyncram_component|auto_generated|decode3|w_anode880w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N15
cyclonev_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = ( !\inst14|mem_addr [14] & ( (\inst14|mem_addr [15] & \inst14|mem_addr [13]) ) )

	.dataa(gnd),
	.datab(!\inst14|mem_addr [15]),
	.datac(gnd),
	.datad(!\inst14|mem_addr [13]),
	.datae(gnd),
	.dataf(!\inst14|mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .extended_lut = "off";
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 64'h0033003300000000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [4]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N0
cyclonev_lcell_comb \IO_DATA[4]~17 (
// Equation(s):
// \IO_DATA[4]~17_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~17 .extended_lut = "off";
defparam \IO_DATA[4]~17 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \IO_DATA[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \IO_DATA[4]~66 (
// Equation(s):
// \IO_DATA[4]~66_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IO_DATA[4]~17_combout  & \inst14|data_word~0_combout ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\inst14|data_word~0_combout  
// & \IO_DATA[4]~18_combout ) ) )

	.dataa(gnd),
	.datab(!\IO_DATA[4]~17_combout ),
	.datac(!\inst14|data_word~0_combout ),
	.datad(!\IO_DATA[4]~18_combout ),
	.datae(gnd),
	.dataf(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~66 .extended_lut = "off";
defparam \IO_DATA[4]~66 .lut_mask = 64'h000F000F03030303;
defparam \IO_DATA[4]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N15
cyclonev_lcell_comb \inst|Selector29~1 (
// Equation(s):
// \inst|Selector29~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|altsyncram_component|auto_generated|q_a [15] & (!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state.decode~q )) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|state.decode~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~1 .extended_lut = "off";
defparam \inst|Selector29~1 .lut_mask = 64'h0000000000C000C0;
defparam \inst|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \inst|state~37 (
// Equation(s):
// \inst|state~37_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|Selector29~1_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst|Selector29~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~37 .extended_lut = "off";
defparam \inst|state~37 .lut_mask = 64'h0101010101010101;
defparam \inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N16
dffeas \inst|state.ex_addi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~37_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_addi .is_wysiwyg = "true";
defparam \inst|state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N27
cyclonev_lcell_comb \inst|state~36 (
// Equation(s):
// \inst|state~36_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|state~34_combout  & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~34_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~36 .extended_lut = "off";
defparam \inst|state~36 .lut_mask = 64'h000F000F00000000;
defparam \inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N28
dffeas \inst|state.ex_sub (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~36_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub .is_wysiwyg = "true";
defparam \inst|state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N54
cyclonev_lcell_comb \inst|state~39 (
// Equation(s):
// \inst|state~39_combout  = ( \inst|Selector29~0_combout  & ( \inst|state~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~39 .extended_lut = "off";
defparam \inst|state~39 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N55
dffeas \inst|state.ex_add (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~39_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_add .is_wysiwyg = "true";
defparam \inst|state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N45
cyclonev_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_addi~q  & !\inst|state.ex_sub~q ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~0 .extended_lut = "off";
defparam \inst|WideOr3~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N54
cyclonev_lcell_comb \inst|Add1~69 (
// Equation(s):
// \inst|Add1~69_combout  = ( \inst|IR [1] & ( \inst|state.ex_add~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst|state.ex_addi~q ) # (\inst|state.ex_sub~q ))) # (\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|state.ex_sub~q 
// )) ) ) ) # ( !\inst|IR [1] & ( \inst|state.ex_add~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & (\inst|state.ex_sub~q )) # (\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|state.ex_sub~q  & !\inst|state.ex_addi~q )) ) ) ) # ( 
// \inst|IR [1] & ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\inst|IR [1] & ( !\inst|state.ex_add~q  & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & \inst|state.ex_sub~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~69 .extended_lut = "off";
defparam \inst|Add1~69 .lut_mask = 64'h0C0C0CFC3C0C3CFC;
defparam \inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N36
cyclonev_lcell_comb \inst|Add1~64 (
// Equation(s):
// \inst|Add1~64_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [0]))) # (\inst|state.ex_addi~q  & (\inst|IR [0])))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [0])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (\inst|IR [0] & ((\inst|state.ex_addi~q )))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|IR [0]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~64 .extended_lut = "off";
defparam \inst|Add1~64 .lut_mask = 64'h507250725A725A72;
defparam \inst|Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \inst|Add1~67 (
// Equation(s):
// \inst|Add1~67_cout  = CARRY(( \inst|state.ex_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\inst|state.ex_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|Add1~67_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~67 .extended_lut = "off";
defparam \inst|Add1~67 .lut_mask = 64'h0000000000005555;
defparam \inst|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))
// \inst|Add1~2  = CARRY(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|AC [0]),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~64_combout ),
	.datag(gnd),
	.cin(\inst|Add1~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FF0000001333;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~2  ))
// \inst|Add1~6  = CARRY(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~2  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~69_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N42
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( !\inst|WideOr3~0_combout  & ( \inst|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \inst4|IO_COUNT[1] (
// Equation(s):
// \inst4|IO_COUNT [1] = ( \inst4|COUNT [1] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [1]) ) ) # ( !\inst4|COUNT [1] & ( (\inst4|IO_COUNT [1] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [1]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[1] .extended_lut = "off";
defparam \inst4|IO_COUNT[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst4|IO_COUNT[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \inst7|B_DI[1]~feeder (
// Equation(s):
// \inst7|B_DI[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|B_DI[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|B_DI[1]~feeder .extended_lut = "off";
defparam \inst7|B_DI[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst7|B_DI[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N56
dffeas \inst7|B_DI[1] (
	.clk(\inst11~combout ),
	.d(\inst7|B_DI[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[1] .is_wysiwyg = "true";
defparam \inst7|B_DI[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \IO_DATA[1]~6 (
// Equation(s):
// \IO_DATA[1]~6_combout  = ( !\inst14|data_word~0_combout  & ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [1])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [1]))) ) ) ) # ( !\inst14|data_word~0_combout  & ( !\inst3|TIMER_EN~combout  & ( 
// (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [1])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [1]))) ) ) )

	.dataa(!\inst4|IO_COUNT [1]),
	.datab(!\inst7|B_DI [1]),
	.datac(!\inst|AC [1]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~6 .extended_lut = "off";
defparam \IO_DATA[1]~6 .lut_mask = 64'h550F0000330F0000;
defparam \IO_DATA[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N23
dffeas \inst|IR[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[4] .is_wysiwyg = "true";
defparam \inst|IR[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N12
cyclonev_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_sumout  = SUM(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))
// \inst4|Add0~18  = CARRY(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~17_sumout ),
	.cout(\inst4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~17 .extended_lut = "off";
defparam \inst4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N14
dffeas \inst4|COUNT[5] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5] .is_wysiwyg = "true";
defparam \inst4|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N15
cyclonev_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_sumout  = SUM(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))
// \inst4|Add0~22  = CARRY(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~21_sumout ),
	.cout(\inst4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~21 .extended_lut = "off";
defparam \inst4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N16
dffeas \inst4|COUNT[6] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6] .is_wysiwyg = "true";
defparam \inst4|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N18
cyclonev_lcell_comb \inst4|Add0~25 (
// Equation(s):
// \inst4|Add0~25_sumout  = SUM(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))
// \inst4|Add0~26  = CARRY(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~25_sumout ),
	.cout(\inst4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~25 .extended_lut = "off";
defparam \inst4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N20
dffeas \inst4|COUNT[7] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7] .is_wysiwyg = "true";
defparam \inst4|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N21
cyclonev_lcell_comb \inst4|Add0~29 (
// Equation(s):
// \inst4|Add0~29_sumout  = SUM(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))
// \inst4|Add0~30  = CARRY(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))

	.dataa(!\inst4|COUNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~29_sumout ),
	.cout(\inst4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~29 .extended_lut = "off";
defparam \inst4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N23
dffeas \inst4|COUNT[8] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[8] .is_wysiwyg = "true";
defparam \inst4|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \inst4|IO_COUNT[8] (
// Equation(s):
// \inst4|IO_COUNT [8] = ( \inst4|COUNT [8] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [8]) ) ) # ( !\inst4|COUNT [8] & ( (\inst4|IO_COUNT [8] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [8]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[8] .extended_lut = "off";
defparam \inst4|IO_COUNT[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst4|IO_COUNT[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y12_N37
dffeas \inst7|B_DI[8] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[8] .is_wysiwyg = "true";
defparam \inst7|B_DI[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \IO_DATA[8]~32 (
// Equation(s):
// \IO_DATA[8]~32_combout  = ( !\inst14|data_word~0_combout  & ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst7|B_DI [8]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [8])) ) ) ) # ( !\inst14|data_word~0_combout  & ( !\inst3|TIMER_EN~combout  & ( 
// (!\inst|IO_WRITE_int~q  & ((\inst4|IO_COUNT [8]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [8])) ) ) )

	.dataa(!\inst|AC [8]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst4|IO_COUNT [8]),
	.datad(!\inst7|B_DI [8]),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~32 .extended_lut = "off";
defparam \IO_DATA[8]~32 .lut_mask = 64'h1D1D000011DD0000;
defparam \IO_DATA[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N17
dffeas \inst|IR[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[8] .is_wysiwyg = "true";
defparam \inst|IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N42
cyclonev_lcell_comb \inst|Add1~76 (
// Equation(s):
// \inst|Add1~76_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [8]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [8])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\inst|IR [8]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~76 .extended_lut = "off";
defparam \inst|Add1~76 .lut_mask = 64'h04370437F0F0F0F0;
defparam \inst|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N36
cyclonev_lcell_comb \inst|Add1~75 (
// Equation(s):
// \inst|Add1~75_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [7]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [7])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|IR [7]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~75 .extended_lut = "off";
defparam \inst|Add1~75 .lut_mask = 64'h101F101FCCCCCCCC;
defparam \inst|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N6
cyclonev_lcell_comb \IO_DATA[7]~29 (
// Equation(s):
// \IO_DATA[7]~29_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~29 .extended_lut = "off";
defparam \IO_DATA[7]~29 .lut_mask = 64'h02138A9B4657CEDF;
defparam \IO_DATA[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y14_N58
dffeas \inst7|B_DI[7] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[7] .is_wysiwyg = "true";
defparam \inst7|B_DI[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N0
cyclonev_lcell_comb \inst4|IO_COUNT[7] (
// Equation(s):
// \inst4|IO_COUNT [7] = ( \inst4|COUNT [7] & ( (\inst4|IO_COUNT [7]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [7] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [7]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[7] .extended_lut = "off";
defparam \inst4|IO_COUNT[7] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \inst4|IO_COUNT[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N18
cyclonev_lcell_comb \IO_DATA[7]~28 (
// Equation(s):
// \IO_DATA[7]~28_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst|AC [7] & !\inst14|data_word~0_combout ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst7|B_DI [7] & !\inst14|data_word~0_combout ) ) ) ) # ( 
// \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst|AC [7] & !\inst14|data_word~0_combout ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [7] & !\inst14|data_word~0_combout ) ) ) )

	.dataa(!\inst|AC [7]),
	.datab(!\inst7|B_DI [7]),
	.datac(!\inst4|IO_COUNT [7]),
	.datad(!\inst14|data_word~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~28 .extended_lut = "off";
defparam \IO_DATA[7]~28 .lut_mask = 64'h0F00550033005500;
defparam \IO_DATA[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N21
cyclonev_lcell_comb \IO_DATA[7]~31 (
// Equation(s):
// \IO_DATA[7]~31_combout  = ( \IO_DATA[7]~28_combout  ) # ( !\IO_DATA[7]~28_combout  & ( (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\IO_DATA[7]~30_combout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\IO_DATA[7]~29_combout ))))) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IO_DATA[7]~30_combout ),
	.datad(!\IO_DATA[7]~29_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~31 .extended_lut = "off";
defparam \IO_DATA[7]~31 .lut_mask = 64'h04150415FFFFFFFF;
defparam \IO_DATA[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N32
dffeas \inst14|mem_data[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[7]~31_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[7] .is_wysiwyg = "true";
defparam \inst14|mem_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [7]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \IO_DATA[7]~30 (
// Equation(s):
// \IO_DATA[7]~30_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~30 .extended_lut = "off";
defparam \IO_DATA[7]~30 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \IO_DATA[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N3
cyclonev_lcell_comb \IO_DATA[7]~71 (
// Equation(s):
// \IO_DATA[7]~71_combout  = ( \IO_DATA[7]~29_combout  & ( (\inst14|data_word~0_combout  & ((\IO_DATA[7]~30_combout ) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) # ( !\IO_DATA[7]~29_combout  & ( (\inst14|data_word~0_combout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \IO_DATA[7]~30_combout )) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[7]~30_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~71 .extended_lut = "off";
defparam \IO_DATA[7]~71 .lut_mask = 64'h0030003003330333;
defparam \IO_DATA[7]~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N39
cyclonev_lcell_comb \IO_DATA[3]~14 (
// Equation(s):
// \IO_DATA[3]~14_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout  & !\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # (\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~14 .extended_lut = "off";
defparam \IO_DATA[3]~14 .lut_mask = 64'h2700275527AA27FF;
defparam \IO_DATA[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \inst4|IO_COUNT[3] (
// Equation(s):
// \inst4|IO_COUNT [3] = ( \inst4|COUNT [3] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [3]) ) ) # ( !\inst4|COUNT [3] & ( (\inst4|IO_COUNT [3] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [3]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[3] .extended_lut = "off";
defparam \inst4|IO_COUNT[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst4|IO_COUNT[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y11_N58
dffeas \inst7|B_DI[3] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[3] .is_wysiwyg = "true";
defparam \inst7|B_DI[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N39
cyclonev_lcell_comb \IO_DATA[3]~12 (
// Equation(s):
// \IO_DATA[3]~12_combout  = ( \inst|AC [3] & ( \inst7|B_DI [3] & ( (!\inst14|data_word~0_combout  & (((\inst4|IO_COUNT [3]) # (\inst|IO_WRITE_int~q )) # (\inst3|TIMER_EN~combout ))) ) ) ) # ( !\inst|AC [3] & ( \inst7|B_DI [3] & ( 
// (!\inst14|data_word~0_combout  & (!\inst|IO_WRITE_int~q  & ((\inst4|IO_COUNT [3]) # (\inst3|TIMER_EN~combout )))) ) ) ) # ( \inst|AC [3] & ( !\inst7|B_DI [3] & ( (!\inst14|data_word~0_combout  & (((!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [3])) # 
// (\inst|IO_WRITE_int~q ))) ) ) ) # ( !\inst|AC [3] & ( !\inst7|B_DI [3] & ( (!\inst14|data_word~0_combout  & (!\inst3|TIMER_EN~combout  & (!\inst|IO_WRITE_int~q  & \inst4|IO_COUNT [3]))) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst4|IO_COUNT [3]),
	.datae(!\inst|AC [3]),
	.dataf(!\inst7|B_DI [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~12 .extended_lut = "off";
defparam \IO_DATA[3]~12 .lut_mask = 64'h00800A8A20A02AAA;
defparam \IO_DATA[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N12
cyclonev_lcell_comb \IO_DATA[3]~15 (
// Equation(s):
// \IO_DATA[3]~15_combout  = ( \IO_DATA[3]~14_combout  & ( \IO_DATA[3]~12_combout  ) ) # ( !\IO_DATA[3]~14_combout  & ( \IO_DATA[3]~12_combout  ) ) # ( \IO_DATA[3]~14_combout  & ( !\IO_DATA[3]~12_combout  & ( (\inst14|data_word~0_combout  & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[3]~13_combout ))) ) ) ) # ( !\IO_DATA[3]~14_combout  & ( !\IO_DATA[3]~12_combout  & ( (\inst14|data_word~0_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a 
// [2] & \IO_DATA[3]~13_combout )) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IO_DATA[3]~13_combout ),
	.datad(gnd),
	.datae(!\IO_DATA[3]~14_combout ),
	.dataf(!\IO_DATA[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~15 .extended_lut = "off";
defparam \IO_DATA[3]~15 .lut_mask = 64'h01014545FFFFFFFF;
defparam \IO_DATA[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N35
dffeas \inst14|mem_data[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[3]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[3] .is_wysiwyg = "true";
defparam \inst14|mem_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [3]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \IO_DATA[3]~13 (
// Equation(s):
// \IO_DATA[3]~13_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~13 .extended_lut = "off";
defparam \IO_DATA[3]~13 .lut_mask = 64'h04268CAE15379DBF;
defparam \IO_DATA[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N15
cyclonev_lcell_comb \IO_DATA[3]~65 (
// Equation(s):
// \IO_DATA[3]~65_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\inst14|data_word~0_combout  & \IO_DATA[3]~13_combout ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\inst14|data_word~0_combout  
// & \IO_DATA[3]~14_combout ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(gnd),
	.datac(!\IO_DATA[3]~13_combout ),
	.datad(!\IO_DATA[3]~14_combout ),
	.datae(gnd),
	.dataf(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~65 .extended_lut = "off";
defparam \IO_DATA[3]~65 .lut_mask = 64'h0055005505050505;
defparam \IO_DATA[3]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \inst|Add1~71 (
// Equation(s):
// \inst|Add1~71_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [3]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [3])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~71 .extended_lut = "off";
defparam \inst|Add1~71 .lut_mask = 64'h04370437F0F0F0F0;
defparam \inst|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \inst|Add1~70 (
// Equation(s):
// \inst|Add1~70_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [2]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( ((\inst|state.ex_addi~q  & \inst|IR [2])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~70 .extended_lut = "off";
defparam \inst|Add1~70 .lut_mask = 64'h0F3F0F3F40704070;
defparam \inst|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( \inst|Add1~70_combout  ) + ( (\inst|AC [2] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~6  ))
// \inst|Add1~10  = CARRY(( \inst|Add1~70_combout  ) + ( (\inst|AC [2] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~6  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~70_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( \inst|Add1~71_combout  ) + ( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~10  ))
// \inst|Add1~14  = CARRY(( \inst|Add1~71_combout  ) + ( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~10  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~71_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \inst|state~41 (
// Equation(s):
// \inst|state~41_combout  = (!\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|Selector29~1_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|Selector29~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~41 .extended_lut = "off";
defparam \inst|state~41 .lut_mask = 64'h0022002200220022;
defparam \inst|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N49
dffeas \inst|state.ex_and (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~41_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and .is_wysiwyg = "true";
defparam \inst|state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \inst|state~40 (
// Equation(s):
// \inst|state~40_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~38_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|state~38_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~40 .extended_lut = "off";
defparam \inst|state~40 .lut_mask = 64'h1111111100000000;
defparam \inst|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N22
dffeas \inst|state.ex_xor (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~40_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_xor .is_wysiwyg = "true";
defparam \inst|state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \inst|state~43 (
// Equation(s):
// \inst|state~43_combout  = ( \inst|state~42_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~43 .extended_lut = "off";
defparam \inst|state~43 .lut_mask = 64'h0000000022222222;
defparam \inst|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N53
dffeas \inst|state.ex_or (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_or .is_wysiwyg = "true";
defparam \inst|state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = ( \inst|AC [9] & ( ((\inst|state.ex_loadi~q  & \inst|IR [9])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [9] & ( (\inst|state.ex_loadi~q  & \inst|IR [9]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(gnd),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~1 .extended_lut = "off";
defparam \inst|Selector18~1 .lut_mask = 64'h0055005533773377;
defparam \inst|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N57
cyclonev_lcell_comb \inst|Selector29~2 (
// Equation(s):
// \inst|Selector29~2_combout  = ( \inst|state.ex_iload~q  ) # ( !\inst|state.ex_iload~q  & ( (\inst|Selector29~1_combout  & \inst|Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector29~1_combout ),
	.datad(!\inst|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~2 .extended_lut = "off";
defparam \inst|Selector29~2 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \inst|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N59
dffeas \inst|state.ex_load (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector29~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_load .is_wysiwyg = "true";
defparam \inst|state.ex_load .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N51
cyclonev_lcell_comb \inst|WideOr3~1 (
// Equation(s):
// \inst|WideOr3~1_combout  = ( !\inst|state.ex_load~q  & ( !\inst|state.ex_or~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~1 .extended_lut = "off";
defparam \inst|WideOr3~1 .lut_mask = 64'hFF00FF0000000000;
defparam \inst|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector18~1_combout  & ((!\inst|AC [9] & ((!\inst|state.ex_xor~q ))) # (\inst|AC [9] & (!\inst|state.ex_and~q )))) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector18~1_combout  & ((!\inst|AC [9]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( !\inst|WideOr3~1_combout  & 
// ( (!\inst|Selector18~1_combout  & ((!\inst|AC [9]) # (!\inst|state.ex_xor~q ))) ) ) )

	.dataa(!\inst|AC [9]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|Selector18~1_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~2 .extended_lut = "off";
defparam \inst|Selector18~2 .lut_mask = 64'hFA000000FA00E400;
defparam \inst|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~20 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~20_combout  = ( \inst|AC [7] & ( (\inst|IR [4] & (\inst|IR [1] & ((!\inst|IR [0]) # (\inst|AC [8])))) ) ) # ( !\inst|AC [7] & ( (\inst|IR [0] & (\inst|IR [4] & (\inst|AC [8] & \inst|IR [1]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .lut_mask = 64'h0001000100230023;
defparam \inst|shifter|auto_generated|sbit_w[37]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~19 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~19_combout  = ( !\inst|IR [1] & ( \inst|AC [5] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6]))) ) ) ) # ( !\inst|IR [1] & ( !\inst|AC [5] & ( (\inst|IR [0] & ((!\inst|IR 
// [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6])))) ) ) )

	.dataa(!\inst|AC [6]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [4]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .lut_mask = 64'h010D0000F1FD0000;
defparam \inst|shifter|auto_generated|sbit_w[37]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~21 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~21_combout  = ( \inst|AC [2] & ( (!\inst|IR [4] & (\inst|IR [1] & ((\inst|AC [3]) # (\inst|IR [0])))) ) ) # ( !\inst|AC [2] & ( (!\inst|IR [0] & (!\inst|IR [4] & (\inst|AC [3] & \inst|IR [1]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .lut_mask = 64'h00080008004C004C;
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[57]~22 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[57]~22_combout  = ( !\inst|IR [4] & ( (\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[37]~21_combout ) # (\inst|shifter|auto_generated|sbit_w[37]~19_combout )) # 
// (\inst|shifter|auto_generated|sbit_w[37]~20_combout ))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .lut_mask = 64'h007F007F00000000;
defparam \inst|shifter|auto_generated|sbit_w[57]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = ( \inst|IR [3] & ( \inst|state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~5 .extended_lut = "off";
defparam \inst|Selector19~5 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[32]~11 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[32]~11_combout  = ( !\inst|IR [1] & ( (!\inst|IR [0] & (((\inst|AC [0])))) # (\inst|IR [0] & (\inst|IR [4] & (\inst|AC [1]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [1]),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .lut_mask = 64'h01AB01AB00000000;
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[22]~2_combout  = ( \inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [5]))) ) ) # ( !\inst|AC [7] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & (\inst|AC 
// [5] & (!\inst|IR [4]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [5]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [6]),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[18]~8_combout  = ( \inst|AC [1] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [3])))) ) ) # ( !\inst|AC [1] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & (\inst|IR 
// [4] & (\inst|AC [3]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[36]~9 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[36]~9_combout  = ( \inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[20]~7_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[20]~7_combout )))) # (\inst|IR [1] & (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N6
cyclonev_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [4] & (((!\inst|IR [2])) # (\inst|shifter|auto_generated|sbit_w[32]~11_combout ))) # (\inst|IR [4] & (((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[32]~11_combout  & ((\inst|IR [2])))) # (\inst|IR [4] & (((\inst|AC [15])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~0 .extended_lut = "off";
defparam \inst|Selector15~0 .lut_mask = 64'h05330533F533F533;
defparam \inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \inst|Add1~80 (
// Equation(s):
// \inst|Add1~80_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [12])))) # 
// (\inst|state.ex_addi~q  & (\inst|IR [10])) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~80 .extended_lut = "off";
defparam \inst|Add1~80 .lut_mask = 64'h05350535FF00FF00;
defparam \inst|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N9
cyclonev_lcell_comb \inst|Add1~79 (
// Equation(s):
// \inst|Add1~79_combout  = ( \inst|IR [10] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [11])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [11])))) ) ) # ( !\inst|IR [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [11] & (((\inst|state.ex_sub~q )))) # (\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|state.ex_addi~q  & 
// (\inst|state.ex_add~q  & !\inst|state.ex_sub~q ))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|state.ex_sub~q ),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~79 .extended_lut = "off";
defparam \inst|Add1~79 .lut_mask = 64'h02F002F057F057F0;
defparam \inst|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \inst|Add1~78 (
// Equation(s):
// \inst|Add1~78_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_addi~q  & ((\inst|IR [10])))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [10])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~78 .extended_lut = "off";
defparam \inst|Add1~78 .lut_mask = 64'h30743074387C387C;
defparam \inst|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N24
cyclonev_lcell_comb \inst4|Add0~33 (
// Equation(s):
// \inst4|Add0~33_sumout  = SUM(( \inst4|COUNT [9] ) + ( GND ) + ( \inst4|Add0~30  ))
// \inst4|Add0~34  = CARRY(( \inst4|COUNT [9] ) + ( GND ) + ( \inst4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~33_sumout ),
	.cout(\inst4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~33 .extended_lut = "off";
defparam \inst4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N26
dffeas \inst4|COUNT[9] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9] .is_wysiwyg = "true";
defparam \inst4|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N27
cyclonev_lcell_comb \inst4|Add0~37 (
// Equation(s):
// \inst4|Add0~37_sumout  = SUM(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))
// \inst4|Add0~38  = CARRY(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))

	.dataa(!\inst4|COUNT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~37_sumout ),
	.cout(\inst4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~37 .extended_lut = "off";
defparam \inst4|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N29
dffeas \inst4|COUNT[10] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[10] .is_wysiwyg = "true";
defparam \inst4|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \inst4|IO_COUNT[10] (
// Equation(s):
// \inst4|IO_COUNT [10] = ( \inst4|COUNT [10] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [10]) ) ) # ( !\inst4|COUNT [10] & ( (\inst4|IO_COUNT [10] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [10]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[10] .extended_lut = "off";
defparam \inst4|IO_COUNT[10] .lut_mask = 64'h303030303F3F3F3F;
defparam \inst4|IO_COUNT[10] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \IO_DATA[10]~43 (
// Equation(s):
// \IO_DATA[10]~43_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~43 .extended_lut = "off";
defparam \IO_DATA[10]~43 .lut_mask = 64'h04268CAE15379DBF;
defparam \IO_DATA[10]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \IO_DATA[10]~44 (
// Equation(s):
// \IO_DATA[10]~44_combout  = ( \inst4|IO_COUNT [10] & ( \IO_DATA[10]~43_combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst3|EXT_D_EN~combout  & \inst14|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\inst4|IO_COUNT [10] & ( \IO_DATA[10]~43_combout  & ( (\inst3|EXT_D_EN~combout  & (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout  & \inst14|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \inst4|IO_COUNT [10] & ( 
// !\IO_DATA[10]~43_combout  & ( (!\inst|IO_WRITE_int~q  & !\inst3|TIMER_EN~combout ) ) ) )

	.dataa(!\inst3|EXT_D_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\inst4|IO_COUNT [10]),
	.dataf(!\IO_DATA[10]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~44 .extended_lut = "off";
defparam \IO_DATA[10]~44 .lut_mask = 64'h0000C0C00004C0C4;
defparam \IO_DATA[10]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \IO_DATA[10]~45 (
// Equation(s):
// \IO_DATA[10]~45_combout  = ( \IO_DATA[10]~42_combout  ) # ( !\IO_DATA[10]~42_combout  & ( \IO_DATA[10]~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IO_DATA[10]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[10]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~45 .extended_lut = "off";
defparam \IO_DATA[10]~45 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \IO_DATA[10]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N17
dffeas \inst14|mem_data[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[10]~45_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[10] .is_wysiwyg = "true";
defparam \inst14|mem_data[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [10]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N48
cyclonev_lcell_comb \IO_DATA[10]~41 (
// Equation(s):
// \IO_DATA[10]~41_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~41 .extended_lut = "off";
defparam \IO_DATA[10]~41 .lut_mask = 64'h028A139B46CE57DF;
defparam \IO_DATA[10]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \IO_DATA[10]~42 (
// Equation(s):
// \IO_DATA[10]~42_combout  = ( \IO_DATA[10]~41_combout  & ( \inst|AC [10] & ( ((\inst3|TIMER_EN~combout  & (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \inst3|EXT_D_EN~combout ))) # (\inst|IO_WRITE_int~q ) ) ) ) # ( 
// !\IO_DATA[10]~41_combout  & ( \inst|AC [10] & ( \inst|IO_WRITE_int~q  ) ) ) # ( \IO_DATA[10]~41_combout  & ( !\inst|AC [10] & ( (\inst3|TIMER_EN~combout  & (!\inst|IO_WRITE_int~q  & (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & 
// \inst3|EXT_D_EN~combout ))) ) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\inst3|EXT_D_EN~combout ),
	.datae(!\IO_DATA[10]~41_combout ),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~42 .extended_lut = "off";
defparam \IO_DATA[10]~42 .lut_mask = 64'h0000004033333373;
defparam \IO_DATA[10]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \inst|Selector17~2 (
// Equation(s):
// \inst|Selector17~2_combout  = ( \inst|AC [10] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( !\inst|AC [10] & ( 
// \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( \inst|AC [10] & ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.ex_xor~q  & 
// !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [10] & ( !\inst|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [10]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~2 .extended_lut = "off";
defparam \inst|Selector17~2 .lut_mask = 64'hFFFFAA00A000C000;
defparam \inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \inst|Selector17~3 (
// Equation(s):
// \inst|Selector17~3_combout  = ( \IO_DATA[10]~44_combout  & ( (!\inst|Selector16~0_combout  & (\inst|Selector17~2_combout  & !\inst|state.ex_in2~q )) ) ) # ( !\IO_DATA[10]~44_combout  & ( (!\inst|Selector16~0_combout  & (\inst|Selector17~2_combout  & 
// ((!\IO_DATA[10]~42_combout ) # (!\inst|state.ex_in2~q )))) ) )

	.dataa(!\IO_DATA[10]~42_combout ),
	.datab(!\inst|Selector16~0_combout ),
	.datac(!\inst|Selector17~2_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(gnd),
	.dataf(!\IO_DATA[10]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~3 .extended_lut = "off";
defparam \inst|Selector17~3 .lut_mask = 64'h0C080C080C000C00;
defparam \inst|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N9
cyclonev_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = ( \inst|IR [3] & ( (!\inst|IR [4] & (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[34]~30_combout ))) # (\inst|IR [4] & (((\inst|AC [15])))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~1 .extended_lut = "off";
defparam \inst|Selector17~1 .lut_mask = 64'h00000000220F220F;
defparam \inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N3
cyclonev_lcell_comb \inst|Add1~77 (
// Equation(s):
// \inst|Add1~77_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [9]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( ((\inst|state.ex_addi~q  & \inst|IR [9])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~77 .extended_lut = "off";
defparam \inst|Add1~77 .lut_mask = 64'h33773377084C084C;
defparam \inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \inst|Add1~76_combout  ) + ( (\inst|AC [8] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~30  ))
// \inst|Add1~34  = CARRY(( \inst|Add1~76_combout  ) + ( (\inst|AC [8] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~30  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~76_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( \inst|Add1~77_combout  ) + ( (\inst|AC [9] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~34  ))
// \inst|Add1~38  = CARRY(( \inst|Add1~77_combout  ) + ( (\inst|AC [9] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~34  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~77_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~38  ))
// \inst|Add1~42  = CARRY(( \inst|Add1~78_combout  ) + ( (\inst|AC [10] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~38  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~78_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[26]~1_combout  = ( \inst|AC [11] & ( \inst|IR [4] & ( (\inst|IR [0]) # (\inst|AC [10]) ) ) ) # ( !\inst|AC [11] & ( \inst|IR [4] & ( (\inst|AC [10] & !\inst|IR [0]) ) ) ) # ( \inst|AC [11] & ( !\inst|IR [4] & ( 
// (!\inst|IR [0] & (\inst|AC [10])) # (\inst|IR [0] & ((\inst|AC [9]))) ) ) ) # ( !\inst|AC [11] & ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [10])) # (\inst|IR [0] & ((\inst|AC [9]))) ) ) )

	.dataa(!\inst|AC [10]),
	.datab(!\inst|AC [9]),
	.datac(gnd),
	.datad(!\inst|IR [0]),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h55335533550055FF;
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N45
cyclonev_lcell_comb \inst|Add1~81 (
// Equation(s):
// \inst|Add1~81_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [13])))) # 
// (\inst|state.ex_addi~q  & (\inst|IR [10])) ) )

	.dataa(!\inst|IR [10]),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~81 .extended_lut = "off";
defparam \inst|Add1~81 .lut_mask = 64'h03550355F0F0F0F0;
defparam \inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~46  ))
// \inst|Add1~50  = CARRY(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~46  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~80_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~50  ))
// \inst|Add1~54  = CARRY(( \inst|Add1~81_combout  ) + ( (\inst|AC [13] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~50  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~81_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N57
cyclonev_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = ( \inst|AC [13] & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [13] & ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q )) ) ) ) # ( \inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~1 .extended_lut = "off";
defparam \inst|Selector14~1 .lut_mask = 64'hFFFFCC0088008080;
defparam \inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ( !\inst|Selector16~0_combout  & ( \inst|Selector14~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~2 .extended_lut = "off";
defparam \inst|Selector14~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[27]~14 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[27]~14_combout  = ( \inst|AC [12] & ( \inst|IR [4] & ( (\inst|IR [0]) # (\inst|AC [11]) ) ) ) # ( !\inst|AC [12] & ( \inst|IR [4] & ( (\inst|AC [11] & !\inst|IR [0]) ) ) ) # ( \inst|AC [12] & ( !\inst|IR [4] & ( 
// (!\inst|IR [0] & (\inst|AC [11])) # (\inst|IR [0] & ((\inst|AC [10]))) ) ) ) # ( !\inst|AC [12] & ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [11])) # (\inst|IR [0] & ((\inst|AC [10]))) ) ) )

	.dataa(!\inst|AC [11]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [10]),
	.datad(gnd),
	.datae(!\inst|AC [12]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .lut_mask = 64'h4747474744447777;
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[61]~42 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[61]~42_combout  = ( \inst|IR [1] & ( \inst|IR [4] & ( \inst|AC [15] ) ) ) # ( !\inst|IR [1] & ( \inst|IR [4] & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[29]~17_combout )) # (\inst|IR [2] & ((\inst|AC 
// [15]))) ) ) ) # ( \inst|IR [1] & ( !\inst|IR [4] & ( (\inst|shifter|auto_generated|sbit_w[27]~14_combout  & !\inst|IR [2]) ) ) ) # ( !\inst|IR [1] & ( !\inst|IR [4] & ( (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[29]~17_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datad(!\inst|AC [15]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[61]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[61]~42 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[61]~42 .lut_mask = 64'h0C0C44440C3F00FF;
defparam \inst|shifter|auto_generated|sbit_w[61]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[61]~49 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[61]~49_combout  = ( \inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[61]~42_combout  ) ) # ( !\inst|IR [4] & ( (!\inst|shifter|auto_generated|sbit_w[61]~42_combout  & 
// ((!\inst|shifter|auto_generated|sbit_w[41]~16_combout ) # (!\inst|IR [2]))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[61]~42_combout ),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[61]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[61]~49 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[61]~49 .lut_mask = 64'hC8C8C8C8CCCCCCCC;
defparam \inst|shifter|auto_generated|sbit_w[61]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~33 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~33_combout  = ( \inst|AC [15] & ( \inst|IR [4] ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .lut_mask = 64'h0000000055555555;
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~25 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~25_combout  = ( \inst|AC [1] & ( \inst|IR [0] & ( (!\inst|IR [1] & ((!\inst|IR [4] & (\inst|AC [0])) # (\inst|IR [4] & ((\inst|AC [2]))))) ) ) ) # ( !\inst|AC [1] & ( \inst|IR [0] & ( (!\inst|IR [1] & ((!\inst|IR 
// [4] & (\inst|AC [0])) # (\inst|IR [4] & ((\inst|AC [2]))))) ) ) ) # ( \inst|AC [1] & ( !\inst|IR [0] & ( !\inst|IR [1] ) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|AC [1]),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[53]~25 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~25 .lut_mask = 64'h0000F0F050305030;
defparam \inst|shifter|auto_generated|sbit_w[53]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~41 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~41_combout  = ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[37]~19_combout  & ( (!\inst|shifter|auto_generated|sbit_w[53]~25_combout ) # (\inst|IR [4]) ) ) ) # ( \inst|IR [2] & ( 
// !\inst|shifter|auto_generated|sbit_w[37]~19_combout  & ( (!\inst|shifter|auto_generated|sbit_w[53]~25_combout ) # (\inst|IR [4]) ) ) ) # ( !\inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[37]~19_combout  & ( 
// (!\inst|shifter|auto_generated|sbit_w[37]~21_combout  & !\inst|shifter|auto_generated|sbit_w[37]~20_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[53]~25_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[53]~41 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~41 .lut_mask = 64'hA0A0FF330000FF33;
defparam \inst|shifter|auto_generated|sbit_w[53]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = ( \inst|IR [3] & ( \inst|state.ex_shift~q  & ( ((!\inst|shifter|auto_generated|sbit_w[53]~41_combout  & !\inst|IR [4])) # (\inst|shifter|auto_generated|sbit_w[59]~33_combout ) ) ) ) # ( !\inst|IR [3] & ( 
// \inst|state.ex_shift~q  & ( !\inst|shifter|auto_generated|sbit_w[61]~49_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[61]~49_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[53]~41_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~0 .extended_lut = "off";
defparam \inst|Selector14~0 .lut_mask = 64'h00000000AAAAF333;
defparam \inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N5
dffeas \inst14|mem_data[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[13]~57_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[13] .is_wysiwyg = "true";
defparam \inst14|mem_data[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N12
cyclonev_lcell_comb \IO_DATA[13]~73 (
// Equation(s):
// \IO_DATA[13]~73_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # (\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~73 .extended_lut = "off";
defparam \IO_DATA[13]~73 .lut_mask = 64'h0207A2A75257F2F7;
defparam \IO_DATA[13]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [13]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \IO_DATA[13]~56 (
// Equation(s):
// \IO_DATA[13]~56_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~56 .extended_lut = "off";
defparam \IO_DATA[13]~56 .lut_mask = 64'h028A46CE139B57DF;
defparam \IO_DATA[13]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N30
cyclonev_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_sumout  = SUM(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))
// \inst4|Add0~42  = CARRY(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~41_sumout ),
	.cout(\inst4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~41 .extended_lut = "off";
defparam \inst4|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N32
dffeas \inst4|COUNT[11] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11] .is_wysiwyg = "true";
defparam \inst4|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N33
cyclonev_lcell_comb \inst4|Add0~45 (
// Equation(s):
// \inst4|Add0~45_sumout  = SUM(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))
// \inst4|Add0~46  = CARRY(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))

	.dataa(!\inst4|COUNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~45_sumout ),
	.cout(\inst4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~45 .extended_lut = "off";
defparam \inst4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N35
dffeas \inst4|COUNT[12] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12] .is_wysiwyg = "true";
defparam \inst4|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N36
cyclonev_lcell_comb \inst4|Add0~49 (
// Equation(s):
// \inst4|Add0~49_sumout  = SUM(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))
// \inst4|Add0~50  = CARRY(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))

	.dataa(!\inst4|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~49_sumout ),
	.cout(\inst4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~49 .extended_lut = "off";
defparam \inst4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N38
dffeas \inst4|COUNT[13] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[13] .is_wysiwyg = "true";
defparam \inst4|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \inst4|IO_COUNT[13] (
// Equation(s):
// \inst4|IO_COUNT [13] = ( \inst4|COUNT [13] & ( (\inst4|IO_COUNT [13]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [13] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [13]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[13] .extended_lut = "off";
defparam \inst4|IO_COUNT[13] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \inst4|IO_COUNT[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \IO_DATA[13]~74 (
// Equation(s):
// \IO_DATA[13]~74_combout  = ( \inst4|IO_COUNT [13] & ( (!\inst3|TIMER_EN~combout ) # ((\inst3|EXT_D_EN~combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[13]~56_combout )))) ) ) # ( !\inst4|IO_COUNT [13] & ( 
// (\inst3|EXT_D_EN~combout  & (\inst3|TIMER_EN~combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[13]~56_combout )))) ) )

	.dataa(!\inst3|EXT_D_EN~combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\IO_DATA[13]~56_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~74 .extended_lut = "off";
defparam \IO_DATA[13]~74 .lut_mask = 64'h04050405F4F5F4F5;
defparam \IO_DATA[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \IO_DATA[13]~57 (
// Equation(s):
// \IO_DATA[13]~57_combout  = ( \IO_DATA[13]~74_combout  & ( \inst|AC [13] & ( (((!\inst3|TIMER_EN~combout ) # (\inst|IO_WRITE_int~q )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2])) # (\IO_DATA[13]~73_combout ) ) ) ) # ( 
// !\IO_DATA[13]~74_combout  & ( \inst|AC [13] & ( \inst|IO_WRITE_int~q  ) ) ) # ( \IO_DATA[13]~74_combout  & ( !\inst|AC [13] & ( (!\inst|IO_WRITE_int~q  & (((!\inst3|TIMER_EN~combout ) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (\IO_DATA[13]~73_combout ))) ) ) )

	.dataa(!\IO_DATA[13]~73_combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\IO_DATA[13]~74_combout ),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~57 .extended_lut = "off";
defparam \IO_DATA[13]~57 .lut_mask = 64'h0000F70000FFF7FF;
defparam \IO_DATA[13]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = ( \inst|Selector14~0_combout  & ( \IO_DATA[13]~57_combout  ) ) # ( !\inst|Selector14~0_combout  & ( \IO_DATA[13]~57_combout  & ( ((!\inst|Selector14~2_combout ) # ((\inst|Add1~53_sumout  & !\inst|WideOr3~0_combout ))) # 
// (\inst|state.ex_in2~q ) ) ) ) # ( \inst|Selector14~0_combout  & ( !\IO_DATA[13]~57_combout  ) ) # ( !\inst|Selector14~0_combout  & ( !\IO_DATA[13]~57_combout  & ( (!\inst|Selector14~2_combout ) # ((\inst|Add1~53_sumout  & !\inst|WideOr3~0_combout )) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\inst|Add1~53_sumout ),
	.datac(!\inst|Selector14~2_combout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector14~0_combout ),
	.dataf(!\IO_DATA[13]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~3 .extended_lut = "off";
defparam \inst|Selector14~3 .lut_mask = 64'hF3F0FFFFF7F5FFFF;
defparam \inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N18
cyclonev_lcell_comb \inst|WideOr3~2 (
// Equation(s):
// \inst|WideOr3~2_combout  = ( !\inst|state.ex_shift~q  & ( (!\inst|state.ex_loadi~q  & (!\inst|state.ex_and~q  & (!\inst|state.ex_xor~q  & \inst|state.init~q ))) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.init~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~2 .extended_lut = "off";
defparam \inst|WideOr3~2 .lut_mask = 64'h0080008000000000;
defparam \inst|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N48
cyclonev_lcell_comb \inst|AC[0]~0 (
// Equation(s):
// \inst|AC[0]~0_combout  = ( \inst|WideOr3~2_combout  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((!\inst|WideOr3~1_combout ) # ((!\inst|WideOr3~0_combout ) # (\inst|state.ex_in2~q )))) ) ) # ( !\inst|WideOr3~2_combout  & ( 
// \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\inst|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|AC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|AC[0]~0 .extended_lut = "off";
defparam \inst|AC[0]~0 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \inst|AC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N26
dffeas \inst|AC[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[13] .is_wysiwyg = "true";
defparam \inst|AC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[28]~4_combout  = ( \inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [13] ) ) ) # ( !\inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [12] ) ) ) # ( \inst|IR [0] & ( !\inst|IR [4] & ( \inst|AC [11] ) ) ) # ( !\inst|IR [0] & ( 
// !\inst|IR [4] & ( \inst|AC [12] ) ) )

	.dataa(!\inst|AC [11]),
	.datab(!\inst|AC [12]),
	.datac(gnd),
	.datad(!\inst|AC [13]),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h33335555333300FF;
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[24]~0_combout  = ( \inst|IR [0] & ( \inst|AC [9] & ( (\inst|AC [7]) # (\inst|IR [4]) ) ) ) # ( !\inst|IR [0] & ( \inst|AC [9] & ( \inst|AC [8] ) ) ) # ( \inst|IR [0] & ( !\inst|AC [9] & ( (!\inst|IR [4] & \inst|AC [7]) 
// ) ) ) # ( !\inst|IR [0] & ( !\inst|AC [9] & ( \inst|AC [8] ) ) )

	.dataa(!\inst|AC [8]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [7]),
	.datad(gnd),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h55550C0C55553F3F;
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[42]~27 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[42]~27_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[26]~1_combout )) # (\inst|IR [1] & (((!\inst|IR [4]) # 
// (\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[26]~1_combout )) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[28]~4_combout  & \inst|IR [4])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[42]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[42]~27 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[42]~27 .lut_mask = 64'h505350535F535F53;
defparam \inst|shifter|auto_generated|sbit_w[42]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  = ( \inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [15] ) ) ) # ( !\inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [14] ) ) ) # ( \inst|IR [0] & ( !\inst|IR [4] & ( \inst|AC [13] ) ) ) # ( !\inst|IR [0] & ( 
// !\inst|IR [4] & ( \inst|AC [14] ) ) )

	.dataa(!\inst|AC [14]),
	.datab(gnd),
	.datac(!\inst|AC [13]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h55550F0F555500FF;
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[46]~28 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[46]~28_combout  = ( \inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[30]~5_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # ((\inst|AC [15])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[30]~5_combout )))) # (\inst|IR [1] & (\inst|IR [4] & ((\inst|AC [15])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[46]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[46]~28 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[46]~28 .lut_mask = 64'h3305330533AF33AF;
defparam \inst|shifter|auto_generated|sbit_w[46]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[38]~29 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[38]~29_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[20]~7_combout )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[20]~7_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \inst|shifter|auto_generated|sbit_w[38]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = ( \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [2] & ( (!\inst|IR [3] & ((!\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[46]~28_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[46]~28_combout  & (!\inst|IR [3] & \inst|IR [4])) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [2] & ( 
// (\inst|shifter|auto_generated|sbit_w[42]~27_combout  & !\inst|IR [3]) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [2] & ( (\inst|shifter|auto_generated|sbit_w[42]~27_combout  & !\inst|IR [3]) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[42]~27_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[46]~28_combout ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~0 .extended_lut = "off";
defparam \inst|Selector17~0 .lut_mask = 64'h505050500030F030;
defparam \inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \inst|Selector17~4 (
// Equation(s):
// \inst|Selector17~4_combout  = ( \inst|WideOr3~0_combout  & ( \inst|state.ex_shift~q  & ( (!\inst|Selector17~3_combout ) # ((\inst|Selector17~0_combout ) # (\inst|Selector17~1_combout )) ) ) ) # ( !\inst|WideOr3~0_combout  & ( \inst|state.ex_shift~q  & ( 
// (!\inst|Selector17~3_combout ) # (((\inst|Selector17~0_combout ) # (\inst|Add1~41_sumout )) # (\inst|Selector17~1_combout )) ) ) ) # ( \inst|WideOr3~0_combout  & ( !\inst|state.ex_shift~q  & ( !\inst|Selector17~3_combout  ) ) ) # ( 
// !\inst|WideOr3~0_combout  & ( !\inst|state.ex_shift~q  & ( (!\inst|Selector17~3_combout ) # (\inst|Add1~41_sumout ) ) ) )

	.dataa(!\inst|Selector17~3_combout ),
	.datab(!\inst|Selector17~1_combout ),
	.datac(!\inst|Add1~41_sumout ),
	.datad(!\inst|Selector17~0_combout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~4 .extended_lut = "off";
defparam \inst|Selector17~4 .lut_mask = 64'hAFAFAAAABFFFBBFF;
defparam \inst|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N44
dffeas \inst|AC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[10] .is_wysiwyg = "true";
defparam \inst|AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( (\inst|AC [11] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))
// \inst|Add1~46  = CARRY(( (\inst|AC [11] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|Add1~79_combout ),
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \inst4|IO_COUNT[11] (
// Equation(s):
// \inst4|IO_COUNT [11] = ( \inst4|COUNT [11] & ( (\inst4|IO_COUNT [11]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [11] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [11]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[11] .extended_lut = "off";
defparam \inst4|IO_COUNT[11] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \inst4|IO_COUNT[11] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \IO_DATA[11]~46 (
// Equation(s):
// \IO_DATA[11]~46_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~46 .extended_lut = "off";
defparam \IO_DATA[11]~46 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \IO_DATA[11]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \IO_DATA[11]~47 (
// Equation(s):
// \IO_DATA[11]~47_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [11] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst3|EXT_D_EN~combout  & (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] 
// & \IO_DATA[11]~46_combout )) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst|AC [11] ) ) )

	.dataa(!\inst3|EXT_D_EN~combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\inst|AC [11]),
	.datad(!\IO_DATA[11]~46_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~47 .extended_lut = "off";
defparam \IO_DATA[11]~47 .lut_mask = 64'h00000F0F00440F0F;
defparam \IO_DATA[11]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N57
cyclonev_lcell_comb \IO_DATA[11]~50 (
// Equation(s):
// \IO_DATA[11]~50_combout  = ( \IO_DATA[11]~47_combout  ) # ( !\IO_DATA[11]~47_combout  & ( \IO_DATA[11]~49_combout  ) )

	.dataa(gnd),
	.datab(!\IO_DATA[11]~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[11]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~50 .extended_lut = "off";
defparam \IO_DATA[11]~50 .lut_mask = 64'h33333333FFFFFFFF;
defparam \IO_DATA[11]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N59
dffeas \inst14|mem_data[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IO_DATA[11]~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[11] .is_wysiwyg = "true";
defparam \inst14|mem_data[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [11]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \IO_DATA[11]~48 (
// Equation(s):
// \IO_DATA[11]~48_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~48 .extended_lut = "off";
defparam \IO_DATA[11]~48 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \IO_DATA[11]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \IO_DATA[11]~49 (
// Equation(s):
// \IO_DATA[11]~49_combout  = ( \inst4|IO_COUNT [11] & ( \IO_DATA[11]~48_combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst3|EXT_D_EN~combout  & \inst14|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\inst4|IO_COUNT [11] & ( \IO_DATA[11]~48_combout  & ( (\inst3|EXT_D_EN~combout  & (!\inst|IO_WRITE_int~q  & (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \inst3|TIMER_EN~combout ))) ) ) ) # ( \inst4|IO_COUNT [11] & ( 
// !\IO_DATA[11]~48_combout  & ( (!\inst|IO_WRITE_int~q  & !\inst3|TIMER_EN~combout ) ) ) )

	.dataa(!\inst3|EXT_D_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(!\inst4|IO_COUNT [11]),
	.dataf(!\IO_DATA[11]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~49 .extended_lut = "off";
defparam \IO_DATA[11]~49 .lut_mask = 64'h0000CC000004CC04;
defparam \IO_DATA[11]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[21]~31 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[21]~31_combout  = ( \inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [6] ) ) ) # ( !\inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [5] ) ) ) # ( \inst|IR [0] & ( !\inst|IR [4] & ( \inst|AC [4] ) ) ) # ( !\inst|IR [0] & ( 
// !\inst|IR [4] & ( \inst|AC [5] ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|AC [4]),
	.datac(gnd),
	.datad(!\inst|AC [6]),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .lut_mask = 64'h55553333555500FF;
defparam \inst|shifter|auto_generated|sbit_w[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~32 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~32_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[21]~31_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~32 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~32 .lut_mask = 64'h0000000030503050;
defparam \inst|shifter|auto_generated|sbit_w[59]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \inst|Selector16~2 (
// Equation(s):
// \inst|Selector16~2_combout  = ( !\inst|state.ex_or~q  & ( (!\inst|state.ex_load~q  & ((!\inst|state.ex_and~q ) # (!\inst|AC [11]))) ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(gnd),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~2 .extended_lut = "off";
defparam \inst|Selector16~2 .lut_mask = 64'hAAA0AAA000000000;
defparam \inst|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \inst|Selector16~3 (
// Equation(s):
// \inst|Selector16~3_combout  = ( \inst|AC [11] & ( \inst|Selector16~2_combout  & ( (!\inst|Selector16~0_combout  & (!\inst|state.ex_or~q  & ((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [11])))) ) ) ) # ( !\inst|AC [11] & ( 
// \inst|Selector16~2_combout  & ( (!\inst|Selector16~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [11]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( \inst|AC [11] & ( !\inst|Selector16~2_combout  & ( (!\inst|Selector16~0_combout  & 
// (!\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ))) ) ) ) # ( !\inst|AC [11] & ( !\inst|Selector16~2_combout  & ( (!\inst|Selector16~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [11]) ) 
// ) )

	.dataa(!\inst|Selector16~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~3 .extended_lut = "off";
defparam \inst|Selector16~3 .lut_mask = 64'h88888000A8A8A200;
defparam \inst|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~39 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~39_combout  = ( \inst|AC [0] & ( \inst|IR [0] & ( (\inst|IR [1] & !\inst|IR [4]) ) ) ) # ( \inst|AC [0] & ( !\inst|IR [0] & ( (\inst|IR [1] & (!\inst|IR [4] & \inst|AC [1])) ) ) ) # ( !\inst|AC [0] & ( !\inst|IR [0] 
// & ( (\inst|IR [1] & (!\inst|IR [4] & \inst|AC [1])) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [1]),
	.datad(gnd),
	.datae(!\inst|AC [0]),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[35]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~39 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~39 .lut_mask = 64'h0404040400004444;
defparam \inst|shifter|auto_generated|sbit_w[35]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~38 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~38_combout  = ( \inst|IR [0] & ( (\inst|IR [4] & (\inst|IR [1] & \inst|AC [6])) ) ) # ( !\inst|IR [0] & ( (\inst|IR [4] & (\inst|IR [1] & \inst|AC [5])) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|AC [6]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[35]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~38 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~38 .lut_mask = 64'h0101010100110011;
defparam \inst|shifter|auto_generated|sbit_w[35]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N36
cyclonev_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = ( \inst|IR [2] & ( \inst|IR [4] & ( \inst|AC [15] ) ) ) # ( !\inst|IR [2] & ( \inst|IR [4] & ( \inst|AC [15] ) ) ) # ( !\inst|IR [2] & ( !\inst|IR [4] & ( ((\inst|shifter|auto_generated|sbit_w[35]~38_combout ) # 
// (\inst|shifter|auto_generated|sbit_w[35]~37_combout )) # (\inst|shifter|auto_generated|sbit_w[35]~39_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[35]~39_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|shifter|auto_generated|sbit_w[35]~37_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[35]~38_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~1 .extended_lut = "off";
defparam \inst|Selector16~1 .lut_mask = 64'h5FFF000033333333;
defparam \inst|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \inst|Selector16~4 (
// Equation(s):
// \inst|Selector16~4_combout  = ( \inst|Selector16~1_combout  & ( \inst|IR [3] & ( (!\inst|state.ex_shift~q  & \inst|Selector16~3_combout ) ) ) ) # ( !\inst|Selector16~1_combout  & ( \inst|IR [3] & ( \inst|Selector16~3_combout  ) ) ) # ( 
// \inst|Selector16~1_combout  & ( !\inst|IR [3] & ( (\inst|Selector16~3_combout  & ((!\inst|state.ex_shift~q ) # ((\inst|shifter|auto_generated|sbit_w[59]~36_combout  & !\inst|shifter|auto_generated|sbit_w[59]~32_combout )))) ) ) ) # ( 
// !\inst|Selector16~1_combout  & ( !\inst|IR [3] & ( (\inst|Selector16~3_combout  & ((!\inst|state.ex_shift~q ) # ((\inst|shifter|auto_generated|sbit_w[59]~36_combout  & !\inst|shifter|auto_generated|sbit_w[59]~32_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[59]~32_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|Selector16~3_combout ),
	.datae(!\inst|Selector16~1_combout ),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~4 .extended_lut = "off";
defparam \inst|Selector16~4 .lut_mask = 64'h00F400F400FF00F0;
defparam \inst|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \inst|Selector16~5 (
// Equation(s):
// \inst|Selector16~5_combout  = ( \IO_DATA[11]~47_combout  & ( \inst|Selector16~4_combout  & ( ((\inst|Add1~45_sumout  & !\inst|WideOr3~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\IO_DATA[11]~47_combout  & ( \inst|Selector16~4_combout  & ( 
// (!\inst|Add1~45_sumout  & (\IO_DATA[11]~49_combout  & ((\inst|state.ex_in2~q )))) # (\inst|Add1~45_sumout  & ((!\inst|WideOr3~0_combout ) # ((\IO_DATA[11]~49_combout  & \inst|state.ex_in2~q )))) ) ) ) # ( \IO_DATA[11]~47_combout  & ( 
// !\inst|Selector16~4_combout  ) ) # ( !\IO_DATA[11]~47_combout  & ( !\inst|Selector16~4_combout  ) )

	.dataa(!\inst|Add1~45_sumout ),
	.datab(!\IO_DATA[11]~49_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\IO_DATA[11]~47_combout ),
	.dataf(!\inst|Selector16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~5 .extended_lut = "off";
defparam \inst|Selector16~5 .lut_mask = 64'hFFFFFFFF507350FF;
defparam \inst|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \inst|AC[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[11] .is_wysiwyg = "true";
defparam \inst|AC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \inst4|IO_COUNT[12] (
// Equation(s):
// \inst4|IO_COUNT [12] = ( \inst4|COUNT [12] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [12]) ) ) # ( !\inst4|COUNT [12] & ( (\inst4|IO_COUNT [12] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(!\inst4|IO_COUNT [12]),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[12] .extended_lut = "off";
defparam \inst4|IO_COUNT[12] .lut_mask = 64'h303030303F3F3F3F;
defparam \inst4|IO_COUNT[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \IO_DATA[12]~51 (
// Equation(s):
// \IO_DATA[12]~51_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # (\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// \inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # (\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~51 .extended_lut = "off";
defparam \IO_DATA[12]~51 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \IO_DATA[12]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \IO_DATA[12]~52 (
// Equation(s):
// \IO_DATA[12]~52_combout  = ( \IO_DATA[12]~51_combout  & ( \inst|AC [12] & ( ((\inst3|TIMER_EN~combout  & (\inst3|EXT_D_EN~combout  & !\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) # (\inst|IO_WRITE_int~q ) ) ) ) # ( 
// !\IO_DATA[12]~51_combout  & ( \inst|AC [12] & ( \inst|IO_WRITE_int~q  ) ) ) # ( \IO_DATA[12]~51_combout  & ( !\inst|AC [12] & ( (\inst3|TIMER_EN~combout  & (!\inst|IO_WRITE_int~q  & (\inst3|EXT_D_EN~combout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|EXT_D_EN~combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\IO_DATA[12]~51_combout ),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~52 .extended_lut = "off";
defparam \IO_DATA[12]~52 .lut_mask = 64'h0000040033333733;
defparam \IO_DATA[12]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N57
cyclonev_lcell_comb \IO_DATA[12]~55 (
// Equation(s):
// \IO_DATA[12]~55_combout  = ( \IO_DATA[12]~54_combout  ) # ( !\IO_DATA[12]~54_combout  & ( \IO_DATA[12]~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IO_DATA[12]~52_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[12]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~55 .extended_lut = "off";
defparam \IO_DATA[12]~55 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \IO_DATA[12]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N59
dffeas \inst14|mem_data[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IO_DATA[12]~55_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[12] .is_wysiwyg = "true";
defparam \inst14|mem_data[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [12]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \IO_DATA[12]~53 (
// Equation(s):
// \IO_DATA[12]~53_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~53 .extended_lut = "off";
defparam \IO_DATA[12]~53 .lut_mask = 64'h048C159D26AE37BF;
defparam \IO_DATA[12]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \IO_DATA[12]~54 (
// Equation(s):
// \IO_DATA[12]~54_combout  = ( \IO_DATA[12]~53_combout  & ( \inst3|EXT_D_EN~combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [12])) # (\inst3|TIMER_EN~combout  & 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [2]))))) ) ) ) # ( !\IO_DATA[12]~53_combout  & ( \inst3|EXT_D_EN~combout  & ( (\inst4|IO_COUNT [12] & (!\inst|IO_WRITE_int~q  & !\inst3|TIMER_EN~combout )) ) ) ) # ( \IO_DATA[12]~53_combout  & ( 
// !\inst3|EXT_D_EN~combout  & ( (\inst4|IO_COUNT [12] & (!\inst|IO_WRITE_int~q  & !\inst3|TIMER_EN~combout )) ) ) ) # ( !\IO_DATA[12]~53_combout  & ( !\inst3|EXT_D_EN~combout  & ( (\inst4|IO_COUNT [12] & (!\inst|IO_WRITE_int~q  & !\inst3|TIMER_EN~combout )) 
// ) ) )

	.dataa(!\inst4|IO_COUNT [12]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\IO_DATA[12]~53_combout ),
	.dataf(!\inst3|EXT_D_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~54 .extended_lut = "off";
defparam \IO_DATA[12]~54 .lut_mask = 64'h404040404040404C;
defparam \IO_DATA[12]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = ( \inst|AC [12] & ( \inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|AC [12] & ( 
// \inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( \inst|AC [12] & ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( (!\inst|state.ex_xor~q  & 
// !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [12] & ( !\inst|altsyncram_component|auto_generated|q_a [12] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|AC [12]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~2 .extended_lut = "off";
defparam \inst|Selector15~2 .lut_mask = 64'hFFFFA0A0A000C000;
defparam \inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[44]~6 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[44]~6_combout  = ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) # (\inst|IR [1] & (((\inst|IR [4])) # 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) # (\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout  & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .lut_mask = 64'h35303530353F353F;
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[60]~40 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[60]~40_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & ((!\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [4] & (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[22]~2_combout  & \inst|IR [2]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[60]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[60]~40 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[60]~40 .lut_mask = 64'h00020002008A008A;
defparam \inst|shifter|auto_generated|sbit_w[60]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( \inst|shifter|auto_generated|sbit_w[60]~40_combout  & ( \inst|Selector27~2_combout  ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( 
// \inst|shifter|auto_generated|sbit_w[60]~40_combout  & ( \inst|Selector27~2_combout  ) ) ) # ( \inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( !\inst|shifter|auto_generated|sbit_w[60]~40_combout  & ( (\inst|Selector27~2_combout  & 
// ((\inst|shifter|auto_generated|sbit_w[44]~6_combout ) # (\inst|IR [2]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( !\inst|shifter|auto_generated|sbit_w[60]~40_combout  & ( (!\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[44]~6_combout  & \inst|Selector27~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datad(!\inst|Selector27~2_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[60]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~1 .extended_lut = "off";
defparam \inst|Selector15~1 .lut_mask = 64'h000C003F00FF00FF;
defparam \inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = ( !\inst|Selector15~1_combout  & ( !\inst|Selector16~0_combout  & ( (\inst|Selector15~2_combout  & ((!\inst|state.ex_in2~q ) # ((!\IO_DATA[12]~54_combout  & !\IO_DATA[12]~52_combout )))) ) ) )

	.dataa(!\IO_DATA[12]~54_combout ),
	.datab(!\IO_DATA[12]~52_combout ),
	.datac(!\inst|Selector15~2_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|Selector15~1_combout ),
	.dataf(!\inst|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~3 .extended_lut = "off";
defparam \inst|Selector15~3 .lut_mask = 64'h0F08000000000000;
defparam \inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \inst|Selector15~4 (
// Equation(s):
// \inst|Selector15~4_combout  = ( \inst|Selector15~3_combout  & ( (!\inst|WideOr3~0_combout  & (((\inst|Selector19~5_combout  & \inst|Selector15~0_combout )) # (\inst|Add1~49_sumout ))) # (\inst|WideOr3~0_combout  & (\inst|Selector19~5_combout  & 
// (\inst|Selector15~0_combout ))) ) ) # ( !\inst|Selector15~3_combout  )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Selector19~5_combout ),
	.datac(!\inst|Selector15~0_combout ),
	.datad(!\inst|Add1~49_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~4 .extended_lut = "off";
defparam \inst|Selector15~4 .lut_mask = 64'hFFFFFFFF03AB03AB;
defparam \inst|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N14
dffeas \inst|AC[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[12] .is_wysiwyg = "true";
defparam \inst|AC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[29]~17 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[29]~17_combout  = ( \inst|IR [0] & ( \inst|AC [14] & ( (\inst|IR [4]) # (\inst|AC [12]) ) ) ) # ( !\inst|IR [0] & ( \inst|AC [14] & ( \inst|AC [13] ) ) ) # ( \inst|IR [0] & ( !\inst|AC [14] & ( (\inst|AC [12] & 
// !\inst|IR [4]) ) ) ) # ( !\inst|IR [0] & ( !\inst|AC [14] & ( \inst|AC [13] ) ) )

	.dataa(!\inst|AC [12]),
	.datab(!\inst|AC [13]),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .lut_mask = 64'h3333505033335F5F;
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[57]~18 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[57]~18_combout  = ( \inst|IR [2] & ( (\inst|IR [4] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[29]~17_combout ))) # (\inst|IR [1] & (\inst|AC [15])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[57]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[57]~18 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[57]~18 .lut_mask = 64'h0000000001450145;
defparam \inst|shifter|auto_generated|sbit_w[57]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = ( \inst|Selector27~2_combout  & ( \inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( (\inst|Selector18~2_combout  & (!\inst|shifter|auto_generated|sbit_w[57]~22_combout  & 
// (!\inst|shifter|auto_generated|sbit_w[57]~18_combout  & \inst|IR [2]))) ) ) ) # ( !\inst|Selector27~2_combout  & ( \inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( \inst|Selector18~2_combout  ) ) ) # ( \inst|Selector27~2_combout  & ( 
// !\inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( (\inst|Selector18~2_combout  & (!\inst|shifter|auto_generated|sbit_w[57]~22_combout  & !\inst|shifter|auto_generated|sbit_w[57]~18_combout )) ) ) ) # ( !\inst|Selector27~2_combout  & ( 
// !\inst|shifter|auto_generated|sbit_w[41]~16_combout  & ( \inst|Selector18~2_combout  ) ) )

	.dataa(!\inst|Selector18~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[57]~18_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|Selector27~2_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~3 .extended_lut = "off";
defparam \inst|Selector18~3 .lut_mask = 64'h5555404055550040;
defparam \inst|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[19]~24 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[19]~24_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & (\inst|AC [2])) # (\inst|IR [4] & ((\inst|AC [4]))) ) ) # ( !\inst|IR [0] & ( \inst|AC [3] ) )

	.dataa(!\inst|AC [3]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [2]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[19]~24 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[19]~24 .lut_mask = 64'h555555550C3F0C3F;
defparam \inst|shifter|auto_generated|sbit_w[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[49]~26 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[49]~26_combout  = ( \inst|shifter|auto_generated|sbit_w[19]~24_combout  & ( (!\inst|shifter|auto_generated|sbit_w[53]~25_combout  & ((!\inst|IR [4]) # (!\inst|IR [1]))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[19]~24_combout  & ( !\inst|shifter|auto_generated|sbit_w[53]~25_combout  ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[53]~25_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[19]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[49]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[49]~26 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[49]~26 .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \inst|shifter|auto_generated|sbit_w[49]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ( \inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( (\inst|Selector19~5_combout  & (\inst|IR [4] & \inst|AC [15])) ) ) # ( !\inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( (\inst|Selector19~5_combout  & 
// ((!\inst|IR [4] & (!\inst|IR [2])) # (\inst|IR [4] & ((\inst|AC [15]))))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|Selector19~5_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[49]~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~0 .extended_lut = "off";
defparam \inst|Selector18~0 .lut_mask = 64'h2023000320230003;
defparam \inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N48
cyclonev_lcell_comb \inst4|IO_COUNT[9] (
// Equation(s):
// \inst4|IO_COUNT [9] = ( \inst4|COUNT [9] & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [9]) ) ) # ( !\inst4|COUNT [9] & ( (\inst4|IO_COUNT [9] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [9]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[9] .extended_lut = "off";
defparam \inst4|IO_COUNT[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst4|IO_COUNT[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N36
cyclonev_lcell_comb \IO_DATA[9]~37 (
// Equation(s):
// \IO_DATA[9]~37_combout  = ( !\inst|IO_WRITE_int~q  & ( \inst3|BIT_I_EN~0_combout  & ( (\inst4|IO_COUNT [9] & (\inst3|TIMER_EN~1_combout  & (\inst3|TIMER_EN~0_combout  & \inst|Selector12~0_combout ))) ) ) )

	.dataa(!\inst4|IO_COUNT [9]),
	.datab(!\inst3|TIMER_EN~1_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~37 .extended_lut = "off";
defparam \IO_DATA[9]~37 .lut_mask = 64'h0000000000010000;
defparam \IO_DATA[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N21
cyclonev_lcell_comb \IO_DATA[2]~36 (
// Equation(s):
// \IO_DATA[2]~36_combout  = ( \inst3|BIT_I_EN~0_combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~0_combout ) # ((!\inst|Selector12~0_combout ) # (!\inst3|TIMER_EN~1_combout )))) ) ) # ( !\inst3|BIT_I_EN~0_combout  & ( !\inst|IO_WRITE_int~q  ) )

	.dataa(!\inst3|TIMER_EN~0_combout ),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst3|TIMER_EN~1_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~36 .extended_lut = "off";
defparam \IO_DATA[2]~36 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \IO_DATA[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N29
dffeas \inst14|mem_data[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[9]~79_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[9] .is_wysiwyg = "true";
defparam \inst14|mem_data[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N51
cyclonev_lcell_comb \IO_DATA[9]~39 (
// Equation(s):
// \IO_DATA[9]~39_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout  & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # (\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~39 .extended_lut = "off";
defparam \IO_DATA[9]~39 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \IO_DATA[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [9]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \IO_DATA[9]~38 (
// Equation(s):
// \IO_DATA[9]~38_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~38 .extended_lut = "off";
defparam \IO_DATA[9]~38 .lut_mask = 64'h028A139B46CE57DF;
defparam \IO_DATA[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \IO_DATA[9]~40 (
// Equation(s):
// \IO_DATA[9]~40_combout  = ( \IO_DATA[9]~38_combout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[9]~39_combout ) ) ) # ( !\IO_DATA[9]~38_combout  & ( (\IO_DATA[9]~39_combout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IO_DATA[9]~39_combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\IO_DATA[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~40 .extended_lut = "off";
defparam \IO_DATA[9]~40 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \IO_DATA[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y14_N7
dffeas \inst7|B_DI[9] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[9] .is_wysiwyg = "true";
defparam \inst7|B_DI[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \IO_DATA[9]~79 (
// Equation(s):
// \IO_DATA[9]~79_combout  = ( !\inst14|data_word~0_combout  & ( ((!\IO_DATA[2]~36_combout  & (\inst|AC [9] & (\inst|IO_WRITE_int~q ))) # (\IO_DATA[2]~36_combout  & (((\inst|AC [9] & \inst|IO_WRITE_int~q )) # (\inst7|B_DI [9])))) # (\IO_DATA[9]~37_combout ) 
// ) ) # ( \inst14|data_word~0_combout  & ( (((\IO_DATA[9]~40_combout ))) ) )

	.dataa(!\IO_DATA[9]~37_combout ),
	.datab(!\IO_DATA[2]~36_combout ),
	.datac(!\IO_DATA[9]~40_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\inst7|B_DI [9]),
	.datag(!\inst|AC [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~79 .extended_lut = "on";
defparam \IO_DATA[9]~79 .lut_mask = 64'h555F0F0F777F0F0F;
defparam \IO_DATA[9]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N42
cyclonev_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = ( \inst|Add1~37_sumout  & ( \IO_DATA[9]~79_combout  & ( (!\inst|Selector18~3_combout ) # (((!\inst|WideOr3~0_combout ) # (\inst|Selector18~0_combout )) # (\inst|state.ex_in2~q )) ) ) ) # ( !\inst|Add1~37_sumout  & ( 
// \IO_DATA[9]~79_combout  & ( (!\inst|Selector18~3_combout ) # ((\inst|Selector18~0_combout ) # (\inst|state.ex_in2~q )) ) ) ) # ( \inst|Add1~37_sumout  & ( !\IO_DATA[9]~79_combout  & ( (!\inst|Selector18~3_combout ) # ((!\inst|WideOr3~0_combout ) # 
// (\inst|Selector18~0_combout )) ) ) ) # ( !\inst|Add1~37_sumout  & ( !\IO_DATA[9]~79_combout  & ( (!\inst|Selector18~3_combout ) # (\inst|Selector18~0_combout ) ) ) )

	.dataa(!\inst|Selector18~3_combout ),
	.datab(!\inst|state.ex_in2~q ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Selector18~0_combout ),
	.datae(!\inst|Add1~37_sumout ),
	.dataf(!\IO_DATA[9]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~4 .extended_lut = "off";
defparam \inst|Selector18~4 .lut_mask = 64'hAAFFFAFFBBFFFBFF;
defparam \inst|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N44
dffeas \inst|AC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[9] .is_wysiwyg = "true";
defparam \inst|AC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~35 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~35_combout  = ( \inst|AC [8] & ( (\inst|IR [1] & (!\inst|IR [4] & ((\inst|IR [0]) # (\inst|AC [9])))) ) ) # ( !\inst|AC [8] & ( (\inst|IR [1] & (!\inst|IR [4] & (\inst|AC [9] & !\inst|IR [0]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [9]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[43]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~35 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~35 .lut_mask = 64'h0400040004440444;
defparam \inst|shifter|auto_generated|sbit_w[43]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~34 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~34_combout  = ( \inst|AC [13] & ( (\inst|IR [1] & (\inst|IR [4] & ((!\inst|IR [0]) # (\inst|AC [14])))) ) ) # ( !\inst|AC [13] & ( (\inst|IR [1] & (\inst|IR [4] & (\inst|AC [14] & \inst|IR [0]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[43]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~34 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~34 .lut_mask = 64'h0001000111011101;
defparam \inst|shifter|auto_generated|sbit_w[43]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~36 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~36_combout  = ( \inst|shifter|auto_generated|sbit_w[43]~34_combout  & ( \inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[43]~34_combout  & ( 
// \inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[43]~34_combout  & ( !\inst|IR [2] & ( (!\inst|shifter|auto_generated|sbit_w[43]~35_combout  & 
// ((!\inst|shifter|auto_generated|sbit_w[27]~14_combout ) # (\inst|IR [1]))) ) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[43]~35_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[43]~34_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .lut_mask = 64'hCC440000F0F0F0F0;
defparam \inst|shifter|auto_generated|sbit_w[59]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|shifter|auto_generated|sbit_w[35]~38_combout  & ( (!\inst|IR [2] & \inst|Selector27~2_combout ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[35]~38_combout  & ( (!\inst|IR [2] & (\inst|Selector27~2_combout  & 
// ((\inst|shifter|auto_generated|sbit_w[35]~37_combout ) # (\inst|shifter|auto_generated|sbit_w[35]~39_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[35]~39_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector27~2_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[35]~37_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[35]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h040C040C0C0C0C0C;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \inst|IR [3] & ( (\inst|IR [4] & \inst|state.ex_shift~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h00000000000F000F;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = ( \inst|AC [3] & ( ((\inst|state.ex_loadi~q  & \inst|IR [3])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [3] & ( (\inst|state.ex_loadi~q  & \inst|IR [3]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(gnd),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~3 .extended_lut = "off";
defparam \inst|Selector24~3 .lut_mask = 64'h0055005533773377;
defparam \inst|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = ( !\inst|Selector24~3_combout  & ( \inst|AC [3] & ( (!\inst|altsyncram_component|auto_generated|q_a [3] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|WideOr3~1_combout  & 
// !\inst|state.ex_and~q )))) ) ) ) # ( !\inst|Selector24~3_combout  & ( !\inst|AC [3] & ( (!\inst|altsyncram_component|auto_generated|q_a [3]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|Selector24~3_combout ),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~4 .extended_lut = "off";
defparam \inst|Selector24~4 .lut_mask = 64'hF2F20000A3A00000;
defparam \inst|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N36
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( !\inst|IR [3] & ( (\inst|state.ex_shift~q  & (\inst|IR [4] & \inst|IR [2])) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(!\inst|IR [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'h0101000001010000;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[25]~13 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[25]~13_combout  = ( \inst|AC [9] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [8]))) # (\inst|IR [4] & (\inst|AC [10]))) ) ) # ( !\inst|AC [9] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [8]))) # (\inst|IR 
// [4] & (\inst|AC [10])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [10]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N42
cyclonev_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = ( \inst|IR [1] & ( \inst|IR [4] & ( (\inst|Selector24~1_combout  & \inst|shifter|auto_generated|sbit_w[25]~13_combout ) ) ) ) # ( !\inst|IR [1] & ( \inst|IR [4] & ( (\inst|shifter|auto_generated|sbit_w[23]~15_combout  & 
// \inst|Selector24~1_combout ) ) ) ) # ( \inst|IR [1] & ( !\inst|IR [4] & ( (\inst|shifter|auto_generated|sbit_w[21]~31_combout  & \inst|Selector24~1_combout ) ) ) ) # ( !\inst|IR [1] & ( !\inst|IR [4] & ( (\inst|shifter|auto_generated|sbit_w[23]~15_combout 
//  & \inst|Selector24~1_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datac(!\inst|Selector24~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~2 .extended_lut = "off";
defparam \inst|Selector24~2 .lut_mask = 64'h030305050303000F;
defparam \inst|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \inst|Selector24~5 (
// Equation(s):
// \inst|Selector24~5_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~32_combout  & ( !\inst|Selector24~2_combout  & ( (!\inst|Selector24~0_combout  & (!\inst|Selector27~0_combout  & \inst|Selector24~4_combout )) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[59]~32_combout  & ( !\inst|Selector24~2_combout  & ( (!\inst|Selector24~0_combout  & (\inst|Selector24~4_combout  & ((!\inst|Selector27~0_combout ) # (\inst|shifter|auto_generated|sbit_w[59]~36_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[59]~36_combout ),
	.datab(!\inst|Selector24~0_combout ),
	.datac(!\inst|Selector27~0_combout ),
	.datad(!\inst|Selector24~4_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[59]~32_combout ),
	.dataf(!\inst|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~5 .extended_lut = "off";
defparam \inst|Selector24~5 .lut_mask = 64'h00C400C000000000;
defparam \inst|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N0
cyclonev_lcell_comb \inst|Selector24~6 (
// Equation(s):
// \inst|Selector24~6_combout  = ( \inst|Add1~13_sumout  & ( \inst|Selector24~5_combout  & ( (!\inst|WideOr3~0_combout ) # ((\inst|state.ex_in2~q  & ((\IO_DATA[3]~12_combout ) # (\IO_DATA[3]~65_combout )))) ) ) ) # ( !\inst|Add1~13_sumout  & ( 
// \inst|Selector24~5_combout  & ( (\inst|state.ex_in2~q  & ((\IO_DATA[3]~12_combout ) # (\IO_DATA[3]~65_combout ))) ) ) ) # ( \inst|Add1~13_sumout  & ( !\inst|Selector24~5_combout  ) ) # ( !\inst|Add1~13_sumout  & ( !\inst|Selector24~5_combout  ) )

	.dataa(!\IO_DATA[3]~65_combout ),
	.datab(!\IO_DATA[3]~12_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Add1~13_sumout ),
	.dataf(!\inst|Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~6 .extended_lut = "off";
defparam \inst|Selector24~6 .lut_mask = 64'hFFFFFFFF0707FF07;
defparam \inst|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \inst|AC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[3] .is_wysiwyg = "true";
defparam \inst|AC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~37 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~37_combout  = ( !\inst|IR [1] & ( \inst|AC [2] & ( (!\inst|IR [0] & (((\inst|AC [3])))) # (\inst|IR [0] & (((!\inst|IR [4])) # (\inst|AC [4]))) ) ) ) # ( !\inst|IR [1] & ( !\inst|AC [2] & ( (!\inst|IR [0] & 
// (((\inst|AC [3])))) # (\inst|IR [0] & (\inst|AC [4] & ((\inst|IR [4])))) ) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [4]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[35]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~37 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~37 .lut_mask = 64'h0A1B00005F1B0000;
defparam \inst|shifter|auto_generated|sbit_w[35]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~47 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~47_combout  = ( \inst|shifter|auto_generated|sbit_w[35]~38_combout  & ( (\inst|IR [2] & !\inst|IR [4]) ) ) # ( !\inst|shifter|auto_generated|sbit_w[35]~38_combout  & ( (\inst|IR [2] & (!\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[35]~39_combout ) # (\inst|shifter|auto_generated|sbit_w[35]~37_combout )))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[35]~37_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[35]~39_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[35]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .lut_mask = 64'h0444044444444444;
defparam \inst|shifter|auto_generated|sbit_w[55]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = ( \inst|AC [7] & ( ((\inst|state.ex_loadi~q  & \inst|IR [7])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [7] & ( (\inst|state.ex_loadi~q  & \inst|IR [7]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|IR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~2 .extended_lut = "off";
defparam \inst|Selector20~2 .lut_mask = 64'h0505050537373737;
defparam \inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = ( \inst|AC [7] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) # ( !\inst|AC [7] & ( (!\inst|state.ex_load~q  & !\inst|state.ex_or~q ) ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~0 .extended_lut = "off";
defparam \inst|Selector20~0 .lut_mask = 64'h8888888880808080;
defparam \inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N0
cyclonev_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = ( \inst|AC [15] & ( (\inst|IR [3] & (\inst|IR [4] & \inst|state.ex_shift~q )) ) )

	.dataa(gnd),
	.datab(!\inst|IR [3]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~1 .extended_lut = "off";
defparam \inst|Selector20~1 .lut_mask = 64'h0000000000030003;
defparam \inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = ( \inst|altsyncram_component|auto_generated|q_a [7] & ( \inst|AC [7] & ( (!\inst|Selector20~2_combout  & (\inst|Selector20~0_combout  & !\inst|Selector20~1_combout )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [7] & ( \inst|AC [7] & ( (!\inst|Selector20~2_combout  & (!\inst|state.ex_xor~q  & !\inst|Selector20~1_combout )) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [7] & ( !\inst|AC [7] & ( (!\inst|Selector20~2_combout  & (\inst|Selector20~0_combout 
//  & (!\inst|state.ex_xor~q  & !\inst|Selector20~1_combout ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [7] & ( !\inst|AC [7] & ( (!\inst|Selector20~2_combout  & !\inst|Selector20~1_combout ) ) ) )

	.dataa(!\inst|Selector20~2_combout ),
	.datab(!\inst|Selector20~0_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|Selector20~1_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~3 .extended_lut = "off";
defparam \inst|Selector20~3 .lut_mask = 64'hAA002000A0002200;
defparam \inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[39]~45 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[39]~45_combout  = ( \inst|IR [4] & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout )) # (\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[25]~13_combout ))) ) ) # ( !\inst|IR [4] & ( 
// (!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[21]~31_combout )) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[21]~31_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[39]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[39]~45 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[39]~45 .lut_mask = 64'h33553355330F330F;
defparam \inst|shifter|auto_generated|sbit_w[39]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~46 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~46_combout  = ( \inst|shifter|auto_generated|sbit_w[27]~14_combout  & ( (\inst|IR [2] & (\inst|IR [4] & ((!\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[29]~17_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[27]~14_combout  & ( (\inst|IR [2] & (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[29]~17_combout  & \inst|IR [1]))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .lut_mask = 64'h0001000111011101;
defparam \inst|shifter|auto_generated|sbit_w[55]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N42
cyclonev_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = ( \inst|shifter|auto_generated|sbit_w[39]~45_combout  & ( \inst|shifter|auto_generated|sbit_w[55]~46_combout  & ( (!\inst|Selector27~2_combout  & \inst|Selector20~3_combout ) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[39]~45_combout  & ( \inst|shifter|auto_generated|sbit_w[55]~46_combout  & ( (!\inst|Selector27~2_combout  & \inst|Selector20~3_combout ) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[39]~45_combout  & ( 
// !\inst|shifter|auto_generated|sbit_w[55]~46_combout  & ( (\inst|Selector20~3_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[55]~47_combout  & \inst|IR [2])))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[39]~45_combout  & ( !\inst|shifter|auto_generated|sbit_w[55]~46_combout  & ( (\inst|Selector20~3_combout  & ((!\inst|Selector27~2_combout ) # (!\inst|shifter|auto_generated|sbit_w[55]~47_combout ))) ) ) )

	.dataa(!\inst|Selector27~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|Selector20~3_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[39]~45_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~4 .extended_lut = "off";
defparam \inst|Selector20~4 .lut_mask = 64'h00EE00AE00AA00AA;
defparam \inst|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_lcell_comb \inst|Add1~74 (
// Equation(s):
// \inst|Add1~74_combout  = ( \inst|IR [6] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a 
// [6])))) ) ) # ( !\inst|IR [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [6] & (((\inst|state.ex_sub~q )))) # (\inst|altsyncram_component|auto_generated|q_a [6] & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & !\inst|state.ex_sub~q ))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|state.ex_sub~q ),
	.datae(gnd),
	.dataf(!\inst|IR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~74 .extended_lut = "off";
defparam \inst|Add1~74 .lut_mask = 64'h02F002F057F057F0;
defparam \inst|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \inst|Add1~73 (
// Equation(s):
// \inst|Add1~73_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [5])) # (\inst|state.ex_addi~q  & ((\inst|IR [5]))))) # (\inst|state.ex_sub~q  & 
// (!\inst|altsyncram_component|auto_generated|q_a [5])) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (((\inst|IR [5] & \inst|state.ex_addi~q )))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|IR [5]),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~73 .extended_lut = "off";
defparam \inst|Add1~73 .lut_mask = 64'h0A3A0A3A5A3A5A3A;
defparam \inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( \inst|Add1~72_combout  ) + ( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~14  ))
// \inst|Add1~18  = CARRY(( \inst|Add1~72_combout  ) + ( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~14  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~72_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [4]),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( (\inst|AC [5] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~73_combout  ) + ( \inst|Add1~18  ))
// \inst|Add1~22  = CARRY(( (\inst|AC [5] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~73_combout  ) + ( \inst|Add1~18  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [5]),
	.datae(gnd),
	.dataf(!\inst|Add1~73_combout ),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~22  ))
// \inst|Add1~26  = CARRY(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~22  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~74_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [6]),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( \inst|Add1~75_combout  ) + ( (\inst|AC [7] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~26  ))
// \inst|Add1~30  = CARRY(( \inst|Add1~75_combout  ) + ( (\inst|AC [7] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~26  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~75_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N21
cyclonev_lcell_comb \inst|Selector20~5 (
// Equation(s):
// \inst|Selector20~5_combout  = ( \inst|Add1~29_sumout  & ( \inst|WideOr3~0_combout  & ( (!\inst|Selector20~4_combout ) # ((\inst|state.ex_in2~q  & ((\IO_DATA[7]~28_combout ) # (\IO_DATA[7]~71_combout )))) ) ) ) # ( !\inst|Add1~29_sumout  & ( 
// \inst|WideOr3~0_combout  & ( (!\inst|Selector20~4_combout ) # ((\inst|state.ex_in2~q  & ((\IO_DATA[7]~28_combout ) # (\IO_DATA[7]~71_combout )))) ) ) ) # ( \inst|Add1~29_sumout  & ( !\inst|WideOr3~0_combout  ) ) # ( !\inst|Add1~29_sumout  & ( 
// !\inst|WideOr3~0_combout  & ( (!\inst|Selector20~4_combout ) # ((\inst|state.ex_in2~q  & ((\IO_DATA[7]~28_combout ) # (\IO_DATA[7]~71_combout )))) ) ) )

	.dataa(!\IO_DATA[7]~71_combout ),
	.datab(!\IO_DATA[7]~28_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector20~4_combout ),
	.datae(!\inst|Add1~29_sumout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~5 .extended_lut = "off";
defparam \inst|Selector20~5 .lut_mask = 64'hFF07FFFFFF07FF07;
defparam \inst|Selector20~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N26
dffeas \inst|AC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector20~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[7] .is_wysiwyg = "true";
defparam \inst|AC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~10 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~10_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (\inst|IR [4] & (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ) # (\inst|IR [1])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout  & \inst|IR [2]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .lut_mask = 64'h0002000200130013;
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~12 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~12_combout  = ( \inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( !\inst|IR [2] ) ) # ( !\inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( (\inst|shifter|auto_generated|sbit_w[18]~8_combout  & (\inst|IR 
// [4] & (!\inst|IR [2] & \inst|IR [1]))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .lut_mask = 64'h00100010F0F0F0F0;
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N27
cyclonev_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = ( \inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( (\inst|IR [4] & !\inst|AC [15]) ) ) # ( !\inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( (!\inst|IR [4] & ((!\inst|shifter|auto_generated|sbit_w[48]~10_combout 
// ))) # (\inst|IR [4] & (!\inst|AC [15])) ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~0 .extended_lut = "off";
defparam \inst|Selector19~0 .lut_mask = 64'hFC30FC3030303030;
defparam \inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[40]~3 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[40]~3_combout  = ( \inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[22]~2_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[24]~0_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[22]~2_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[26]~1_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[56]~48 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[56]~48_combout  = ( \inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[40]~3_combout )) # (\inst|IR [2] & (((\inst|IR [4]) # 
// (\inst|shifter|auto_generated|sbit_w[36]~9_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[40]~3_combout )) # (\inst|IR [2] & 
// (((\inst|shifter|auto_generated|sbit_w[36]~9_combout  & !\inst|IR [4])))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[56]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[56]~48 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[56]~48 .lut_mask = 64'h5350535F5350535F;
defparam \inst|shifter|auto_generated|sbit_w[56]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = ( \inst|state.ex_or~q  & ( ((\inst|IR [8] & \inst|state.ex_loadi~q )) # (\inst|AC [8]) ) ) # ( !\inst|state.ex_or~q  & ( (\inst|IR [8] & \inst|state.ex_loadi~q ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [8]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~1 .extended_lut = "off";
defparam \inst|Selector19~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \inst|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = ( !\inst|Selector19~1_combout  & ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (\inst|WideOr3~1_combout  & ((!\inst|AC [8] & (!\inst|state.ex_xor~q )) # (\inst|AC [8] & ((!\inst|state.ex_and~q ))))) ) ) ) # ( 
// !\inst|Selector19~1_combout  & ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|AC [8]) # (!\inst|state.ex_xor~q ) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|AC [8]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|Selector19~1_combout ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~2 .extended_lut = "off";
defparam \inst|Selector19~2 .lut_mask = 64'hFCFC000051400000;
defparam \inst|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N30
cyclonev_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = ( \inst|Selector19~2_combout  & ( (!\inst|state.ex_shift~q ) # ((!\inst|IR [3] & ((!\inst|shifter|auto_generated|sbit_w[56]~48_combout ))) # (\inst|IR [3] & (\inst|Selector19~0_combout ))) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|Selector19~0_combout ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|shifter|auto_generated|sbit_w[56]~48_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~3 .extended_lut = "off";
defparam \inst|Selector19~3 .lut_mask = 64'h00000000FBABFBAB;
defparam \inst|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \IO_DATA[8]~33 (
// Equation(s):
// \IO_DATA[8]~33_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~33 .extended_lut = "off";
defparam \IO_DATA[8]~33 .lut_mask = 64'h202A707A252F757F;
defparam \IO_DATA[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \IO_DATA[8]~35 (
// Equation(s):
// \IO_DATA[8]~35_combout  = ( \IO_DATA[8]~33_combout  & ( ((\inst14|data_word~0_combout  & ((\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[8]~34_combout )))) # (\IO_DATA[8]~32_combout ) ) ) # ( !\IO_DATA[8]~33_combout  & ( 
// ((\IO_DATA[8]~34_combout  & (\inst14|data_word~0_combout  & !\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) # (\IO_DATA[8]~32_combout ) ) )

	.dataa(!\IO_DATA[8]~34_combout ),
	.datab(!\IO_DATA[8]~32_combout ),
	.datac(!\inst14|data_word~0_combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\IO_DATA[8]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~35 .extended_lut = "off";
defparam \IO_DATA[8]~35 .lut_mask = 64'h37333733373F373F;
defparam \IO_DATA[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N8
dffeas \inst14|mem_data[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[8]~35_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[8] .is_wysiwyg = "true";
defparam \inst14|mem_data[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [8]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \IO_DATA[8]~34 (
// Equation(s):
// \IO_DATA[8]~34_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~34 .extended_lut = "off";
defparam \IO_DATA[8]~34 .lut_mask = 64'h024613578ACE9BDF;
defparam \IO_DATA[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N12
cyclonev_lcell_comb \IO_DATA[8]~72 (
// Equation(s):
// \IO_DATA[8]~72_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\inst14|data_word~0_combout  & \IO_DATA[8]~33_combout ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ( (\inst14|data_word~0_combout  
// & \IO_DATA[8]~34_combout ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(gnd),
	.datac(!\IO_DATA[8]~34_combout ),
	.datad(!\IO_DATA[8]~33_combout ),
	.datae(gnd),
	.dataf(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~72 .extended_lut = "off";
defparam \IO_DATA[8]~72 .lut_mask = 64'h0505050500550055;
defparam \IO_DATA[8]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N42
cyclonev_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = ( \inst|state.ex_in2~q  & ( \IO_DATA[8]~72_combout  ) ) # ( !\inst|state.ex_in2~q  & ( \IO_DATA[8]~72_combout  & ( (!\inst|Selector19~3_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~33_sumout )) ) ) ) # ( 
// \inst|state.ex_in2~q  & ( !\IO_DATA[8]~72_combout  & ( ((!\inst|Selector19~3_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~33_sumout ))) # (\IO_DATA[8]~32_combout ) ) ) ) # ( !\inst|state.ex_in2~q  & ( !\IO_DATA[8]~72_combout  & ( 
// (!\inst|Selector19~3_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~33_sumout )) ) ) )

	.dataa(!\IO_DATA[8]~32_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Add1~33_sumout ),
	.datad(!\inst|Selector19~3_combout ),
	.datae(!\inst|state.ex_in2~q ),
	.dataf(!\IO_DATA[8]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~4 .extended_lut = "off";
defparam \inst|Selector19~4 .lut_mask = 64'hFF0CFF5DFF0CFFFF;
defparam \inst|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N44
dffeas \inst|AC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[8] .is_wysiwyg = "true";
defparam \inst|AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[23]~15 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[23]~15_combout  = ( \inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [8] ) ) ) # ( !\inst|IR [0] & ( \inst|IR [4] & ( \inst|AC [7] ) ) ) # ( \inst|IR [0] & ( !\inst|IR [4] & ( \inst|AC [6] ) ) ) # ( !\inst|IR [0] & ( 
// !\inst|IR [4] & ( \inst|AC [7] ) ) )

	.dataa(!\inst|AC [8]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [7]),
	.datad(gnd),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .lut_mask = 64'h0F0F33330F0F5555;
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[41]~16 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[41]~16_combout  = ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[27]~14_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[27]~14_combout ))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .lut_mask = 64'h02130213CEDFCEDF;
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N0
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = ( \inst|Selector27~0_combout  & ( \inst|shifter|auto_generated|sbit_w[57]~22_combout  ) ) # ( \inst|Selector27~0_combout  & ( !\inst|shifter|auto_generated|sbit_w[57]~22_combout  & ( ((!\inst|IR [2] & 
// \inst|shifter|auto_generated|sbit_w[41]~16_combout )) # (\inst|shifter|auto_generated|sbit_w[57]~18_combout ) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[57]~18_combout ),
	.datad(gnd),
	.datae(!\inst|Selector27~0_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[57]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h00002F2F0000FFFF;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( \inst|AC [1] & ( ((\inst|state.ex_loadi~q  & \inst|IR [1])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [1] & ( (\inst|state.ex_loadi~q  & \inst|IR [1]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|IR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~2 .extended_lut = "off";
defparam \inst|Selector26~2 .lut_mask = 64'h0505050537373737;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = ( \inst|state.ex_xor~q  & ( \inst|AC [1] & ( (!\inst|Selector26~2_combout  & (!\inst|state.ex_and~q  & (\inst|altsyncram_component|auto_generated|q_a [1] & \inst|WideOr3~1_combout ))) ) ) ) # ( !\inst|state.ex_xor~q  & ( 
// \inst|AC [1] & ( (!\inst|Selector26~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [1]) # ((!\inst|state.ex_and~q  & \inst|WideOr3~1_combout )))) ) ) ) # ( \inst|state.ex_xor~q  & ( !\inst|AC [1] & ( (!\inst|Selector26~2_combout  & 
// !\inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\inst|state.ex_xor~q  & ( !\inst|AC [1] & ( (!\inst|Selector26~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [1]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|Selector26~2_combout ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst|WideOr3~1_combout ),
	.datae(!\inst|state.ex_xor~q ),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~3 .extended_lut = "off";
defparam \inst|Selector26~3 .lut_mask = 64'hA0AAA0A0A0A80008;
defparam \inst|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~23 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~23_combout  = ( !\inst|shifter|auto_generated|sbit_w[37]~19_combout  & ( (!\inst|shifter|auto_generated|sbit_w[37]~20_combout  & !\inst|shifter|auto_generated|sbit_w[37]~21_combout ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[37]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~23 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~23 .lut_mask = 64'hAA00AA0000000000;
defparam \inst|shifter|auto_generated|sbit_w[37]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N6
cyclonev_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = ( \inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( \inst|shifter|auto_generated|sbit_w[37]~23_combout  & ( \inst|Selector26~3_combout  ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( 
// \inst|shifter|auto_generated|sbit_w[37]~23_combout  & ( (\inst|Selector26~3_combout  & ((!\inst|Selector27~2_combout ) # (\inst|IR [2]))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( !\inst|shifter|auto_generated|sbit_w[37]~23_combout 
//  & ( (\inst|Selector26~3_combout  & ((!\inst|IR [2]) # ((!\inst|IR [4]) # (!\inst|Selector27~2_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[49]~26_combout  & ( !\inst|shifter|auto_generated|sbit_w[37]~23_combout  & ( 
// (\inst|Selector26~3_combout  & ((!\inst|Selector27~2_combout ) # ((\inst|IR [2] & !\inst|IR [4])))) ) ) )

	.dataa(!\inst|Selector26~3_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|Selector27~2_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[49]~26_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~4 .extended_lut = "off";
defparam \inst|Selector26~4 .lut_mask = 64'h5510555455115555;
defparam \inst|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N54
cyclonev_lcell_comb \IO_DATA[1]~5 (
// Equation(s):
// \IO_DATA[1]~5_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~5 .extended_lut = "off";
defparam \IO_DATA[1]~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \IO_DATA[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \IO_DATA[1]~7 (
// Equation(s):
// \IO_DATA[1]~7_combout  = ( \IO_DATA[1]~4_combout  & ( \IO_DATA[1]~6_combout  ) ) # ( !\IO_DATA[1]~4_combout  & ( \IO_DATA[1]~6_combout  ) ) # ( \IO_DATA[1]~4_combout  & ( !\IO_DATA[1]~6_combout  & ( (\inst14|data_word~0_combout  & ((\IO_DATA[1]~5_combout 
// ) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\IO_DATA[1]~4_combout  & ( !\IO_DATA[1]~6_combout  & ( (\inst14|data_word~0_combout  & (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \IO_DATA[1]~5_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[1]~5_combout ),
	.datae(!\IO_DATA[1]~4_combout ),
	.dataf(!\IO_DATA[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~7 .extended_lut = "off";
defparam \IO_DATA[1]~7 .lut_mask = 64'h00300333FFFFFFFF;
defparam \IO_DATA[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N38
dffeas \inst14|mem_data[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[1] .is_wysiwyg = "true";
defparam \inst14|mem_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [1]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N24
cyclonev_lcell_comb \IO_DATA[1]~4 (
// Equation(s):
// \IO_DATA[1]~4_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~4 .extended_lut = "off";
defparam \IO_DATA[1]~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \IO_DATA[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \IO_DATA[1]~63 (
// Equation(s):
// \IO_DATA[1]~63_combout  = ( \IO_DATA[1]~5_combout  & ( (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[1]~4_combout ))) ) ) # ( !\IO_DATA[1]~5_combout  & ( (\inst14|data_word~0_combout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \IO_DATA[1]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[1]~4_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~63 .extended_lut = "off";
defparam \IO_DATA[1]~63 .lut_mask = 64'h0003000330333033;
defparam \IO_DATA[1]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \inst|Selector26~5 (
// Equation(s):
// \inst|Selector26~5_combout  = ( \inst|Selector26~4_combout  & ( \IO_DATA[1]~63_combout  & ( ((\inst|state.ex_in2~q ) # (\inst|Selector26~1_combout )) # (\inst|Selector26~0_combout ) ) ) ) # ( !\inst|Selector26~4_combout  & ( \IO_DATA[1]~63_combout  ) ) # 
// ( \inst|Selector26~4_combout  & ( !\IO_DATA[1]~63_combout  & ( (((\IO_DATA[1]~6_combout  & \inst|state.ex_in2~q )) # (\inst|Selector26~1_combout )) # (\inst|Selector26~0_combout ) ) ) ) # ( !\inst|Selector26~4_combout  & ( !\IO_DATA[1]~63_combout  ) )

	.dataa(!\inst|Selector26~0_combout ),
	.datab(!\IO_DATA[1]~6_combout ),
	.datac(!\inst|Selector26~1_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|Selector26~4_combout ),
	.dataf(!\IO_DATA[1]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~5 .extended_lut = "off";
defparam \inst|Selector26~5 .lut_mask = 64'hFFFF5F7FFFFF5FFF;
defparam \inst|Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N14
dffeas \inst|AC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector26~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[1] .is_wysiwyg = "true";
defparam \inst|AC[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [10],\inst|AC [4],\inst|AC [3],\inst|AC [1],\inst|AC [0]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ModifiedTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pv24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001846300C2310061184611846610461184611846118C40";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \inst|Add1~72 (
// Equation(s):
// \inst|Add1~72_combout  = ( \inst|IR [4] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( !\inst|IR [4] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( \inst|IR [4] & ( 
// !\inst|state.ex_sub~q  & ( ((\inst|altsyncram_component|auto_generated|q_a [4] & \inst|state.ex_add~q )) # (\inst|state.ex_addi~q ) ) ) ) # ( !\inst|IR [4] & ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [4] & \inst|state.ex_add~q )) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.ex_add~q ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~72 .extended_lut = "off";
defparam \inst|Add1~72 .lut_mask = 64'h000A555FF0F0F0F0;
defparam \inst|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N36
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \inst|Add1~17_sumout  & ( !\inst|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N6
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( \inst|AC [4] & ( ((\inst|state.ex_loadi~q  & \inst|IR [4])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [4] & ( (\inst|state.ex_loadi~q  & \inst|IR [4]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|AC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~2 .extended_lut = "off";
defparam \inst|Selector23~2 .lut_mask = 64'h0505050505FF05FF;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N36
cyclonev_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = ( \inst|state.ex_and~q  & ( \inst|AC [4] & ( (!\inst|altsyncram_component|auto_generated|q_a [4] & (!\inst|state.ex_xor~q  & !\inst|Selector23~2_combout )) ) ) ) # ( !\inst|state.ex_and~q  & ( \inst|AC [4] & ( 
// (!\inst|Selector23~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [4] & ((!\inst|state.ex_xor~q ))) # (\inst|altsyncram_component|auto_generated|q_a [4] & (\inst|WideOr3~1_combout )))) ) ) ) # ( \inst|state.ex_and~q  & ( !\inst|AC [4] & ( 
// (!\inst|Selector23~2_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [4]) # ((\inst|WideOr3~1_combout  & !\inst|state.ex_xor~q )))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|AC [4] & ( (!\inst|Selector23~2_combout  & 
// ((!\inst|altsyncram_component|auto_generated|q_a [4]) # ((\inst|WideOr3~1_combout  & !\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|Selector23~2_combout ),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|AC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~3 .extended_lut = "off";
defparam \inst|Selector23~3 .lut_mask = 64'hDC00DC00D100C000;
defparam \inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( \inst|Selector23~3_combout  & ( (!\inst|Selector27~0_combout ) # ((!\inst|shifter|auto_generated|sbit_w[44]~6_combout  & 
// (!\inst|shifter|auto_generated|sbit_w[60]~40_combout  & !\inst|IR [2]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( \inst|Selector23~3_combout  & ( (!\inst|Selector27~0_combout ) # 
// ((!\inst|shifter|auto_generated|sbit_w[60]~40_combout  & ((!\inst|shifter|auto_generated|sbit_w[44]~6_combout ) # (\inst|IR [2])))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[60]~40_combout ),
	.datac(!\inst|Selector27~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.dataf(!\inst|Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~4 .extended_lut = "off";
defparam \inst|Selector23~4 .lut_mask = 64'h00000000F8FCF8F0;
defparam \inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N48
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = ( \inst|Selector27~2_combout  & ( \inst|IR [2] & ( (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[32]~11_combout ))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[40]~3_combout )) ) ) ) # ( 
// \inst|Selector27~2_combout  & ( !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|Selector27~2_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h0000333300000F55;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N48
cyclonev_lcell_comb \inst|Selector23~5 (
// Equation(s):
// \inst|Selector23~5_combout  = ( \inst|Selector23~1_combout  & ( \IO_DATA[4]~16_combout  ) ) # ( !\inst|Selector23~1_combout  & ( \IO_DATA[4]~16_combout  & ( ((!\inst|Selector23~4_combout ) # (\inst|Selector23~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # 
// ( \inst|Selector23~1_combout  & ( !\IO_DATA[4]~16_combout  ) ) # ( !\inst|Selector23~1_combout  & ( !\IO_DATA[4]~16_combout  & ( ((!\inst|Selector23~4_combout ) # ((\inst|state.ex_in2~q  & \IO_DATA[4]~66_combout ))) # (\inst|Selector23~0_combout ) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\IO_DATA[4]~66_combout ),
	.datac(!\inst|Selector23~0_combout ),
	.datad(!\inst|Selector23~4_combout ),
	.datae(!\inst|Selector23~1_combout ),
	.dataf(!\IO_DATA[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~5 .extended_lut = "off";
defparam \inst|Selector23~5 .lut_mask = 64'hFF1FFFFFFF5FFFFF;
defparam \inst|Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N35
dffeas \inst|AC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector23~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[4] .is_wysiwyg = "true";
defparam \inst|AC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[20]~7_combout  = ( \inst|IR [4] & ( (!\inst|IR [0] & ((\inst|AC [4]))) # (\inst|IR [0] & (\inst|AC [5])) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [4])) # (\inst|IR [0] & ((\inst|AC [3]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [5]),
	.datac(!\inst|AC [4]),
	.datad(!\inst|AC [3]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h0A5F0A5F1B1B1B1B;
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~30 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~30_combout  = ( \inst|AC [0] & ( \inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((!\inst|IR [0]))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) 
// ) ) ) # ( !\inst|AC [0] & ( \inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( (!\inst|IR [1]) # ((\inst|shifter|auto_generated|sbit_w[20]~7_combout  & \inst|IR [4])) ) ) ) # ( \inst|AC [0] & ( !\inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( 
// (\inst|IR [1] & ((!\inst|IR [4] & ((!\inst|IR [0]))) # (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout )))) ) ) ) # ( !\inst|AC [0] & ( !\inst|shifter|auto_generated|sbit_w[18]~8_combout  & ( 
// (\inst|shifter|auto_generated|sbit_w[20]~7_combout  & (\inst|IR [1] & \inst|IR [4])) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|AC [0]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .lut_mask = 64'h00050C05F0F5FCF5;
defparam \inst|shifter|auto_generated|sbit_w[34]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[54]~43 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[54]~43_combout  = ( \inst|IR [4] & ( (!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[38]~29_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[42]~27_combout )) ) ) # ( !\inst|IR [4] & ( 
// (!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[38]~29_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[34]~30_combout )) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[42]~27_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[54]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[54]~43 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[54]~43 .lut_mask = 64'h11BB11BB05AF05AF;
defparam \inst|shifter|auto_generated|sbit_w[54]~43 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y12_N11
dffeas \inst7|B_DI[6] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[6] .is_wysiwyg = "true";
defparam \inst7|B_DI[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N45
cyclonev_lcell_comb \IO_DATA[6]~68 (
// Equation(s):
// \IO_DATA[6]~68_combout  = ( \inst3|TIMER_EN~0_combout  & ( \inst3|BIT_I_EN~0_combout  & ( (\inst7|B_DI [6] & (!\inst|IO_WRITE_int~q  & ((!\inst|Selector12~0_combout ) # (!\inst3|TIMER_EN~1_combout )))) ) ) ) # ( !\inst3|TIMER_EN~0_combout  & ( 
// \inst3|BIT_I_EN~0_combout  & ( (\inst7|B_DI [6] & !\inst|IO_WRITE_int~q ) ) ) ) # ( \inst3|TIMER_EN~0_combout  & ( !\inst3|BIT_I_EN~0_combout  & ( (\inst7|B_DI [6] & !\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst3|TIMER_EN~0_combout  & ( 
// !\inst3|BIT_I_EN~0_combout  & ( (\inst7|B_DI [6] & !\inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\inst7|B_DI [6]),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst3|TIMER_EN~1_combout ),
	.datae(!\inst3|TIMER_EN~0_combout ),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~68 .extended_lut = "off";
defparam \IO_DATA[6]~68 .lut_mask = 64'h5050505050505040;
defparam \IO_DATA[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N17
dffeas \inst4|COUNT[6]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N24
cyclonev_lcell_comb \inst4|IO_COUNT[6] (
// Equation(s):
// \inst4|IO_COUNT [6] = ( \inst4|COUNT[6]~DUPLICATE_q  & ( (\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [6]) ) ) # ( !\inst4|COUNT[6]~DUPLICATE_q  & ( (\inst4|IO_COUNT [6] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [6]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[6] .extended_lut = "off";
defparam \inst4|IO_COUNT[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst4|IO_COUNT[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N57
cyclonev_lcell_comb \IO_DATA[6]~24 (
// Equation(s):
// \IO_DATA[6]~24_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [6] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst7|B_DI [6] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst|AC 
// [6] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [6] ) ) )

	.dataa(!\inst7|B_DI [6]),
	.datab(gnd),
	.datac(!\inst|AC [6]),
	.datad(!\inst4|IO_COUNT [6]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~24 .extended_lut = "off";
defparam \IO_DATA[6]~24 .lut_mask = 64'h00FF0F0F55550F0F;
defparam \IO_DATA[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \IO_DATA[6]~26 (
// Equation(s):
// \IO_DATA[6]~26_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~26 .extended_lut = "off";
defparam \IO_DATA[6]~26 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \IO_DATA[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \IO_DATA[6]~27 (
// Equation(s):
// \IO_DATA[6]~27_combout  = ( \IO_DATA[6]~26_combout  & ( (!\inst14|data_word~0_combout  & (((\IO_DATA[6]~24_combout )))) # (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # ((\IO_DATA[6]~25_combout )))) ) ) 
// # ( !\IO_DATA[6]~26_combout  & ( (!\inst14|data_word~0_combout  & (((\IO_DATA[6]~24_combout )))) # (\inst14|data_word~0_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\IO_DATA[6]~25_combout )))) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IO_DATA[6]~24_combout ),
	.datad(!\IO_DATA[6]~25_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~27 .extended_lut = "off";
defparam \IO_DATA[6]~27 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \IO_DATA[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N59
dffeas \inst14|mem_data[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[6]~27_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[6] .is_wysiwyg = "true";
defparam \inst14|mem_data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [6]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \IO_DATA[6]~25 (
// Equation(s):
// \IO_DATA[6]~25_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~25 .extended_lut = "off";
defparam \IO_DATA[6]~25 .lut_mask = 64'h048C26AE159D37BF;
defparam \IO_DATA[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \IO_DATA[6]~70 (
// Equation(s):
// \IO_DATA[6]~70_combout  = ( \IO_DATA[6]~26_combout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[6]~25_combout ) ) ) # ( !\IO_DATA[6]~26_combout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & 
// \IO_DATA[6]~25_combout ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\IO_DATA[6]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~70 .extended_lut = "off";
defparam \IO_DATA[6]~70 .lut_mask = 64'h05050505AFAFAFAF;
defparam \IO_DATA[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N6
cyclonev_lcell_comb \IO_DATA[6]~69 (
// Equation(s):
// \IO_DATA[6]~69_combout  = ( \inst3|TIMER_EN~1_combout  & ( \inst3|BIT_I_EN~0_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [6] & (\inst3|TIMER_EN~0_combout  & \inst|Selector12~0_combout ))) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst4|IO_COUNT [6]),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(!\inst3|TIMER_EN~1_combout ),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~69 .extended_lut = "off";
defparam \IO_DATA[6]~69 .lut_mask = 64'h0000000000000002;
defparam \IO_DATA[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N54
cyclonev_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = ( !\inst14|data_word~0_combout  & ( (\inst|state.ex_in2~q  & ((((\inst|AC [6] & \inst|IO_WRITE_int~q )) # (\IO_DATA[6]~69_combout )) # (\IO_DATA[6]~68_combout ))) ) ) # ( \inst14|data_word~0_combout  & ( (\inst|state.ex_in2~q 
//  & (((\IO_DATA[6]~70_combout )))) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\IO_DATA[6]~68_combout ),
	.datac(!\IO_DATA[6]~70_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\IO_DATA[6]~69_combout ),
	.datag(!\inst|AC [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~4 .extended_lut = "on";
defparam \inst|Selector21~4 .lut_mask = 64'h1115050555550505;
defparam \inst|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[62]~44 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[62]~44_combout  = ( \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( \inst|IR [1] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & (!\inst|IR [2]))) # (\inst|IR [4] & (((\inst|AC [15])))) 
// ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( \inst|IR [1] & ( (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[28]~4_combout  & (!\inst|IR [2]))) # (\inst|IR [4] & (((\inst|AC [15])))) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( !\inst|IR [1] & ( (!\inst|IR [2]) # ((\inst|IR [4] & \inst|AC [15])) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[30]~5_combout  & ( !\inst|IR [1] & ( (\inst|IR [4] & (\inst|IR [2] & \inst|AC [15])) 
// ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[62]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[62]~44 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[62]~44 .lut_mask = 64'h0005F0F520752075;
defparam \inst|shifter|auto_generated|sbit_w[62]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N21
cyclonev_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = ( \inst|IR [6] & ( ((\inst|state.ex_or~q  & \inst|AC [6])) # (\inst|state.ex_loadi~q ) ) ) # ( !\inst|IR [6] & ( (\inst|state.ex_or~q  & \inst|AC [6]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|AC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~0 .extended_lut = "off";
defparam \inst|Selector21~0 .lut_mask = 64'h0303030357575757;
defparam \inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = ( !\inst|Selector21~0_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [6] & (((!\inst|altsyncram_component|auto_generated|q_a [6])))) # (\inst|AC [6] & (\inst|WideOr3~1_combout  & 
// (\inst|altsyncram_component|auto_generated|q_a [6] & !\inst|state.ex_and~q ))) ) ) ) # ( !\inst|Selector21~0_combout  & ( !\inst|state.ex_xor~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [6]) # ((\inst|WideOr3~1_combout  & ((!\inst|AC [6]) # 
// (!\inst|state.ex_and~q )))) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|AC [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|Selector21~0_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~1 .extended_lut = "off";
defparam \inst|Selector21~1 .lut_mask = 64'hF5F40000C1C00000;
defparam \inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N3
cyclonev_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = ( \inst|state.ex_shift~q  & ( (\inst|Selector21~1_combout  & ((!\inst|IR [4]) # ((!\inst|shifter|auto_generated|sbit_w[62]~44_combout ) # (!\inst|IR [3])))) ) ) # ( !\inst|state.ex_shift~q  & ( \inst|Selector21~1_combout  ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[62]~44_combout ),
	.datac(!\inst|Selector21~1_combout ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~3 .extended_lut = "off";
defparam \inst|Selector21~3 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N15
cyclonev_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ( \inst|Selector27~2_combout  & ( \inst|WideOr3~0_combout  & ( ((!\inst|Selector21~3_combout ) # (\inst|Selector21~4_combout )) # (\inst|shifter|auto_generated|sbit_w[54]~43_combout ) ) ) ) # ( !\inst|Selector27~2_combout  & 
// ( \inst|WideOr3~0_combout  & ( (!\inst|Selector21~3_combout ) # (\inst|Selector21~4_combout ) ) ) ) # ( \inst|Selector27~2_combout  & ( !\inst|WideOr3~0_combout  & ( (((!\inst|Selector21~3_combout ) # (\inst|Add1~25_sumout )) # (\inst|Selector21~4_combout 
// )) # (\inst|shifter|auto_generated|sbit_w[54]~43_combout ) ) ) ) # ( !\inst|Selector27~2_combout  & ( !\inst|WideOr3~0_combout  & ( ((!\inst|Selector21~3_combout ) # (\inst|Add1~25_sumout )) # (\inst|Selector21~4_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[54]~43_combout ),
	.datab(!\inst|Selector21~4_combout ),
	.datac(!\inst|Selector21~3_combout ),
	.datad(!\inst|Add1~25_sumout ),
	.datae(!\inst|Selector27~2_combout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~2 .extended_lut = "off";
defparam \inst|Selector21~2 .lut_mask = 64'hF3FFF7FFF3F3F7F7;
defparam \inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N17
dffeas \inst|AC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[6] .is_wysiwyg = "true";
defparam \inst|AC[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [9],\inst|AC [8],\inst|AC [7],\inst|AC [6],\inst|AC [5]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ModifiedTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pv24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080A501405280A0280A0280A0280A0280A0280A0280A0";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( \inst|IR [8] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( \inst|IR [8] & ( (!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & 
// !\inst|state.ex_istore2~DUPLICATE_q )) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [8] & ( !\inst|IR [8] & ( ((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~0 .extended_lut = "off";
defparam \inst|Selector3~0 .lut_mask = 64'h00003FFFC000FFFF;
defparam \inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N47
dffeas \inst|PC_stack[9][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N9
cyclonev_lcell_comb \inst|PC_stack[8][8]~feeder (
// Equation(s):
// \inst|PC_stack[8][8]~feeder_combout  = \inst|PC_stack[9][8]~q 

	.dataa(!\inst|PC_stack[9][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N10
dffeas \inst|PC_stack[8][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \inst|PC_stack[7][8]~feeder (
// Equation(s):
// \inst|PC_stack[7][8]~feeder_combout  = \inst|PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N8
dffeas \inst|PC_stack[7][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][8]~feeder_combout ),
	.asdata(\inst|PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \inst|PC_stack[6][8]~feeder (
// Equation(s):
// \inst|PC_stack[6][8]~feeder_combout  = \inst|PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N22
dffeas \inst|PC_stack[6][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][8]~feeder_combout ),
	.asdata(\inst|PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \inst|PC_stack[5][8]~feeder (
// Equation(s):
// \inst|PC_stack[5][8]~feeder_combout  = \inst|PC_stack[6][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N20
dffeas \inst|PC_stack[5][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][8]~feeder_combout ),
	.asdata(\inst|PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N57
cyclonev_lcell_comb \inst|PC_stack[4][8]~feeder (
// Equation(s):
// \inst|PC_stack[4][8]~feeder_combout  = \inst|PC_stack[5][8]~q 

	.dataa(!\inst|PC_stack[5][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N59
dffeas \inst|PC_stack[4][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][8]~feeder_combout ),
	.asdata(\inst|PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N33
cyclonev_lcell_comb \inst|PC_stack[3][8]~feeder (
// Equation(s):
// \inst|PC_stack[3][8]~feeder_combout  = \inst|PC_stack[4][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N35
dffeas \inst|PC_stack[3][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][8]~feeder_combout ),
	.asdata(\inst|PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \inst|PC_stack[2][8]~feeder (
// Equation(s):
// \inst|PC_stack[2][8]~feeder_combout  = \inst|PC_stack[3][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N56
dffeas \inst|PC_stack[2][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][8]~feeder_combout ),
	.asdata(\inst|PC_stack[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \inst|PC_stack[1][8]~feeder (
// Equation(s):
// \inst|PC_stack[1][8]~feeder_combout  = \inst|PC_stack[2][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N32
dffeas \inst|PC_stack[1][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N3
cyclonev_lcell_comb \inst|PC_stack[0][8]~feeder (
// Equation(s):
// \inst|PC_stack[0][8]~feeder_combout  = \inst|PC_stack[1][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N4
dffeas \inst|PC_stack[0][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][8]~q  ) ) # ( !\inst|state.ex_return~q  & ( \inst|PC_stack[0][8]~q  & ( (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector3~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & 
// (\inst|Add0~33_sumout )) ) ) ) # ( !\inst|state.ex_return~q  & ( !\inst|PC_stack[0][8]~q  & ( (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector3~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~33_sumout )) ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|Add0~33_sumout ),
	.datad(!\inst|Selector3~0_combout ),
	.datae(!\inst|state.ex_return~q ),
	.dataf(!\inst|PC_stack[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~1 .extended_lut = "off";
defparam \inst|Selector3~1 .lut_mask = 64'h05AF000005AFFFFF;
defparam \inst|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \inst|PC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \inst|next_mem_addr[8]~8 (
// Equation(s):
// \inst|next_mem_addr[8]~8_combout  = ( \inst|IR [8] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [8])))) ) ) # ( !\inst|IR [8] & 
// ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [8])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [8])))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|PC [8]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[8]~8 .extended_lut = "off";
defparam \inst|next_mem_addr[8]~8 .lut_mask = 64'h058D058D27AF27AF;
defparam \inst|next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \inst|next_mem_addr[7]~7 (
// Equation(s):
// \inst|next_mem_addr[7]~7_combout  = ( \inst|state.fetch~DUPLICATE_q  & ( \inst|PC [7] ) ) # ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [7])) # (\inst|WideNor0~combout  & ((\inst|IR 
// [7]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|IR [7]),
	.datac(!\inst|PC [7]),
	.datad(!\inst|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[7]~7 .extended_lut = "off";
defparam \inst|next_mem_addr[7]~7 .lut_mask = 64'h553355330F0F0F0F;
defparam \inst|next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N56
dffeas \inst|IR[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[6] .is_wysiwyg = "true";
defparam \inst|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (((\inst|state.ex_istore2~DUPLICATE_q ) # (\inst|IR [6])) # (\inst|state.ex_iload~q )) # (\inst|state.decode~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [6] & ( (!\inst|state.decode~q  & (!\inst|state.ex_iload~q  & (\inst|IR [6] & !\inst|state.ex_istore2~DUPLICATE_q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_iload~q ),
	.datac(!\inst|IR [6]),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~0 .extended_lut = "off";
defparam \inst|Selector5~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N10
dffeas \inst|PC_stack[9][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N57
cyclonev_lcell_comb \inst|PC_stack[8][6]~feeder (
// Equation(s):
// \inst|PC_stack[8][6]~feeder_combout  = \inst|PC_stack[9][6]~q 

	.dataa(!\inst|PC_stack[9][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N58
dffeas \inst|PC_stack[8][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][6]~feeder_combout ),
	.asdata(\inst|PC_stack[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \inst|PC_stack[7][6]~feeder (
// Equation(s):
// \inst|PC_stack[7][6]~feeder_combout  = ( \inst|PC_stack[8][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N26
dffeas \inst|PC_stack[7][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][6]~feeder_combout ),
	.asdata(\inst|PC_stack[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \inst|PC_stack[6][6]~feeder (
// Equation(s):
// \inst|PC_stack[6][6]~feeder_combout  = \inst|PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N56
dffeas \inst|PC_stack[6][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][6]~feeder_combout ),
	.asdata(\inst|PC_stack[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \inst|PC_stack[5][6]~feeder (
// Equation(s):
// \inst|PC_stack[5][6]~feeder_combout  = \inst|PC_stack[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N20
dffeas \inst|PC_stack[5][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][6]~feeder_combout ),
	.asdata(\inst|PC_stack[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N21
cyclonev_lcell_comb \inst|PC_stack[4][6]~feeder (
// Equation(s):
// \inst|PC_stack[4][6]~feeder_combout  = \inst|PC_stack[5][6]~q 

	.dataa(!\inst|PC_stack[5][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \inst|PC_stack[4][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][6]~feeder_combout ),
	.asdata(\inst|PC_stack[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \inst|PC_stack[3][6]~feeder (
// Equation(s):
// \inst|PC_stack[3][6]~feeder_combout  = \inst|PC_stack[4][6]~q 

	.dataa(!\inst|PC_stack[4][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N41
dffeas \inst|PC_stack[3][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][6]~feeder_combout ),
	.asdata(\inst|PC_stack[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \inst|PC_stack[2][6]~feeder (
// Equation(s):
// \inst|PC_stack[2][6]~feeder_combout  = \inst|PC_stack[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N53
dffeas \inst|PC_stack[2][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][6]~feeder_combout ),
	.asdata(\inst|PC_stack[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \inst|PC_stack[1][6]~feeder (
// Equation(s):
// \inst|PC_stack[1][6]~feeder_combout  = \inst|PC_stack[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N38
dffeas \inst|PC_stack[1][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][6]~feeder_combout ),
	.asdata(\inst|PC_stack[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \inst|PC_stack[0][6]~feeder (
// Equation(s):
// \inst|PC_stack[0][6]~feeder_combout  = \inst|PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \inst|PC_stack[0][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = ( \inst|PC_stack[0][6]~q  & ( ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector5~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~25_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][6]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector5~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~25_sumout )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~25_sumout ),
	.datad(!\inst|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~1 .extended_lut = "off";
defparam \inst|Selector5~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \inst|PC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \inst|next_mem_addr[6]~6 (
// Equation(s):
// \inst|next_mem_addr[6]~6_combout  = ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [6])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [6])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & ((\inst|IR [6])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [6])))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|PC [6]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[6]~6 .extended_lut = "off";
defparam \inst|next_mem_addr[6]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \inst|next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N56
dffeas \inst|IR[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[3] .is_wysiwyg = "true";
defparam \inst|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N30
cyclonev_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ( !\inst|IR [4] & ( !\inst|IR [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~0 .extended_lut = "off";
defparam \inst|Selector12~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \inst3|TIMER_EN (
// Equation(s):
// \inst3|TIMER_EN~combout  = ( \inst3|BIT_I_EN~0_combout  & ( (!\inst3|TIMER_EN~1_combout ) # ((!\inst|Selector12~0_combout ) # (!\inst3|TIMER_EN~0_combout )) ) ) # ( !\inst3|BIT_I_EN~0_combout  )

	.dataa(!\inst3|TIMER_EN~1_combout ),
	.datab(gnd),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|TIMER_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN .extended_lut = "off";
defparam \inst3|TIMER_EN .lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam \inst3|TIMER_EN .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y11_N29
dffeas \inst7|B_DI[0] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[0] .is_wysiwyg = "true";
defparam \inst7|B_DI[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N45
cyclonev_lcell_comb \inst4|IO_COUNT[0] (
// Equation(s):
// \inst4|IO_COUNT [0] = ( \inst4|COUNT [0] & ( (\inst4|IO_COUNT [0]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [0] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [0]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(gnd),
	.datad(!\inst4|IO_COUNT [0]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[0] .extended_lut = "off";
defparam \inst4|IO_COUNT[0] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \inst4|IO_COUNT[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \IO_DATA[0]~2 (
// Equation(s):
// \IO_DATA[0]~2_combout  = ( \inst7|B_DI [0] & ( \inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q ) # (\inst|AC [0]) ) ) ) # ( !\inst7|B_DI [0] & ( \inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (!\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & 
// ((\inst|AC [0]))) ) ) ) # ( \inst7|B_DI [0] & ( !\inst4|IO_COUNT [0] & ( (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) ) # ( !\inst7|B_DI [0] & ( !\inst4|IO_COUNT [0] & ( (\inst|IO_WRITE_int~q  & 
// \inst|AC [0]) ) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [0]),
	.datae(!\inst7|B_DI [0]),
	.dataf(!\inst4|IO_COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~2 .extended_lut = "off";
defparam \IO_DATA[0]~2 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \IO_DATA[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y12_N23
dffeas \inst14|mem_data[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[0] .is_wysiwyg = "true";
defparam \inst14|mem_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N42
cyclonev_lcell_comb \IO_DATA[0]~1 (
// Equation(s):
// \IO_DATA[0]~1_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~1 .extended_lut = "off";
defparam \IO_DATA[0]~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \IO_DATA[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [0]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N30
cyclonev_lcell_comb \IO_DATA[0]~0 (
// Equation(s):
// \IO_DATA[0]~0_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (\inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~0 .extended_lut = "off";
defparam \IO_DATA[0]~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \IO_DATA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N39
cyclonev_lcell_comb \IO_DATA[0]~3 (
// Equation(s):
// \IO_DATA[0]~3_combout  = ( \inst14|data_word~0_combout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\IO_DATA[0]~1_combout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\IO_DATA[0]~0_combout ))) ) ) # ( 
// !\inst14|data_word~0_combout  & ( \IO_DATA[0]~2_combout  ) )

	.dataa(!\IO_DATA[0]~2_combout ),
	.datab(!\IO_DATA[0]~1_combout ),
	.datac(!\IO_DATA[0]~0_combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\inst14|data_word~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~3 .extended_lut = "off";
defparam \IO_DATA[0]~3 .lut_mask = 64'h55555555330F330F;
defparam \IO_DATA[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \inst14|mem_addr~0 (
// Equation(s):
// \inst14|mem_addr~0_combout  = ( !\inst14|wstate~q  & ( !\inst14|data_word~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst14|data_word~0_combout ),
	.datae(gnd),
	.dataf(!\inst14|wstate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|mem_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|mem_addr~0 .extended_lut = "off";
defparam \inst14|mem_addr~0 .lut_mask = 64'hFF00FF0000000000;
defparam \inst14|mem_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N51
cyclonev_lcell_comb \inst3|EXT_D_EN~0 (
// Equation(s):
// \inst3|EXT_D_EN~0_combout  = ( \inst3|BIT_I_EN~0_combout  & ( (\inst3|BIT_I_EN~1_combout  & (\inst|Selector12~0_combout  & \inst|IR [1])) ) )

	.dataa(!\inst3|BIT_I_EN~1_combout ),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|EXT_D_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|EXT_D_EN~0 .extended_lut = "off";
defparam \inst3|EXT_D_EN~0 .lut_mask = 64'h0000000001010101;
defparam \inst3|EXT_D_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \inst14|mem_addr[0]~1 (
// Equation(s):
// \inst14|mem_addr[0]~1_combout  = ( \inst3|EXT_D_EN~0_combout  & ( (!\inst|IR [0] $ (!\inst|IO_WRITE_int~q )) # (\inst14|wstate~q ) ) ) # ( !\inst3|EXT_D_EN~0_combout  & ( \inst14|wstate~q  ) )

	.dataa(!\inst|IR [0]),
	.datab(gnd),
	.datac(!\inst14|wstate~q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst3|EXT_D_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|mem_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|mem_addr[0]~1 .extended_lut = "off";
defparam \inst14|mem_addr[0]~1 .lut_mask = 64'h0F0F0F0F5FAF5FAF;
defparam \inst14|mem_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N2
dffeas \inst14|mem_addr[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~13_sumout ),
	.asdata(\IO_DATA[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[0] .is_wysiwyg = "true";
defparam \inst14|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \inst14|Add0~17 (
// Equation(s):
// \inst14|Add0~17_sumout  = SUM(( \inst14|mem_addr [1] ) + ( GND ) + ( \inst14|Add0~14  ))
// \inst14|Add0~18  = CARRY(( \inst14|mem_addr [1] ) + ( GND ) + ( \inst14|Add0~14  ))

	.dataa(!\inst14|mem_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~17_sumout ),
	.cout(\inst14|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~17 .extended_lut = "off";
defparam \inst14|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \inst14|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N5
dffeas \inst14|mem_addr[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~17_sumout ),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[1] .is_wysiwyg = "true";
defparam \inst14|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \inst14|Add0~21 (
// Equation(s):
// \inst14|Add0~21_sumout  = SUM(( \inst14|mem_addr [2] ) + ( GND ) + ( \inst14|Add0~18  ))
// \inst14|Add0~22  = CARRY(( \inst14|mem_addr [2] ) + ( GND ) + ( \inst14|Add0~18  ))

	.dataa(gnd),
	.datab(!\inst14|mem_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~21_sumout ),
	.cout(\inst14|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~21 .extended_lut = "off";
defparam \inst14|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \inst14|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N17
dffeas \inst14|mem_data[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[2] .is_wysiwyg = "true";
defparam \inst14|mem_data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \IO_DATA[2]~9 (
// Equation(s):
// \IO_DATA[2]~9_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~9 .extended_lut = "off";
defparam \IO_DATA[2]~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \IO_DATA[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [2]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \IO_DATA[2]~10 (
// Equation(s):
// \IO_DATA[2]~10_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # (\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout  & \inst14|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # (\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~10 .extended_lut = "off";
defparam \IO_DATA[2]~10 .lut_mask = 64'h00275527AA27FF27;
defparam \IO_DATA[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y14_N29
dffeas \inst7|B_DI[2] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[2] .is_wysiwyg = "true";
defparam \inst7|B_DI[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \inst4|IO_COUNT[2] (
// Equation(s):
// \inst4|IO_COUNT [2] = ( \inst4|COUNT [2] & ( (\inst4|IO_COUNT [2]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [2] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [2]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[2] .extended_lut = "off";
defparam \inst4|IO_COUNT[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst4|IO_COUNT[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \IO_DATA[2]~8 (
// Equation(s):
// \IO_DATA[2]~8_combout  = ( \inst3|TIMER_EN~combout  & ( !\inst14|data_word~0_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [2])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( !\inst14|data_word~0_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [2])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) ) )

	.dataa(!\inst7|B_DI [2]),
	.datab(!\inst4|IO_COUNT [2]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [2]),
	.datae(!\inst3|TIMER_EN~combout ),
	.dataf(!\inst14|data_word~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~8 .extended_lut = "off";
defparam \IO_DATA[2]~8 .lut_mask = 64'h303F505F00000000;
defparam \IO_DATA[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \IO_DATA[2]~11 (
// Equation(s):
// \IO_DATA[2]~11_combout  = ( \IO_DATA[2]~8_combout  ) # ( !\IO_DATA[2]~8_combout  & ( (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\IO_DATA[2]~10_combout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\IO_DATA[2]~9_combout )))) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\IO_DATA[2]~9_combout ),
	.datad(!\IO_DATA[2]~10_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~11 .extended_lut = "off";
defparam \IO_DATA[2]~11 .lut_mask = 64'h01230123FFFFFFFF;
defparam \IO_DATA[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N8
dffeas \inst14|mem_addr[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~21_sumout ),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[2] .is_wysiwyg = "true";
defparam \inst14|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \inst14|Add0~25 (
// Equation(s):
// \inst14|Add0~25_sumout  = SUM(( \inst14|mem_addr [3] ) + ( GND ) + ( \inst14|Add0~22  ))
// \inst14|Add0~26  = CARRY(( \inst14|mem_addr [3] ) + ( GND ) + ( \inst14|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~25_sumout ),
	.cout(\inst14|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~25 .extended_lut = "off";
defparam \inst14|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N11
dffeas \inst14|mem_addr[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~25_sumout ),
	.asdata(\IO_DATA[3]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[3] .is_wysiwyg = "true";
defparam \inst14|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \inst14|Add0~29 (
// Equation(s):
// \inst14|Add0~29_sumout  = SUM(( \inst14|mem_addr [4] ) + ( GND ) + ( \inst14|Add0~26  ))
// \inst14|Add0~30  = CARRY(( \inst14|mem_addr [4] ) + ( GND ) + ( \inst14|Add0~26  ))

	.dataa(gnd),
	.datab(!\inst14|mem_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~29_sumout ),
	.cout(\inst14|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~29 .extended_lut = "off";
defparam \inst14|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \inst14|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N14
dffeas \inst14|mem_addr[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~29_sumout ),
	.asdata(\IO_DATA[4]~19_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[4] .is_wysiwyg = "true";
defparam \inst14|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \inst14|Add0~33 (
// Equation(s):
// \inst14|Add0~33_sumout  = SUM(( \inst14|mem_addr [5] ) + ( GND ) + ( \inst14|Add0~30  ))
// \inst14|Add0~34  = CARRY(( \inst14|mem_addr [5] ) + ( GND ) + ( \inst14|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~33_sumout ),
	.cout(\inst14|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~33 .extended_lut = "off";
defparam \inst14|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N35
dffeas \inst14|mem_data[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[5]~23_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[5] .is_wysiwyg = "true";
defparam \inst14|mem_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \IO_DATA[5]~21 (
// Equation(s):
// \IO_DATA[5]~21_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~21 .extended_lut = "off";
defparam \IO_DATA[5]~21 .lut_mask = 64'h048C26AE159D37BF;
defparam \IO_DATA[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [5]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \IO_DATA[5]~22 (
// Equation(s):
// \IO_DATA[5]~22_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~22 .extended_lut = "off";
defparam \IO_DATA[5]~22 .lut_mask = 64'h04158C9D2637AEBF;
defparam \IO_DATA[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N13
dffeas \inst4|COUNT[5]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N9
cyclonev_lcell_comb \inst4|IO_COUNT[5] (
// Equation(s):
// \inst4|IO_COUNT [5] = ( \inst4|COUNT[5]~DUPLICATE_q  & ( (\inst4|IO_COUNT [5]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT[5]~DUPLICATE_q  & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [5]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[5] .extended_lut = "off";
defparam \inst4|IO_COUNT[5] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \inst4|IO_COUNT[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y12_N8
dffeas \inst7|B_DI[5] (
	.clk(\inst11~combout ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[5] .is_wysiwyg = "true";
defparam \inst7|B_DI[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N12
cyclonev_lcell_comb \IO_DATA[5]~20 (
// Equation(s):
// \IO_DATA[5]~20_combout  = ( \inst|AC [5] & ( \inst3|TIMER_EN~combout  & ( (!\inst14|data_word~0_combout  & ((\inst|IO_WRITE_int~q ) # (\inst7|B_DI [5]))) ) ) ) # ( !\inst|AC [5] & ( \inst3|TIMER_EN~combout  & ( (!\inst14|data_word~0_combout  & 
// (\inst7|B_DI [5] & !\inst|IO_WRITE_int~q )) ) ) ) # ( \inst|AC [5] & ( !\inst3|TIMER_EN~combout  & ( (!\inst14|data_word~0_combout  & ((\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [5]))) ) ) ) # ( !\inst|AC [5] & ( !\inst3|TIMER_EN~combout  & ( 
// (!\inst14|data_word~0_combout  & (\inst4|IO_COUNT [5] & !\inst|IO_WRITE_int~q )) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst4|IO_COUNT [5]),
	.datac(!\inst7|B_DI [5]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst|AC [5]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~20 .extended_lut = "off";
defparam \IO_DATA[5]~20 .lut_mask = 64'h220022AA0A000AAA;
defparam \IO_DATA[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N36
cyclonev_lcell_comb \IO_DATA[5]~23 (
// Equation(s):
// \IO_DATA[5]~23_combout  = ( \IO_DATA[5]~22_combout  & ( \IO_DATA[5]~20_combout  ) ) # ( !\IO_DATA[5]~22_combout  & ( \IO_DATA[5]~20_combout  ) ) # ( \IO_DATA[5]~22_combout  & ( !\IO_DATA[5]~20_combout  & ( (\inst14|data_word~0_combout  & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[5]~21_combout ))) ) ) ) # ( !\IO_DATA[5]~22_combout  & ( !\IO_DATA[5]~20_combout  & ( (\inst14|data_word~0_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a 
// [2] & \IO_DATA[5]~21_combout )) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IO_DATA[5]~21_combout ),
	.datad(gnd),
	.datae(!\IO_DATA[5]~22_combout ),
	.dataf(!\IO_DATA[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~23 .extended_lut = "off";
defparam \IO_DATA[5]~23 .lut_mask = 64'h01014545FFFFFFFF;
defparam \IO_DATA[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N17
dffeas \inst14|mem_addr[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~33_sumout ),
	.asdata(\IO_DATA[5]~23_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[5] .is_wysiwyg = "true";
defparam \inst14|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \inst14|Add0~37 (
// Equation(s):
// \inst14|Add0~37_sumout  = SUM(( \inst14|mem_addr [6] ) + ( GND ) + ( \inst14|Add0~34  ))
// \inst14|Add0~38  = CARRY(( \inst14|mem_addr [6] ) + ( GND ) + ( \inst14|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~37_sumout ),
	.cout(\inst14|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~37 .extended_lut = "off";
defparam \inst14|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N20
dffeas \inst14|mem_addr[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~37_sumout ),
	.asdata(\IO_DATA[6]~27_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[6] .is_wysiwyg = "true";
defparam \inst14|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N21
cyclonev_lcell_comb \inst14|Add0~41 (
// Equation(s):
// \inst14|Add0~41_sumout  = SUM(( \inst14|mem_addr [7] ) + ( GND ) + ( \inst14|Add0~38  ))
// \inst14|Add0~42  = CARRY(( \inst14|mem_addr [7] ) + ( GND ) + ( \inst14|Add0~38  ))

	.dataa(!\inst14|mem_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~41_sumout ),
	.cout(\inst14|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~41 .extended_lut = "off";
defparam \inst14|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \inst14|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N23
dffeas \inst14|mem_addr[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~41_sumout ),
	.asdata(\IO_DATA[7]~31_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[7] .is_wysiwyg = "true";
defparam \inst14|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \inst14|Add0~45 (
// Equation(s):
// \inst14|Add0~45_sumout  = SUM(( \inst14|mem_addr [8] ) + ( GND ) + ( \inst14|Add0~42  ))
// \inst14|Add0~46  = CARRY(( \inst14|mem_addr [8] ) + ( GND ) + ( \inst14|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~45_sumout ),
	.cout(\inst14|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~45 .extended_lut = "off";
defparam \inst14|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N26
dffeas \inst14|mem_addr[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~45_sumout ),
	.asdata(\IO_DATA[8]~35_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[8] .is_wysiwyg = "true";
defparam \inst14|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \inst14|Add0~49 (
// Equation(s):
// \inst14|Add0~49_sumout  = SUM(( \inst14|mem_addr [9] ) + ( GND ) + ( \inst14|Add0~46  ))
// \inst14|Add0~50  = CARRY(( \inst14|mem_addr [9] ) + ( GND ) + ( \inst14|Add0~46  ))

	.dataa(!\inst14|mem_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~49_sumout ),
	.cout(\inst14|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~49 .extended_lut = "off";
defparam \inst14|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst14|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N29
dffeas \inst14|mem_addr[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~49_sumout ),
	.asdata(\IO_DATA[9]~79_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[9] .is_wysiwyg = "true";
defparam \inst14|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \inst14|Add0~53 (
// Equation(s):
// \inst14|Add0~53_sumout  = SUM(( \inst14|mem_addr [10] ) + ( GND ) + ( \inst14|Add0~50  ))
// \inst14|Add0~54  = CARRY(( \inst14|mem_addr [10] ) + ( GND ) + ( \inst14|Add0~50  ))

	.dataa(gnd),
	.datab(!\inst14|mem_addr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~53_sumout ),
	.cout(\inst14|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~53 .extended_lut = "off";
defparam \inst14|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst14|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N32
dffeas \inst14|mem_addr[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~53_sumout ),
	.asdata(\IO_DATA[10]~45_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[10] .is_wysiwyg = "true";
defparam \inst14|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \inst14|Add0~57 (
// Equation(s):
// \inst14|Add0~57_sumout  = SUM(( \inst14|mem_addr [11] ) + ( GND ) + ( \inst14|Add0~54  ))
// \inst14|Add0~58  = CARRY(( \inst14|mem_addr [11] ) + ( GND ) + ( \inst14|Add0~54  ))

	.dataa(!\inst14|mem_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~57_sumout ),
	.cout(\inst14|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~57 .extended_lut = "off";
defparam \inst14|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \inst14|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N35
dffeas \inst14|mem_addr[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~57_sumout ),
	.asdata(\IO_DATA[11]~50_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[11] .is_wysiwyg = "true";
defparam \inst14|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \inst14|Add0~61 (
// Equation(s):
// \inst14|Add0~61_sumout  = SUM(( \inst14|mem_addr [12] ) + ( GND ) + ( \inst14|Add0~58  ))
// \inst14|Add0~62  = CARRY(( \inst14|mem_addr [12] ) + ( GND ) + ( \inst14|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~61_sumout ),
	.cout(\inst14|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~61 .extended_lut = "off";
defparam \inst14|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N38
dffeas \inst14|mem_addr[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~61_sumout ),
	.asdata(\IO_DATA[12]~55_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[12] .is_wysiwyg = "true";
defparam \inst14|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N39
cyclonev_lcell_comb \inst14|Add0~9 (
// Equation(s):
// \inst14|Add0~9_sumout  = SUM(( \inst14|mem_addr [13] ) + ( GND ) + ( \inst14|Add0~62  ))
// \inst14|Add0~10  = CARRY(( \inst14|mem_addr [13] ) + ( GND ) + ( \inst14|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~9_sumout ),
	.cout(\inst14|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~9 .extended_lut = "off";
defparam \inst14|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N41
dffeas \inst14|mem_addr[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~9_sumout ),
	.asdata(\IO_DATA[13]~57_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[13] .is_wysiwyg = "true";
defparam \inst14|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \inst14|Add0~5 (
// Equation(s):
// \inst14|Add0~5_sumout  = SUM(( \inst14|mem_addr [14] ) + ( GND ) + ( \inst14|Add0~10  ))
// \inst14|Add0~6  = CARRY(( \inst14|mem_addr [14] ) + ( GND ) + ( \inst14|Add0~10  ))

	.dataa(gnd),
	.datab(!\inst14|mem_addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~5_sumout ),
	.cout(\inst14|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~5 .extended_lut = "off";
defparam \inst14|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \inst14|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N40
dffeas \inst4|COUNT[14]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N39
cyclonev_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_sumout  = SUM(( \inst4|COUNT[14]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))
// \inst4|Add0~54  = CARRY(( \inst4|COUNT[14]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~53_sumout ),
	.cout(\inst4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~53 .extended_lut = "off";
defparam \inst4|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N41
dffeas \inst4|COUNT[14] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14] .is_wysiwyg = "true";
defparam \inst4|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \inst4|IO_COUNT[14] (
// Equation(s):
// \inst4|IO_COUNT [14] = ( \inst4|COUNT [14] & ( (\inst4|IO_COUNT [14]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [14] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [14]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(gnd),
	.datad(!\inst4|IO_COUNT [14]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[14] .extended_lut = "off";
defparam \inst4|IO_COUNT[14] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \inst4|IO_COUNT[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N5
dffeas \inst14|mem_data[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IO_DATA[14]~59_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[14] .is_wysiwyg = "true";
defparam \inst14|mem_data[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N45
cyclonev_lcell_comb \IO_DATA[14]~58 (
// Equation(s):
// \IO_DATA[14]~58_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~58 .extended_lut = "off";
defparam \IO_DATA[14]~58 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \IO_DATA[14]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \IO_DATA[14]~76 (
// Equation(s):
// \IO_DATA[14]~76_combout  = ( \inst3|EXT_D_EN~combout  & ( (!\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [14])) # (\inst3|TIMER_EN~combout  & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[14]~58_combout )))) ) ) # ( 
// !\inst3|EXT_D_EN~combout  & ( (\inst4|IO_COUNT [14] & !\inst3|TIMER_EN~combout ) ) )

	.dataa(!\inst4|IO_COUNT [14]),
	.datab(!\IO_DATA[14]~58_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst3|EXT_D_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~76 .extended_lut = "off";
defparam \IO_DATA[14]~76 .lut_mask = 64'h5500550055F355F3;
defparam \IO_DATA[14]~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [14]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \IO_DATA[14]~75 (
// Equation(s):
// \IO_DATA[14]~75_combout  = ( \inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ( !\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~75 .extended_lut = "off";
defparam \IO_DATA[14]~75 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \IO_DATA[14]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \IO_DATA[14]~59 (
// Equation(s):
// \IO_DATA[14]~59_combout  = ( \inst|AC [14] & ( \inst3|TIMER_EN~combout  & ( ((\IO_DATA[14]~76_combout  & ((\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[14]~75_combout )))) # (\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst|AC [14] & 
// ( \inst3|TIMER_EN~combout  & ( (\IO_DATA[14]~76_combout  & (!\inst|IO_WRITE_int~q  & ((\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[14]~75_combout )))) ) ) ) # ( \inst|AC [14] & ( !\inst3|TIMER_EN~combout  & ( 
// (\inst|IO_WRITE_int~q ) # (\IO_DATA[14]~76_combout ) ) ) ) # ( !\inst|AC [14] & ( !\inst3|TIMER_EN~combout  & ( (\IO_DATA[14]~76_combout  & !\inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\IO_DATA[14]~76_combout ),
	.datab(!\IO_DATA[14]~75_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\inst|AC [14]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~59 .extended_lut = "off";
defparam \IO_DATA[14]~59 .lut_mask = 64'h50505F5F10501F5F;
defparam \IO_DATA[14]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N44
dffeas \inst14|mem_addr[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~5_sumout ),
	.asdata(\IO_DATA[14]~59_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[14] .is_wysiwyg = "true";
defparam \inst14|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N45
cyclonev_lcell_comb \inst14|Add0~1 (
// Equation(s):
// \inst14|Add0~1_sumout  = SUM(( \inst14|mem_addr [15] ) + ( GND ) + ( \inst14|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst14|mem_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst14|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst14|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|Add0~1 .extended_lut = "off";
defparam \inst14|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst14|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N32
dffeas \inst14|mem_data[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IO_DATA[15]~61_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|mem_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_data[15] .is_wysiwyg = "true";
defparam \inst14|mem_data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \IO_DATA[15]~77 (
// Equation(s):
// \IO_DATA[15]~77_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~77 .extended_lut = "off";
defparam \IO_DATA[15]~77 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \IO_DATA[15]~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst14|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst14|mem_data [15]}),
	.portaaddr({\inst14|mem_addr [12],\inst14|mem_addr [11],\inst14|mem_addr [10],\inst14|mem_addr [9],\inst14|mem_addr [8],\inst14|mem_addr [7],\inst14|mem_addr [6],\inst14|mem_addr [5],\inst14|mem_addr [4],\inst14|mem_addr [3],\inst14|mem_addr [2],\inst14|mem_addr [1],\inst14|mem_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "EXT_STORAGE:inst14|altsyncram:altsyncram_component|altsyncram_qb04:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \IO_DATA[15]~60 (
// Equation(s):
// \IO_DATA[15]~60_combout  = ( \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # ((\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) )

	.dataa(!\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datae(!\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~60 .extended_lut = "off";
defparam \IO_DATA[15]~60 .lut_mask = 64'h024613578ACE9BDF;
defparam \IO_DATA[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N42
cyclonev_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_sumout  = SUM(( \inst4|COUNT [15] ) + ( GND ) + ( \inst4|Add0~54  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~57 .extended_lut = "off";
defparam \inst4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N44
dffeas \inst4|COUNT[15] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[15] .is_wysiwyg = "true";
defparam \inst4|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \inst4|IO_COUNT[15] (
// Equation(s):
// \inst4|IO_COUNT [15] = ( \inst4|COUNT [15] & ( (\inst4|IO_COUNT [15]) # (\inst3|TIMER_EN~combout ) ) ) # ( !\inst4|COUNT [15] & ( (!\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [15]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[15] .extended_lut = "off";
defparam \inst4|IO_COUNT[15] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \inst4|IO_COUNT[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \IO_DATA[15]~78 (
// Equation(s):
// \IO_DATA[15]~78_combout  = ( \inst3|TIMER_EN~combout  & ( (\inst3|EXT_D_EN~combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[15]~60_combout ))) ) ) # ( !\inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [15] ) )

	.dataa(!\inst3|EXT_D_EN~combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IO_DATA[15]~60_combout ),
	.datad(!\inst4|IO_COUNT [15]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~78 .extended_lut = "off";
defparam \IO_DATA[15]~78 .lut_mask = 64'h00FF00FF45454545;
defparam \IO_DATA[15]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \IO_DATA[15]~61 (
// Equation(s):
// \IO_DATA[15]~61_combout  = ( \IO_DATA[15]~77_combout  & ( \IO_DATA[15]~78_combout  & ( (!\inst|IO_WRITE_int~q ) # (\inst|AC [15]) ) ) ) # ( !\IO_DATA[15]~77_combout  & ( \IO_DATA[15]~78_combout  & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [2])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [15])))) ) ) ) # ( \IO_DATA[15]~77_combout  & ( !\IO_DATA[15]~78_combout  & ( (\inst|AC [15] & \inst|IO_WRITE_int~q ) ) ) ) # ( 
// !\IO_DATA[15]~77_combout  & ( !\IO_DATA[15]~78_combout  & ( (\inst|AC [15] & \inst|IO_WRITE_int~q ) ) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\IO_DATA[15]~77_combout ),
	.dataf(!\IO_DATA[15]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~61 .extended_lut = "off";
defparam \IO_DATA[15]~61 .lut_mask = 64'h000F000FBB0FFF0F;
defparam \IO_DATA[15]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N47
dffeas \inst14|mem_addr[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst14|Add0~1_sumout ),
	.asdata(\IO_DATA[15]~61_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|mem_addr~0_combout ),
	.ena(\inst14|mem_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|mem_addr[15] .is_wysiwyg = "true";
defparam \inst14|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N26
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst14|mem_addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N42
cyclonev_lcell_comb \IO_DATA[5]~67 (
// Equation(s):
// \IO_DATA[5]~67_combout  = ( \IO_DATA[5]~22_combout  & ( (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[5]~21_combout ))) ) ) # ( !\IO_DATA[5]~22_combout  & ( (\inst14|data_word~0_combout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \IO_DATA[5]~21_combout )) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[5]~21_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~67 .extended_lut = "off";
defparam \IO_DATA[5]~67 .lut_mask = 64'h0003000330333033;
defparam \IO_DATA[5]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N36
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( \inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[53]~41_combout  & ( (\inst|IR [4] & ((!\inst|IR [3] & ((\inst|shifter|auto_generated|sbit_w[41]~16_combout ))) # (\inst|IR [3] & 
// (\inst|shifter|auto_generated|sbit_w[61]~42_combout )))) ) ) ) # ( !\inst|IR [2] & ( \inst|shifter|auto_generated|sbit_w[53]~41_combout  & ( (\inst|IR [3] & (\inst|shifter|auto_generated|sbit_w[61]~42_combout  & \inst|IR [4])) ) ) ) # ( \inst|IR [2] & ( 
// !\inst|shifter|auto_generated|sbit_w[53]~41_combout  & ( (!\inst|IR [3]) # ((\inst|shifter|auto_generated|sbit_w[61]~42_combout  & \inst|IR [4])) ) ) ) # ( !\inst|IR [2] & ( !\inst|shifter|auto_generated|sbit_w[53]~41_combout  & ( (!\inst|IR [3]) # 
// ((\inst|shifter|auto_generated|sbit_w[61]~42_combout  & \inst|IR [4])) ) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|shifter|auto_generated|sbit_w[61]~42_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[53]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'hAABBAABB0011001B;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N9
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = (!\inst|state.ex_loadi~q  & (\inst|state.ex_or~q  & ((\inst|AC [5])))) # (\inst|state.ex_loadi~q  & (((\inst|state.ex_or~q  & \inst|AC [5])) # (\inst|IR [5])))

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|IR [5]),
	.datad(!\inst|AC [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'h0537053705370537;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N42
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( \inst|state.ex_xor~q  & ( \inst|state.ex_and~q  & ( (!\inst|Selector22~1_combout  & (!\inst|AC [5] & !\inst|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\inst|state.ex_xor~q  & ( \inst|state.ex_and~q  & ( 
// (!\inst|Selector22~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [5]) # ((\inst|WideOr3~1_combout  & !\inst|AC [5])))) ) ) ) # ( \inst|state.ex_xor~q  & ( !\inst|state.ex_and~q  & ( (!\inst|Selector22~1_combout  & ((!\inst|AC [5] & 
// ((!\inst|altsyncram_component|auto_generated|q_a [5]))) # (\inst|AC [5] & (\inst|WideOr3~1_combout  & \inst|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( !\inst|state.ex_xor~q  & ( !\inst|state.ex_and~q  & ( (!\inst|Selector22~1_combout  & 
// ((!\inst|altsyncram_component|auto_generated|q_a [5]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|Selector22~1_combout ),
	.datac(!\inst|AC [5]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\inst|state.ex_xor~q ),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~2 .extended_lut = "off";
defparam \inst|Selector22~2 .lut_mask = 64'hCC44C004CC40C000;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N54
cyclonev_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = ( \inst|WideOr3~0_combout  & ( \inst|Selector22~2_combout  ) ) # ( !\inst|WideOr3~0_combout  & ( (!\inst|Add1~21_sumout  & \inst|Selector22~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~21_sumout ),
	.datad(!\inst|Selector22~2_combout ),
	.datae(gnd),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~3 .extended_lut = "off";
defparam \inst|Selector22~3 .lut_mask = 64'h00F000F000FF00FF;
defparam \inst|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = ( \inst|Selector22~3_combout  & ( \IO_DATA[5]~20_combout  & ( ((\inst|state.ex_shift~q  & \inst|Selector22~0_combout )) # (\inst|state.ex_in2~q ) ) ) ) # ( !\inst|Selector22~3_combout  & ( \IO_DATA[5]~20_combout  ) ) # ( 
// \inst|Selector22~3_combout  & ( !\IO_DATA[5]~20_combout  & ( (!\IO_DATA[5]~67_combout  & (\inst|state.ex_shift~q  & (\inst|Selector22~0_combout ))) # (\IO_DATA[5]~67_combout  & (((\inst|state.ex_shift~q  & \inst|Selector22~0_combout )) # 
// (\inst|state.ex_in2~q ))) ) ) ) # ( !\inst|Selector22~3_combout  & ( !\IO_DATA[5]~20_combout  ) )

	.dataa(!\IO_DATA[5]~67_combout ),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|Selector22~0_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|Selector22~3_combout ),
	.dataf(!\IO_DATA[5]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~4 .extended_lut = "off";
defparam \inst|Selector22~4 .lut_mask = 64'hFFFF0357FFFF03FF;
defparam \inst|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N26
dffeas \inst|AC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[5] .is_wysiwyg = "true";
defparam \inst|AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.ex_istore2~DUPLICATE_q  & ((\inst|IR [5]))) # 
// (\inst|state.ex_istore2~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [5])))) # (\inst|state.ex_iload~q  & (\inst|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|IR [5]),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector6~0 .extended_lut = "off";
defparam \inst|Selector6~0 .lut_mask = 64'h3555355555555555;
defparam \inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = ( \inst|state.ex_return~q  & ( \inst|Add0~21_sumout  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( \inst|Add0~21_sumout  & ( (\inst|state.fetch~DUPLICATE_q ) # (\inst|Selector6~0_combout ) ) ) ) # ( 
// \inst|state.ex_return~q  & ( !\inst|Add0~21_sumout  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( !\inst|state.ex_return~q  & ( !\inst|Add0~21_sumout  & ( (\inst|Selector6~0_combout  & !\inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|PC_stack[0][5]~q ),
	.datab(gnd),
	.datac(!\inst|Selector6~0_combout ),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(!\inst|state.ex_return~q ),
	.dataf(!\inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector6~1 .extended_lut = "off";
defparam \inst|Selector6~1 .lut_mask = 64'h0F0055550FFF5555;
defparam \inst|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N16
dffeas \inst|PC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \inst|next_mem_addr[5]~5 (
// Equation(s):
// \inst|next_mem_addr[5]~5_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [5])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [5])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|WideNor0~combout  & ((\inst|IR [5])))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [5])))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|PC [5]),
	.datad(!\inst|IR [5]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[5]~5 .extended_lut = "off";
defparam \inst|next_mem_addr[5]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \inst|next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N59
dffeas \inst|IR[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[10] .is_wysiwyg = "true";
defparam \inst|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|state.ex_loadi~q  & \inst|IR [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~0 .extended_lut = "off";
defparam \inst|Selector16~0 .lut_mask = 64'h000F000F000F000F;
defparam \inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = ( \inst|state.ex_xor~q  & ( \inst|AC [15] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & (\inst|altsyncram_component|auto_generated|q_a [15] & !\inst|state.ex_and~q ))) ) ) ) # ( !\inst|state.ex_xor~q  & ( \inst|AC 
// [15] & ( (!\inst|state.ex_or~q  & ((!\inst|altsyncram_component|auto_generated|q_a [15]) # ((!\inst|state.ex_load~q  & !\inst|state.ex_and~q )))) ) ) ) # ( \inst|state.ex_xor~q  & ( !\inst|AC [15] & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) 
// ) ) # ( !\inst|state.ex_xor~q  & ( !\inst|AC [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [15]) # ((!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|state.ex_xor~q ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~6 .extended_lut = "off";
defparam \inst|Selector12~6 .lut_mask = 64'hF8F8F0F0C8C00800;
defparam \inst|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = ( \inst|Selector12~6_combout  & ( !\inst|Selector16~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~7 .extended_lut = "off";
defparam \inst|Selector12~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N30
cyclonev_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = ( \inst|IR [3] & ( !\inst|IR [4] & ( (((\inst|shifter|auto_generated|sbit_w[39]~45_combout  & !\inst|IR [2])) # (\inst|shifter|auto_generated|sbit_w[55]~46_combout )) # (\inst|shifter|auto_generated|sbit_w[55]~47_combout ) ) 
// ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[39]~45_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[55]~47_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[55]~46_combout ),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~1 .extended_lut = "off";
defparam \inst|Selector12~1 .lut_mask = 64'h000073FF00000000;
defparam \inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N0
cyclonev_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = ( \inst|shifter|auto_generated|sbit_w[29]~17_combout  & ( (!\inst|IR [2] & (((\inst|AC [14] & \inst|IR [0])) # (\inst|IR [1]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[29]~17_combout  & ( (!\inst|IR [1] & (!\inst|IR [2] 
// & (\inst|AC [14] & \inst|IR [0]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~3 .extended_lut = "off";
defparam \inst|Selector12~3 .lut_mask = 64'h00080008444C444C;
defparam \inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = ( \inst|IR [1] & ( \inst|IR [3] & ( (\inst|AC [15] & \inst|IR [4]) ) ) ) # ( !\inst|IR [1] & ( \inst|IR [3] & ( (\inst|AC [15] & \inst|IR [4]) ) ) ) # ( \inst|IR [1] & ( !\inst|IR [3] & ( (\inst|AC [15] & \inst|IR [4]) ) ) ) 
// # ( !\inst|IR [1] & ( !\inst|IR [3] & ( (\inst|AC [15] & (((!\inst|IR [2] & !\inst|IR [0])) # (\inst|IR [4]))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [0]),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~4 .extended_lut = "off";
defparam \inst|Selector12~4 .lut_mask = 64'h5111111111111111;
defparam \inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N3
cyclonev_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = ( \inst|shifter|auto_generated|sbit_w[27]~14_combout  & ( (\inst|IR [2] & ((!\inst|IR [1]) # ((\inst|shifter|auto_generated|sbit_w[43]~34_combout ) # (\inst|shifter|auto_generated|sbit_w[43]~35_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[27]~14_combout  & ( (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[43]~34_combout ) # (\inst|shifter|auto_generated|sbit_w[43]~35_combout ))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[43]~35_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~2 .extended_lut = "off";
defparam \inst|Selector12~2 .lut_mask = 64'h0333033323332333;
defparam \inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N18
cyclonev_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = ( \inst|Selector12~2_combout  & ( \inst|Selector12~0_combout  & ( \inst|state.ex_shift~q  ) ) ) # ( !\inst|Selector12~2_combout  & ( \inst|Selector12~0_combout  & ( (\inst|state.ex_shift~q  & (((\inst|Selector12~4_combout ) # 
// (\inst|Selector12~3_combout )) # (\inst|Selector12~1_combout ))) ) ) ) # ( \inst|Selector12~2_combout  & ( !\inst|Selector12~0_combout  & ( (\inst|state.ex_shift~q  & ((\inst|Selector12~4_combout ) # (\inst|Selector12~1_combout ))) ) ) ) # ( 
// !\inst|Selector12~2_combout  & ( !\inst|Selector12~0_combout  & ( (\inst|state.ex_shift~q  & ((\inst|Selector12~4_combout ) # (\inst|Selector12~1_combout ))) ) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|Selector12~1_combout ),
	.datac(!\inst|Selector12~3_combout ),
	.datad(!\inst|Selector12~4_combout ),
	.datae(!\inst|Selector12~2_combout ),
	.dataf(!\inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~5 .extended_lut = "off";
defparam \inst|Selector12~5 .lut_mask = 64'h1155115515555555;
defparam \inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N57
cyclonev_lcell_comb \inst|Add1~83 (
// Equation(s):
// \inst|Add1~83_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst|state.ex_add~q ))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [10])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~83 .extended_lut = "off";
defparam \inst|Add1~83 .lut_mask = 64'h02570257CCCCCCCC;
defparam \inst|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \inst|Add1~82 (
// Equation(s):
// \inst|Add1~82_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|altsyncram_component|auto_generated|q_a [14])) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [14])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_addi~q  & ((\inst|IR [10])))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [14])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~82 .extended_lut = "off";
defparam \inst|Add1~82 .lut_mask = 64'h30743074387C387C;
defparam \inst|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( (\inst|AC [14] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))
// \inst|Add1~58  = CARRY(( (\inst|AC [14] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_add~q ))) ) + ( \inst|Add1~82_combout  ) + ( \inst|Add1~54  ))

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|Add1~82_combout ),
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( (\inst|AC [15] & (((\inst|state.ex_add~q ) # (\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ))) ) + ( \inst|Add1~83_combout  ) + ( \inst|Add1~58  ))

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~83_combout ),
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h0000FF000000070F;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \inst|Selector12~8 (
// Equation(s):
// \inst|Selector12~8_combout  = ( \inst|Add1~61_sumout  & ( \IO_DATA[15]~61_combout  & ( (!\inst|Selector12~7_combout ) # (((!\inst|WideOr3~0_combout ) # (\inst|Selector12~5_combout )) # (\inst|state.ex_in2~q )) ) ) ) # ( !\inst|Add1~61_sumout  & ( 
// \IO_DATA[15]~61_combout  & ( (!\inst|Selector12~7_combout ) # ((\inst|Selector12~5_combout ) # (\inst|state.ex_in2~q )) ) ) ) # ( \inst|Add1~61_sumout  & ( !\IO_DATA[15]~61_combout  & ( (!\inst|Selector12~7_combout ) # ((!\inst|WideOr3~0_combout ) # 
// (\inst|Selector12~5_combout )) ) ) ) # ( !\inst|Add1~61_sumout  & ( !\IO_DATA[15]~61_combout  & ( (!\inst|Selector12~7_combout ) # (\inst|Selector12~5_combout ) ) ) )

	.dataa(!\inst|Selector12~7_combout ),
	.datab(!\inst|state.ex_in2~q ),
	.datac(!\inst|Selector12~5_combout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Add1~61_sumout ),
	.dataf(!\IO_DATA[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~8 .extended_lut = "off";
defparam \inst|Selector12~8 .lut_mask = 64'hAFAFFFAFBFBFFFBF;
defparam \inst|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N20
dffeas \inst|AC[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[15] .is_wysiwyg = "true";
defparam \inst|AC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \inst|PC[6]~1 (
// Equation(s):
// \inst|PC[6]~1_combout  = ( !\inst|AC [15] & ( \inst|state.ex_jneg~q  ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_jneg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[6]~1 .extended_lut = "off";
defparam \inst|PC[6]~1 .lut_mask = 64'h3333333300000000;
defparam \inst|PC[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \inst|state~53 (
// Equation(s):
// \inst|state~53_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|Selector29~1_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|Selector29~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~53 .extended_lut = "off";
defparam \inst|state~53 .lut_mask = 64'h0044004400440044;
defparam \inst|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N38
dffeas \inst|state.ex_jump (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~53_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jump .is_wysiwyg = "true";
defparam \inst|state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N27
cyclonev_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = ( !\inst|state.ex_jpos~q  & ( (!\inst|state.ex_jneg~q  & (!\inst|state.ex_jzero~q  & !\inst|state.ex_jump~q )) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_jneg~q ),
	.datac(!\inst|state.ex_jzero~q ),
	.datad(!\inst|state.ex_jump~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_jpos~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~0 .extended_lut = "off";
defparam \inst|WideOr2~0 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = ( \inst|state.init~q  & ( !\inst|state.ex_call~q  & ( (\inst|WideOr2~0_combout  & (!\inst|state.fetch~q  & !\inst|state.ex_return~q )) ) ) )

	.dataa(!\inst|WideOr2~0_combout ),
	.datab(gnd),
	.datac(!\inst|state.fetch~q ),
	.datad(!\inst|state.ex_return~q ),
	.datae(!\inst|state.init~q ),
	.dataf(!\inst|state.ex_call~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~1 .extended_lut = "off";
defparam \inst|WideOr2~1 .lut_mask = 64'h0000500000000000;
defparam \inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N0
cyclonev_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = ( !\inst|AC [11] & ( !\inst|AC [14] & ( (!\inst|AC [10] & (!\inst|AC [12] & (!\inst|AC [13] & !\inst|AC [15]))) ) ) )

	.dataa(!\inst|AC [10]),
	.datab(!\inst|AC [12]),
	.datac(!\inst|AC [13]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~1 .extended_lut = "off";
defparam \inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|AC [0] & ( (!\inst|AC [3] & (!\inst|AC [1] & !\inst|AC [2])) ) )

	.dataa(!\inst|AC [3]),
	.datab(!\inst|AC [1]),
	.datac(!\inst|AC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N18
cyclonev_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = ( !\inst|AC [5] & ( !\inst|AC [6] & ( (!\inst|AC [8] & (!\inst|AC [7] & (!\inst|AC [9] & !\inst|AC [4]))) ) ) )

	.dataa(!\inst|AC [8]),
	.datab(!\inst|AC [7]),
	.datac(!\inst|AC [9]),
	.datad(!\inst|AC [4]),
	.datae(!\inst|AC [5]),
	.dataf(!\inst|AC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~2 .extended_lut = "off";
defparam \inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \inst|PC[6]~0 (
// Equation(s):
// \inst|PC[6]~0_combout  = ( \inst|Equal0~2_combout  & ( \inst|state.ex_jzero~q  & ( (!\inst|state.ex_jneg~q  & (\inst|Equal0~1_combout  & ((\inst|Equal0~0_combout )))) # (\inst|state.ex_jneg~q  & (((\inst|AC [15])))) ) ) ) # ( !\inst|Equal0~2_combout  & ( 
// \inst|state.ex_jzero~q  & ( (\inst|AC [15] & \inst|state.ex_jneg~q ) ) ) ) # ( \inst|Equal0~2_combout  & ( !\inst|state.ex_jzero~q  & ( (!\inst|AC [15] & (!\inst|state.ex_jneg~q  & ((!\inst|Equal0~1_combout ) # (!\inst|Equal0~0_combout )))) # (\inst|AC 
// [15] & (((\inst|state.ex_jneg~q )))) ) ) ) # ( !\inst|Equal0~2_combout  & ( !\inst|state.ex_jzero~q  & ( !\inst|AC [15] $ (\inst|state.ex_jneg~q ) ) ) )

	.dataa(!\inst|Equal0~1_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|Equal0~0_combout ),
	.datad(!\inst|state.ex_jneg~q ),
	.datae(!\inst|Equal0~2_combout ),
	.dataf(!\inst|state.ex_jzero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[6]~0 .extended_lut = "off";
defparam \inst|PC[6]~0 .lut_mask = 64'hCC33C83300330533;
defparam \inst|PC[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \inst|PC[0]~2 (
// Equation(s):
// \inst|PC[0]~2_combout  = ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( \inst|PC[6]~0_combout  & ( (!\inst|PC[6]~1_combout  & !\inst|WideOr2~1_combout ) ) ) ) # ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ( !\inst|PC[6]~0_combout  & ( 
// (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jzero~q  & (!\inst|PC[6]~1_combout  & !\inst|WideOr2~1_combout ))) ) ) )

	.dataa(!\inst|state.ex_jpos~q ),
	.datab(!\inst|state.ex_jzero~q ),
	.datac(!\inst|PC[6]~1_combout ),
	.datad(!\inst|WideOr2~1_combout ),
	.datae(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\inst|PC[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~2 .extended_lut = "off";
defparam \inst|PC[0]~2 .lut_mask = 64'h000080000000F000;
defparam \inst|PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N4
dffeas \inst|PC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(!\inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N10
dffeas \inst|PC_stack[9][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \inst|PC_stack[8][1]~feeder (
// Equation(s):
// \inst|PC_stack[8][1]~feeder_combout  = \inst|PC_stack[9][1]~q 

	.dataa(!\inst|PC_stack[9][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \inst|PC_stack[8][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \inst|PC_stack[7][1]~feeder (
// Equation(s):
// \inst|PC_stack[7][1]~feeder_combout  = \inst|PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \inst|PC_stack[7][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][1]~feeder_combout ),
	.asdata(\inst|PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \inst|PC_stack[6][1]~feeder (
// Equation(s):
// \inst|PC_stack[6][1]~feeder_combout  = \inst|PC_stack[7][1]~q 

	.dataa(!\inst|PC_stack[7][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \inst|PC_stack[6][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][1]~feeder_combout ),
	.asdata(\inst|PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \inst|PC_stack[5][1]~feeder (
// Equation(s):
// \inst|PC_stack[5][1]~feeder_combout  = \inst|PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N13
dffeas \inst|PC_stack[5][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][1]~feeder_combout ),
	.asdata(\inst|PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \inst|PC_stack[4][1]~feeder (
// Equation(s):
// \inst|PC_stack[4][1]~feeder_combout  = \inst|PC_stack[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \inst|PC_stack[4][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][1]~feeder_combout ),
	.asdata(\inst|PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \inst|PC_stack[3][1]~feeder (
// Equation(s):
// \inst|PC_stack[3][1]~feeder_combout  = \inst|PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \inst|PC_stack[3][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][1]~feeder_combout ),
	.asdata(\inst|PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \inst|PC_stack[2][1]~feeder (
// Equation(s):
// \inst|PC_stack[2][1]~feeder_combout  = \inst|PC_stack[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N50
dffeas \inst|PC_stack[2][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][1]~feeder_combout ),
	.asdata(\inst|PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \inst|PC_stack[1][1]~feeder (
// Equation(s):
// \inst|PC_stack[1][1]~feeder_combout  = \inst|PC_stack[2][1]~q 

	.dataa(!\inst|PC_stack[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \inst|PC_stack[1][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][1]~feeder_combout ),
	.asdata(\inst|PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \inst|PC_stack[0][1]~feeder (
// Equation(s):
// \inst|PC_stack[0][1]~feeder_combout  = \inst|PC_stack[1][1]~q 

	.dataa(!\inst|PC_stack[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N40
dffeas \inst|PC_stack[0][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (((\inst|state.ex_iload~q ) # (\inst|IR [1])) # (\inst|state.ex_istore2~DUPLICATE_q )) # (\inst|state.decode~q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a 
// [1] & ( (!\inst|state.decode~q  & (!\inst|state.ex_istore2~DUPLICATE_q  & (\inst|IR [1] & !\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|state.ex_iload~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector10~0 .extended_lut = "off";
defparam \inst|Selector10~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = ( \inst|Selector10~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~5_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) ) # ( !\inst|Selector10~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~5_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~5_sumout ),
	.datad(!\inst|PC_stack[0][1]~q ),
	.datae(gnd),
	.dataf(!\inst|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector10~1 .extended_lut = "off";
defparam \inst|Selector10~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N22
dffeas \inst|PC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = ( \inst|Selector9~0_combout  & ( \inst|Add0~9_sumout  & ( (!\inst|state.ex_return~q ) # (\inst|PC_stack[0][2]~q ) ) ) ) # ( !\inst|Selector9~0_combout  & ( \inst|Add0~9_sumout  & ( (!\inst|state.ex_return~q  & 
// (\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_return~q  & ((\inst|PC_stack[0][2]~q ))) ) ) ) # ( \inst|Selector9~0_combout  & ( !\inst|Add0~9_sumout  & ( (!\inst|state.ex_return~q  & (!\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_return~q  & 
// ((\inst|PC_stack[0][2]~q ))) ) ) ) # ( !\inst|Selector9~0_combout  & ( !\inst|Add0~9_sumout  & ( (\inst|PC_stack[0][2]~q  & \inst|state.ex_return~q ) ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|PC_stack[0][2]~q ),
	.datac(!\inst|state.ex_return~q ),
	.datad(gnd),
	.datae(!\inst|Selector9~0_combout ),
	.dataf(!\inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector9~1 .extended_lut = "off";
defparam \inst|Selector9~1 .lut_mask = 64'h0303A3A35353F3F3;
defparam \inst|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N34
dffeas \inst|PC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(vcc),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N9
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(!\inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \inst|PC_stack[9][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \inst|PC_stack[8][4]~feeder (
// Equation(s):
// \inst|PC_stack[8][4]~feeder_combout  = \inst|PC_stack[9][4]~q 

	.dataa(!\inst|PC_stack[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N53
dffeas \inst|PC_stack[8][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][4]~feeder_combout ),
	.asdata(\inst|PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \inst|PC_stack[7][4]~feeder (
// Equation(s):
// \inst|PC_stack[7][4]~feeder_combout  = \inst|PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N50
dffeas \inst|PC_stack[7][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][4]~feeder_combout ),
	.asdata(\inst|PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N9
cyclonev_lcell_comb \inst|PC_stack[6][4]~feeder (
// Equation(s):
// \inst|PC_stack[6][4]~feeder_combout  = \inst|PC_stack[7][4]~q 

	.dataa(!\inst|PC_stack[7][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N10
dffeas \inst|PC_stack[6][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][4]~feeder_combout ),
	.asdata(\inst|PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \inst|PC_stack[5][4]~feeder (
// Equation(s):
// \inst|PC_stack[5][4]~feeder_combout  = \inst|PC_stack[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \inst|PC_stack[5][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][4]~feeder_combout ),
	.asdata(\inst|PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N27
cyclonev_lcell_comb \inst|PC_stack[4][4]~feeder (
// Equation(s):
// \inst|PC_stack[4][4]~feeder_combout  = \inst|PC_stack[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N29
dffeas \inst|PC_stack[4][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][4]~feeder_combout ),
	.asdata(\inst|PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \inst|PC_stack[3][4]~feeder (
// Equation(s):
// \inst|PC_stack[3][4]~feeder_combout  = \inst|PC_stack[4][4]~q 

	.dataa(!\inst|PC_stack[4][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N58
dffeas \inst|PC_stack[3][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \inst|PC_stack[2][4]~feeder (
// Equation(s):
// \inst|PC_stack[2][4]~feeder_combout  = ( \inst|PC_stack[3][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N25
dffeas \inst|PC_stack[2][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][4]~feeder_combout ),
	.asdata(\inst|PC_stack[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \inst|PC_stack[1][4]~feeder (
// Equation(s):
// \inst|PC_stack[1][4]~feeder_combout  = ( \inst|PC_stack[2][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N56
dffeas \inst|PC_stack[1][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][4]~feeder_combout ),
	.asdata(\inst|PC_stack[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \inst|PC_stack[0][4]~feeder (
// Equation(s):
// \inst|PC_stack[0][4]~feeder_combout  = \inst|PC_stack[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N1
dffeas \inst|PC_stack[0][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][4]~feeder_combout ),
	.asdata(\inst|PC [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = ( \inst|IR [4] & ( ((!\inst|state.decode~q  & (!\inst|state.ex_istore2~DUPLICATE_q  & !\inst|state.ex_iload~q ))) # (\inst|altsyncram_component|auto_generated|q_a [4]) ) ) # ( !\inst|IR [4] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [4] & (((\inst|state.ex_iload~q ) # (\inst|state.ex_istore2~DUPLICATE_q )) # (\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~0 .extended_lut = "off";
defparam \inst|Selector7~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = ( \inst|Selector7~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~17_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][4]~q )))) ) ) # ( !\inst|Selector7~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~17_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][4]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~17_sumout ),
	.datad(!\inst|PC_stack[0][4]~q ),
	.datae(gnd),
	.dataf(!\inst|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~1 .extended_lut = "off";
defparam \inst|Selector7~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N19
dffeas \inst|PC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \inst|next_mem_addr[4]~4 (
// Equation(s):
// \inst|next_mem_addr[4]~4_combout  = ( \inst|IR [4] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [4])))) ) ) # ( !\inst|IR [4] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [4])))) # (\inst|state.fetch~q  & (((\inst|PC [4])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC [4]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[4]~4 .extended_lut = "off";
defparam \inst|next_mem_addr[4]~4 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [15],\inst|AC [13],\inst|AC [12],\inst|AC [11],\inst|AC [2]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ModifiedTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pv24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055E94BD2D4B7ECAB2ACAB2ADEB7ECAB2ACAB2ACAB7ADE";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N18
cyclonev_lcell_comb \inst|state~48 (
// Equation(s):
// \inst|state~48_combout  = ( \inst|Selector29~0_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|state.decode~q  & \inst|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~48 .extended_lut = "off";
defparam \inst|state~48 .lut_mask = 64'h0000000000040004;
defparam \inst|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N20
dffeas \inst|state.ex_return (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~48_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_return .is_wysiwyg = "true";
defparam \inst|state.ex_return .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N37
dffeas \inst|PC_stack[8][3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N25
dffeas \inst|PC_stack[9][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \inst|PC_stack[8][3]~feeder (
// Equation(s):
// \inst|PC_stack[8][3]~feeder_combout  = \inst|PC_stack[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N38
dffeas \inst|PC_stack[8][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \inst|PC_stack[7][3]~feeder (
// Equation(s):
// \inst|PC_stack[7][3]~feeder_combout  = \inst|PC_stack[8][3]~q 

	.dataa(!\inst|PC_stack[8][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N22
dffeas \inst|PC_stack[7][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][3]~feeder_combout ),
	.asdata(\inst|PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \inst|PC_stack[6][3]~feeder (
// Equation(s):
// \inst|PC_stack[6][3]~feeder_combout  = \inst|PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \inst|PC_stack[6][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][3]~feeder_combout ),
	.asdata(\inst|PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \inst|PC_stack[5][3]~feeder (
// Equation(s):
// \inst|PC_stack[5][3]~feeder_combout  = \inst|PC_stack[6][3]~q 

	.dataa(!\inst|PC_stack[6][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \inst|PC_stack[5][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][3]~feeder_combout ),
	.asdata(\inst|PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \inst|PC_stack[4][3]~feeder (
// Equation(s):
// \inst|PC_stack[4][3]~feeder_combout  = \inst|PC_stack[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \inst|PC_stack[4][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][3]~feeder_combout ),
	.asdata(\inst|PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \inst|PC_stack[3][3]~feeder (
// Equation(s):
// \inst|PC_stack[3][3]~feeder_combout  = \inst|PC_stack[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \inst|PC_stack[3][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][3]~feeder_combout ),
	.asdata(\inst|PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \inst|PC_stack[2][3]~feeder (
// Equation(s):
// \inst|PC_stack[2][3]~feeder_combout  = \inst|PC_stack[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N58
dffeas \inst|PC_stack[2][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][3]~feeder_combout ),
	.asdata(\inst|PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \inst|PC_stack[1][3]~feeder (
// Equation(s):
// \inst|PC_stack[1][3]~feeder_combout  = ( \inst|PC_stack[2][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \inst|PC_stack[1][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \inst|PC_stack[0][3]~feeder (
// Equation(s):
// \inst|PC_stack[0][3]~feeder_combout  = \inst|PC_stack[1][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N55
dffeas \inst|PC_stack[0][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = ( \inst|IR [3] & ( ((!\inst|state.decode~q  & (!\inst|state.ex_istore2~DUPLICATE_q  & !\inst|state.ex_iload~q ))) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) # ( !\inst|IR [3] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|state.ex_iload~q ) # (\inst|state.ex_istore2~DUPLICATE_q )) # (\inst|state.decode~q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|state.ex_iload~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~0 .extended_lut = "off";
defparam \inst|Selector8~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = ( \inst|Selector8~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~13_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][3]~q )))) ) ) # ( !\inst|Selector8~0_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~13_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][3]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~13_sumout ),
	.datad(!\inst|PC_stack[0][3]~q ),
	.datae(gnd),
	.dataf(!\inst|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~1 .extended_lut = "off";
defparam \inst|Selector8~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N1
dffeas \inst|PC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \inst|next_mem_addr[3]~3 (
// Equation(s):
// \inst|next_mem_addr[3]~3_combout  = ( \inst|IR [3] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [3])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [3])))) ) ) # ( !\inst|IR [3] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [3])))) # (\inst|state.fetch~q  & (((\inst|PC [3])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC [3]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[3]~3 .extended_lut = "off";
defparam \inst|next_mem_addr[3]~3 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \inst|next_mem_addr[2]~2 (
// Equation(s):
// \inst|next_mem_addr[2]~2_combout  = ( \inst|PC [2] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2])))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [2] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout  & ((\inst|IR [2]))))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|PC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[2]~2 .extended_lut = "off";
defparam \inst|next_mem_addr[2]~2 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst|next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N5
dffeas \inst|IR[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[0] .is_wysiwyg = "true";
defparam \inst|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \inst14|data_word~0 (
// Equation(s):
// \inst14|data_word~0_combout  = ( !\inst|IO_WRITE_int~q  & ( \inst3|BIT_I_EN~1_combout  & ( (\inst|IR [0] & (\inst|Selector12~0_combout  & (\inst3|BIT_I_EN~0_combout  & \inst|IR [1]))) ) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst3|BIT_I_EN~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|BIT_I_EN~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|data_word~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|data_word~0 .extended_lut = "off";
defparam \inst14|data_word~0 .lut_mask = 64'h0000000000010000;
defparam \inst14|data_word~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N21
cyclonev_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = ( \inst|IR [0] & ( ((\inst|AC [0] & \inst|state.ex_or~q )) # (\inst|state.ex_loadi~q ) ) ) # ( !\inst|IR [0] & ( (\inst|AC [0] & \inst|state.ex_or~q ) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(gnd),
	.datac(!\inst|AC [0]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~3 .extended_lut = "off";
defparam \inst|Selector27~3 .lut_mask = 64'h000F000F555F555F;
defparam \inst|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N12
cyclonev_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector27~3_combout  & ((!\inst|AC [0] & (!\inst|state.ex_xor~q )) # (\inst|AC [0] & ((!\inst|state.ex_and~q ))))) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector27~3_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [0]))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [0] & ( !\inst|WideOr3~1_combout  & 
// ( (!\inst|Selector27~3_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [0]))) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|AC [0]),
	.datac(!\inst|Selector27~3_combout ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~4 .extended_lut = "off";
defparam \inst|Selector27~4 .lut_mask = 64'hE0E00000E0E0B080;
defparam \inst|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N54
cyclonev_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = ( \inst|WideOr3~0_combout  & ( \inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( (\inst|Selector27~4_combout  & !\inst|Selector27~2_combout ) ) ) ) # ( !\inst|WideOr3~0_combout  & ( 
// \inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( (\inst|Selector27~4_combout  & (!\inst|Selector27~2_combout  & !\inst|Add1~1_sumout )) ) ) ) # ( \inst|WideOr3~0_combout  & ( !\inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( 
// (\inst|Selector27~4_combout  & ((!\inst|shifter|auto_generated|sbit_w[48]~10_combout ) # (!\inst|Selector27~2_combout ))) ) ) ) # ( !\inst|WideOr3~0_combout  & ( !\inst|shifter|auto_generated|sbit_w[48]~12_combout  & ( (\inst|Selector27~4_combout  & 
// (!\inst|Add1~1_sumout  & ((!\inst|shifter|auto_generated|sbit_w[48]~10_combout ) # (!\inst|Selector27~2_combout )))) ) ) )

	.dataa(!\inst|Selector27~4_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.datac(!\inst|Selector27~2_combout ),
	.datad(!\inst|Add1~1_sumout ),
	.datae(!\inst|WideOr3~0_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~5 .extended_lut = "off";
defparam \inst|Selector27~5 .lut_mask = 64'h5400545450005050;
defparam \inst|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N9
cyclonev_lcell_comb \IO_DATA[0]~62 (
// Equation(s):
// \IO_DATA[0]~62_combout  = ( \IO_DATA[0]~1_combout  & ( (!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[0]~0_combout ) ) ) # ( !\IO_DATA[0]~1_combout  & ( (\IO_DATA[0]~0_combout  & 
// \inst14|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IO_DATA[0]~0_combout ),
	.datad(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~62 .extended_lut = "off";
defparam \IO_DATA[0]~62 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \IO_DATA[0]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N0
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \inst|Selector27~0_combout  & ( \inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[36]~9_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[44]~6_combout ))) ) ) ) # ( \inst|Selector27~0_combout  & ( !\inst|shifter|auto_generated|sbit_w[40]~3_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[36]~9_combout ))) # (\inst|IR 
// [4] & (\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datae(!\inst|Selector27~0_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0000010D0000F1FD;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N54
cyclonev_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = ( \inst|Selector27~1_combout  & ( \IO_DATA[0]~2_combout  ) ) # ( !\inst|Selector27~1_combout  & ( \IO_DATA[0]~2_combout  & ( (!\inst|Selector27~5_combout ) # ((\inst|state.ex_in2~q  & ((!\inst14|data_word~0_combout ) # 
// (\IO_DATA[0]~62_combout )))) ) ) ) # ( \inst|Selector27~1_combout  & ( !\IO_DATA[0]~2_combout  ) ) # ( !\inst|Selector27~1_combout  & ( !\IO_DATA[0]~2_combout  & ( (!\inst|Selector27~5_combout ) # ((\inst14|data_word~0_combout  & (\inst|state.ex_in2~q  & 
// \IO_DATA[0]~62_combout ))) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst|state.ex_in2~q ),
	.datac(!\inst|Selector27~5_combout ),
	.datad(!\IO_DATA[0]~62_combout ),
	.datae(!\inst|Selector27~1_combout ),
	.dataf(!\IO_DATA[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~6 .extended_lut = "off";
defparam \inst|Selector27~6 .lut_mask = 64'hF0F1FFFFF2F3FFFF;
defparam \inst|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N17
dffeas \inst|AC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector27~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[0] .is_wysiwyg = "true";
defparam \inst|AC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N29
dffeas \inst|IR[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[1] .is_wysiwyg = "true";
defparam \inst|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \inst|next_mem_addr[1]~1 (
// Equation(s):
// \inst|next_mem_addr[1]~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|state.fetch~q  & ((!\inst|WideNor0~combout ) # ((\inst|IR [1])))) # (\inst|state.fetch~q  & (((\inst|PC [1])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|state.fetch~q  & (\inst|WideNor0~combout  & (\inst|IR [1]))) # (\inst|state.fetch~q  & (((\inst|PC [1])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|PC [1]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[1]~1 .extended_lut = "off";
defparam \inst|next_mem_addr[1]~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \inst|state~45 (
// Equation(s):
// \inst|state~45_combout  = ( \inst|state~42_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~45 .extended_lut = "off";
defparam \inst|state~45 .lut_mask = 64'h0000000011111111;
defparam \inst|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N14
dffeas \inst|state.ex_iload (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_iload .is_wysiwyg = "true";
defparam \inst|state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = ( !\inst|state.ex_iload~q  & ( (!\inst|state.decode~q  & !\inst|state.ex_istore2~DUPLICATE_q ) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(gnd),
	.datac(!\inst|state.ex_istore2~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst|state.ex_iload~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideNor0 .extended_lut = "off";
defparam \inst|WideNor0 .lut_mask = 64'hA0A00000A0A00000;
defparam \inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \inst|next_mem_addr[0]~0 (
// Equation(s):
// \inst|next_mem_addr[0]~0_combout  = ( \inst|IR [0] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [0])))) ) ) # ( !\inst|IR [0] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [0])))) # (\inst|state.fetch~q  & (((\inst|PC [0])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC [0]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[0]~0 .extended_lut = "off";
defparam \inst|next_mem_addr[0]~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \inst|next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \inst|state~32 (
// Equation(s):
// \inst|state~32_combout  = ( \inst|Selector29~0_combout  & ( (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [11] & \inst|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~32 .extended_lut = "off";
defparam \inst|state~32 .lut_mask = 64'h0000000000010001;
defparam \inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N38
dffeas \inst|state.ex_out (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~32_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out .is_wysiwyg = "true";
defparam \inst|state.ex_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N3
cyclonev_lcell_comb \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = ( !\inst|state.ex_in~q  & ( (!\inst|state.fetch~DUPLICATE_q  & !\inst|state.ex_out~q ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr5~0 .extended_lut = "off";
defparam \inst|WideOr5~0 .lut_mask = 64'hAA00AA0000000000;
defparam \inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \inst|state~46 (
// Equation(s):
// \inst|state~46_combout  = (\inst|Selector29~0_combout  & \inst|state~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector29~0_combout ),
	.datad(!\inst|state~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~46 .extended_lut = "off";
defparam \inst|state~46 .lut_mask = 64'h000F000F000F000F;
defparam \inst|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N16
dffeas \inst|state.ex_store (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store .is_wysiwyg = "true";
defparam \inst|state.ex_store .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \inst|WideOr5 (
// Equation(s):
// \inst|WideOr5~combout  = ( !\inst|state.ex_store~q  & ( (!\inst|state.decode~q  & (\inst|WideOr5~0_combout  & (!\inst|state.ex_iload~q  & !\inst|state.ex_istore~q ))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|WideOr5~0_combout ),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|state.ex_istore~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_store~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr5 .extended_lut = "off";
defparam \inst|WideOr5 .lut_mask = 64'h2000200000000000;
defparam \inst|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N13
dffeas \inst|state.fetch~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.fetch~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N26
dffeas \inst|state.decode (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \inst|state~33 (
// Equation(s):
// \inst|state~33_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (\inst|state.decode~q  & (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|Selector29~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|state.decode~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|Selector29~0_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~33 .extended_lut = "off";
defparam \inst|state~33 .lut_mask = 64'h0000000001000100;
defparam \inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N41
dffeas \inst|state.ex_in (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~33_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in .is_wysiwyg = "true";
defparam \inst|state.ex_in .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N32
dffeas \inst|state.ex_in2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2 .is_wysiwyg = "true";
defparam \inst|state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = ( \inst|AC [14] & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [14] & ( 
// \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q )) ) ) ) # ( \inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~1 .extended_lut = "off";
defparam \inst|Selector13~1 .lut_mask = 64'hFFFFC0C080808800;
defparam \inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N18
cyclonev_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = ( !\inst|Selector16~0_combout  & ( \inst|Selector13~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~2 .extended_lut = "off";
defparam \inst|Selector13~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[62]~50 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[62]~50_combout  = ( \inst|IR [2] & ( (!\inst|shifter|auto_generated|sbit_w[62]~44_combout  & ((!\inst|shifter|auto_generated|sbit_w[42]~27_combout ) # (\inst|IR [4]))) ) ) # ( !\inst|IR [2] & ( 
// !\inst|shifter|auto_generated|sbit_w[62]~44_combout  ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[62]~44_combout ),
	.datac(gnd),
	.datad(!\inst|shifter|auto_generated|sbit_w[42]~27_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[62]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[62]~50 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[62]~50 .lut_mask = 64'hCCCCCCCCCC44CC44;
defparam \inst|shifter|auto_generated|sbit_w[62]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = ( \inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[54]~43_combout  & ( (\inst|state.ex_shift~q  & ((!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[62]~50_combout )) # (\inst|IR [3] & ((\inst|AC [15]))))) ) ) ) # ( 
// !\inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[54]~43_combout  & ( (\inst|state.ex_shift~q  & ((!\inst|shifter|auto_generated|sbit_w[62]~50_combout ) # (\inst|IR [3]))) ) ) ) # ( \inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[54]~43_combout  
// & ( (\inst|state.ex_shift~q  & ((!\inst|IR [3] & (!\inst|shifter|auto_generated|sbit_w[62]~50_combout )) # (\inst|IR [3] & ((\inst|AC [15]))))) ) ) ) # ( !\inst|IR [4] & ( !\inst|shifter|auto_generated|sbit_w[54]~43_combout  & ( (!\inst|IR [3] & 
// (!\inst|shifter|auto_generated|sbit_w[62]~50_combout  & \inst|state.ex_shift~q )) ) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|shifter|auto_generated|sbit_w[62]~50_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|AC [15]),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[54]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~0 .extended_lut = "off";
defparam \inst|Selector13~0 .lut_mask = 64'h0808080D0D0D080D;
defparam \inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = ( \inst|Add1~57_sumout  & ( \inst|WideOr3~0_combout  & ( (!\inst|Selector13~2_combout ) # (((\inst|state.ex_in2~q  & \IO_DATA[14]~59_combout )) # (\inst|Selector13~0_combout )) ) ) ) # ( !\inst|Add1~57_sumout  & ( 
// \inst|WideOr3~0_combout  & ( (!\inst|Selector13~2_combout ) # (((\inst|state.ex_in2~q  & \IO_DATA[14]~59_combout )) # (\inst|Selector13~0_combout )) ) ) ) # ( \inst|Add1~57_sumout  & ( !\inst|WideOr3~0_combout  ) ) # ( !\inst|Add1~57_sumout  & ( 
// !\inst|WideOr3~0_combout  & ( (!\inst|Selector13~2_combout ) # (((\inst|state.ex_in2~q  & \IO_DATA[14]~59_combout )) # (\inst|Selector13~0_combout )) ) ) )

	.dataa(!\inst|state.ex_in2~q ),
	.datab(!\IO_DATA[14]~59_combout ),
	.datac(!\inst|Selector13~2_combout ),
	.datad(!\inst|Selector13~0_combout ),
	.datae(!\inst|Add1~57_sumout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~3 .extended_lut = "off";
defparam \inst|Selector13~3 .lut_mask = 64'hF1FFFFFFF1FFF1FF;
defparam \inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N8
dffeas \inst|AC[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[14] .is_wysiwyg = "true";
defparam \inst|AC[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\inst|AC [14]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ModifiedTest.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pv24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004010040000001004010040100000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \inst|state~35 (
// Equation(s):
// \inst|state~35_combout  = ( \inst|state~34_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~35 .extended_lut = "off";
defparam \inst|state~35 .lut_mask = 64'h0000000000330033;
defparam \inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N55
dffeas \inst|state.ex_shift (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~35_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_shift .is_wysiwyg = "true";
defparam \inst|state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( !\inst|IR [3] & ( \inst|state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_shift~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~2 .extended_lut = "off";
defparam \inst|Selector27~2 .lut_mask = 64'h00FF00FF00000000;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( \inst|IR [2] & ( ((\inst|state.ex_or~q  & \inst|AC [2])) # (\inst|state.ex_loadi~q ) ) ) # ( !\inst|IR [2] & ( (\inst|state.ex_or~q  & \inst|AC [2]) ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|AC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~2 .extended_lut = "off";
defparam \inst|Selector25~2 .lut_mask = 64'h0303030357575757;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = ( !\inst|Selector25~2_combout  & ( \inst|AC [2] & ( (!\inst|altsyncram_component|auto_generated|q_a [2] & (((!\inst|state.ex_xor~q )))) # (\inst|altsyncram_component|auto_generated|q_a [2] & (\inst|WideOr3~1_combout  & 
// ((!\inst|state.ex_and~q )))) ) ) ) # ( !\inst|Selector25~2_combout  & ( !\inst|AC [2] & ( (!\inst|altsyncram_component|auto_generated|q_a [2]) # ((\inst|WideOr3~1_combout  & !\inst|state.ex_xor~q )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|Selector25~2_combout ),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~3 .extended_lut = "off";
defparam \inst|Selector25~3 .lut_mask = 64'hBABA0000B1A00000;
defparam \inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N24
cyclonev_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = ( \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [4] & ( (\inst|Selector25~3_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[34]~30_combout  & !\inst|IR [2])))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [4] & ( (\inst|Selector25~3_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[34]~30_combout ) # (\inst|IR [2])))) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [4] & ( (\inst|Selector25~3_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[34]~30_combout ) # (\inst|IR [2])))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [4] & ( (\inst|Selector25~3_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[34]~30_combout ) # (\inst|IR [2])))) ) ) )

	.dataa(!\inst|Selector27~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[34]~30_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|Selector25~3_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~4 .extended_lut = "off";
defparam \inst|Selector25~4 .lut_mask = 64'h00EF00EF00EF00EA;
defparam \inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \IO_DATA[2]~64 (
// Equation(s):
// \IO_DATA[2]~64_combout  = ( \IO_DATA[2]~10_combout  & ( (\inst14|data_word~0_combout  & ((!\inst14|altsyncram_component|auto_generated|address_reg_a [2]) # (\IO_DATA[2]~9_combout ))) ) ) # ( !\IO_DATA[2]~10_combout  & ( (\inst14|data_word~0_combout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & \IO_DATA[2]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IO_DATA[2]~9_combout ),
	.datae(!\IO_DATA[2]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~64 .extended_lut = "off";
defparam \IO_DATA[2]~64 .lut_mask = 64'h0003303300033033;
defparam \IO_DATA[2]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = ( \inst|Add1~9_sumout  & ( !\inst|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = ( \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [2] & ( (\inst|Selector27~0_combout  & ((!\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[46]~28_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( \inst|IR [2] & ( (\inst|Selector27~0_combout  & (\inst|shifter|auto_generated|sbit_w[46]~28_combout  & \inst|IR [4])) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [2] 
// & ( (\inst|Selector27~0_combout  & \inst|shifter|auto_generated|sbit_w[42]~27_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[38]~29_combout  & ( !\inst|IR [2] & ( (\inst|Selector27~0_combout  & \inst|shifter|auto_generated|sbit_w[42]~27_combout 
// ) ) ) )

	.dataa(!\inst|Selector27~0_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[46]~28_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[42]~27_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[38]~29_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h0505050500115511;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = ( \inst|Selector25~1_combout  & ( \IO_DATA[2]~8_combout  ) ) # ( !\inst|Selector25~1_combout  & ( \IO_DATA[2]~8_combout  & ( (!\inst|Selector25~4_combout ) # ((\inst|Selector25~0_combout ) # (\inst|state.ex_in2~q )) ) ) ) # ( 
// \inst|Selector25~1_combout  & ( !\IO_DATA[2]~8_combout  ) ) # ( !\inst|Selector25~1_combout  & ( !\IO_DATA[2]~8_combout  & ( (!\inst|Selector25~4_combout ) # (((\IO_DATA[2]~64_combout  & \inst|state.ex_in2~q )) # (\inst|Selector25~0_combout )) ) ) )

	.dataa(!\inst|Selector25~4_combout ),
	.datab(!\IO_DATA[2]~64_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector25~0_combout ),
	.datae(!\inst|Selector25~1_combout ),
	.dataf(!\IO_DATA[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~5 .extended_lut = "off";
defparam \inst|Selector25~5 .lut_mask = 64'hABFFFFFFAFFFFFFF;
defparam \inst|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N14
dffeas \inst|AC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[2] .is_wysiwyg = "true";
defparam \inst|AC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N33
cyclonev_lcell_comb \inst|state~38 (
// Equation(s):
// \inst|state~38_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [12] & ( (\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(!\inst|state.decode~q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~38 .extended_lut = "off";
defparam \inst|state~38 .lut_mask = 64'h0000000000005050;
defparam \inst|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \inst|state~47 (
// Equation(s):
// \inst|state~47_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~38_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|state~38_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~47 .extended_lut = "off";
defparam \inst|state~47 .lut_mask = 64'h0000000011111111;
defparam \inst|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N19
dffeas \inst|state.ex_istore (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~47_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore .is_wysiwyg = "true";
defparam \inst|state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N17
dffeas \inst|state.ex_store~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_store~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \inst|state.ex_store2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_store~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store2 .is_wysiwyg = "true";
defparam \inst|state.ex_store2 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \inst|state.ex_istore2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore2 .is_wysiwyg = "true";
defparam \inst|state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = ( \inst|MW~q  & ( \inst|state.ex_store~q  ) ) # ( !\inst|MW~q  & ( \inst|state.ex_store~q  ) ) # ( \inst|MW~q  & ( !\inst|state.ex_store~q  & ( ((!\inst|state.ex_store2~q  & (!\inst|state.ex_istore2~q  & \inst|state.init~q ))) 
// # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( !\inst|state.ex_store~q  & ( \inst|state.ex_istore~q  ) ) )

	.dataa(!\inst|state.ex_istore~q ),
	.datab(!\inst|state.ex_store2~q ),
	.datac(!\inst|state.ex_istore2~q ),
	.datad(!\inst|state.init~q ),
	.datae(!\inst|MW~q ),
	.dataf(!\inst|state.ex_store~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector0~0 .extended_lut = "off";
defparam \inst|Selector0~0 .lut_mask = 64'h555555D5FFFFFFFF;
defparam \inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N55
dffeas \inst|MW (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MW .is_wysiwyg = "true";
defparam \inst|MW .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N35
dffeas \inst|IR[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[9] .is_wysiwyg = "true";
defparam \inst|IR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N26
dffeas \inst|state.ex_out2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_out~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out2 .is_wysiwyg = "true";
defparam \inst|state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \inst|Selector129~0 (
// Equation(s):
// \inst|Selector129~0_combout  = ( \inst|state.ex_in~q  ) # ( !\inst|state.ex_in~q  & ( ((!\inst|state.ex_out2~q  & (\inst|IO_CYCLE~q  & !\inst|state.ex_in2~q ))) # (\inst|state.ex_out~q ) ) )

	.dataa(!\inst|state.ex_out2~q ),
	.datab(!\inst|IO_CYCLE~q ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector129~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector129~0 .extended_lut = "off";
defparam \inst|Selector129~0 .lut_mask = 64'h20FF20FFFFFFFFFF;
defparam \inst|Selector129~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N53
dffeas \inst|IO_CYCLE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector129~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_CYCLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_CYCLE .is_wysiwyg = "true";
defparam \inst|IO_CYCLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N54
cyclonev_lcell_comb \inst3|BIT_I_EN~0 (
// Equation(s):
// \inst3|BIT_I_EN~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|IR [9] & (!\inst|IR [10] & (!\inst|IR [8] & !\inst|IR [6]))) ) )

	.dataa(!\inst|IR [9]),
	.datab(!\inst|IR [10]),
	.datac(!\inst|IR [8]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT_I_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BIT_I_EN~0 .extended_lut = "off";
defparam \inst3|BIT_I_EN~0 .lut_mask = 64'h0000000080008000;
defparam \inst3|BIT_I_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \inst9|inst7~0 (
// Equation(s):
// \inst9|inst7~0_combout  = ( !\inst|IR [0] & ( (\inst|IR [2] & \inst|IO_WRITE_int~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst7~0 .extended_lut = "off";
defparam \inst9|inst7~0 .lut_mask = 64'h000F000F00000000;
defparam \inst9|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N33
cyclonev_lcell_comb \inst9|inst7 (
// Equation(s):
// \inst9|inst7~combout  = LCELL(( \inst9|inst7~0_combout  & ( (\inst3|BIT_I_EN~0_combout  & (\inst3|TIMER_EN~0_combout  & (\inst|Selector12~0_combout  & !\inst|IR [1]))) ) ))

	.dataa(!\inst3|BIT_I_EN~0_combout ),
	.datab(!\inst3|TIMER_EN~0_combout ),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst9|inst7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst7 .extended_lut = "off";
defparam \inst9|inst7 .lut_mask = 64'h0000000001000100;
defparam \inst9|inst7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N53
dffeas \inst9|inst1|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N2
dffeas \inst9|inst1|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N35
dffeas \inst9|inst1|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N38
dffeas \inst9|inst1|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N33
cyclonev_lcell_comb \inst9|inst1|Mux0~0 (
// Equation(s):
// \inst9|inst1|Mux0~0_combout  = (!\inst9|inst1|latched_hex [0] & ((!\inst9|inst1|latched_hex [3] $ (!\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [1]))) # (\inst9|inst1|latched_hex [0] & ((!\inst9|inst1|latched_hex [1] $ 
// (!\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [3])))

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [1]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux0~0 .extended_lut = "off";
defparam \inst9|inst1|Mux0~0 .lut_mask = 64'h7B7D7B7D7B7D7B7D;
defparam \inst9|inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N0
cyclonev_lcell_comb \inst9|inst1|Mux1~0 (
// Equation(s):
// \inst9|inst1|Mux1~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & ((!\inst9|inst1|latched_hex [2]) # (\inst9|inst1|latched_hex [0]))) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [0] & 
// (!\inst9|inst1|latched_hex [3] $ (\inst9|inst1|latched_hex [2]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux1~0 .extended_lut = "off";
defparam \inst9|inst1|Mux1~0 .lut_mask = 64'h0A050A05AA0AAA0A;
defparam \inst9|inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N9
cyclonev_lcell_comb \inst9|inst1|Mux2~0 (
// Equation(s):
// \inst9|inst1|Mux2~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & \inst9|inst1|latched_hex [0]) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [2] & ((\inst9|inst1|latched_hex [0]))) # 
// (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [3])) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux2~0 .extended_lut = "off";
defparam \inst9|inst1|Mux2~0 .lut_mask = 64'h0AFA0AFA00AA00AA;
defparam \inst9|inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N42
cyclonev_lcell_comb \inst9|inst1|Mux3~0 (
// Equation(s):
// \inst9|inst1|Mux3~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [0] & (\inst9|inst1|latched_hex [3] & !\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [0] & ((\inst9|inst1|latched_hex [2]))) ) ) # ( 
// !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & (!\inst9|inst1|latched_hex [0] $ (!\inst9|inst1|latched_hex [2]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux3~0 .extended_lut = "off";
defparam \inst9|inst1|Mux3~0 .lut_mask = 64'h0AA00AA0500F500F;
defparam \inst9|inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N30
cyclonev_lcell_comb \inst9|inst1|Mux4~0 (
// Equation(s):
// \inst9|inst1|Mux4~0_combout  = (!\inst9|inst1|latched_hex [3] & (\inst9|inst1|latched_hex [1] & (!\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [3] & (\inst9|inst1|latched_hex [2] & ((!\inst9|inst1|latched_hex 
// [0]) # (\inst9|inst1|latched_hex [1]))))

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [1]),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux4~0 .extended_lut = "off";
defparam \inst9|inst1|Mux4~0 .lut_mask = 64'h2051205120512051;
defparam \inst9|inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N3
cyclonev_lcell_comb \inst9|inst1|Mux5~0 (
// Equation(s):
// \inst9|inst1|Mux5~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [0] & ((\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [0] & (\inst9|inst1|latched_hex [3])) ) ) # ( !\inst9|inst1|latched_hex [1] & ( 
// (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [3] $ (!\inst9|inst1|latched_hex [0]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux5~0 .extended_lut = "off";
defparam \inst9|inst1|Mux5~0 .lut_mask = 64'h050A050A0F550F55;
defparam \inst9|inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \inst9|inst1|Mux6~0 (
// Equation(s):
// \inst9|inst1|Mux6~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [3] & (\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [2])) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & 
// (!\inst9|inst1|latched_hex [0] $ (!\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [3] & (\inst9|inst1|latched_hex [0] & \inst9|inst1|latched_hex [2])) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux6~0 .extended_lut = "off";
defparam \inst9|inst1|Mux6~0 .lut_mask = 64'h0AA50AA505000500;
defparam \inst9|inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N56
dffeas \inst9|inst2|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~19_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N11
dffeas \inst9|inst2|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~23_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N35
dffeas \inst9|inst2|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~31_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N59
dffeas \inst9|inst2|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~27_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \inst9|inst2|Mux0~0 (
// Equation(s):
// \inst9|inst2|Mux0~0_combout  = (!\inst9|inst2|latched_hex [0] & ((!\inst9|inst2|latched_hex [3] $ (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1]))) # (\inst9|inst2|latched_hex [0] & ((!\inst9|inst2|latched_hex [1] $ 
// (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3])))

	.dataa(!\inst9|inst2|latched_hex [0]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [3]),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux0~0 .extended_lut = "off";
defparam \inst9|inst2|Mux0~0 .lut_mask = 64'h3FE73FE73FE73FE7;
defparam \inst9|inst2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N51
cyclonev_lcell_comb \inst9|inst2|Mux1~0 (
// Equation(s):
// \inst9|inst2|Mux1~0_combout  = (!\inst9|inst2|latched_hex [1] & (\inst9|inst2|latched_hex [0] & (!\inst9|inst2|latched_hex [3] $ (\inst9|inst2|latched_hex [2])))) # (\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] & 
// ((!\inst9|inst2|latched_hex [2]) # (\inst9|inst2|latched_hex [0]))))

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux1~0 .extended_lut = "off";
defparam \inst9|inst2|Mux1~0 .lut_mask = 64'h20A620A620A620A6;
defparam \inst9|inst2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \inst9|inst2|Mux2~0 (
// Equation(s):
// \inst9|inst2|Mux2~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [0] & (!\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) ) ) # ( !\inst9|inst2|latched_hex [3] & ( ((!\inst9|inst2|latched_hex [1] & 
// \inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [0]) ) )

	.dataa(!\inst9|inst2|latched_hex [0]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux2~0 .extended_lut = "off";
defparam \inst9|inst2|Mux2~0 .lut_mask = 64'h55DD55DD44004400;
defparam \inst9|inst2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N45
cyclonev_lcell_comb \inst9|inst2|Mux3~0 (
// Equation(s):
// \inst9|inst2|Mux3~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [2] $ (\inst9|inst2|latched_hex [0]))) ) ) # ( !\inst9|inst2|latched_hex [3] & ( (!\inst9|inst2|latched_hex [1] & 
// (!\inst9|inst2|latched_hex [2] $ (!\inst9|inst2|latched_hex [0]))) # (\inst9|inst2|latched_hex [1] & (\inst9|inst2|latched_hex [2] & \inst9|inst2|latched_hex [0])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux3~0 .extended_lut = "off";
defparam \inst9|inst2|Mux3~0 .lut_mask = 64'h0CC30CC330033003;
defparam \inst9|inst2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N9
cyclonev_lcell_comb \inst9|inst2|Mux4~0 (
// Equation(s):
// \inst9|inst2|Mux4~0_combout  = ( \inst9|inst2|latched_hex [3] & ( (\inst9|inst2|latched_hex [2] & ((!\inst9|inst2|latched_hex [0]) # (\inst9|inst2|latched_hex [1]))) ) ) # ( !\inst9|inst2|latched_hex [3] & ( (!\inst9|inst2|latched_hex [0] & 
// (!\inst9|inst2|latched_hex [2] & \inst9|inst2|latched_hex [1])) ) )

	.dataa(!\inst9|inst2|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux4~0 .extended_lut = "off";
defparam \inst9|inst2|Mux4~0 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \inst9|inst2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N48
cyclonev_lcell_comb \inst9|inst2|Mux5~0 (
// Equation(s):
// \inst9|inst2|Mux5~0_combout  = (!\inst9|inst2|latched_hex [3] & (\inst9|inst2|latched_hex [2] & (!\inst9|inst2|latched_hex [1] $ (!\inst9|inst2|latched_hex [0])))) # (\inst9|inst2|latched_hex [3] & ((!\inst9|inst2|latched_hex [0] & 
// ((\inst9|inst2|latched_hex [2]))) # (\inst9|inst2|latched_hex [0] & (\inst9|inst2|latched_hex [1]))))

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [0]),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux5~0 .extended_lut = "off";
defparam \inst9|inst2|Mux5~0 .lut_mask = 64'h0179017901790179;
defparam \inst9|inst2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N33
cyclonev_lcell_comb \inst9|inst2|Mux6~0 (
// Equation(s):
// \inst9|inst2|Mux6~0_combout  = ( \inst9|inst2|latched_hex [1] & ( (\inst9|inst2|latched_hex [0] & (!\inst9|inst2|latched_hex [2] & \inst9|inst2|latched_hex [3])) ) ) # ( !\inst9|inst2|latched_hex [1] & ( (!\inst9|inst2|latched_hex [0] & 
// (\inst9|inst2|latched_hex [2] & !\inst9|inst2|latched_hex [3])) # (\inst9|inst2|latched_hex [0] & (!\inst9|inst2|latched_hex [2] $ (\inst9|inst2|latched_hex [3]))) ) )

	.dataa(!\inst9|inst2|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(!\inst9|inst2|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux6~0 .extended_lut = "off";
defparam \inst9|inst2|Mux6~0 .lut_mask = 64'h5A055A0500500050;
defparam \inst9|inst2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N44
dffeas \inst9|inst3|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[8]~35_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N41
dffeas \inst9|inst3|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[10]~45_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N26
dffeas \inst9|inst3|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[11]~50_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N53
dffeas \inst9|inst3|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[9]~79_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \inst9|inst3|Mux0~0 (
// Equation(s):
// \inst9|inst3|Mux0~0_combout  = ( \inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [1] ) ) # ( !\inst9|inst3|latched_hex [3] & ( \inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [0]) # (!\inst9|inst3|latched_hex [2]) ) ) ) # ( 
// \inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [2]) # (\inst9|inst3|latched_hex [0]) ) ) ) # ( !\inst9|inst3|latched_hex [3] & ( !\inst9|inst3|latched_hex [1] & ( \inst9|inst3|latched_hex [2] ) ) )

	.dataa(!\inst9|inst3|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [2]),
	.datad(gnd),
	.datae(!\inst9|inst3|latched_hex [3]),
	.dataf(!\inst9|inst3|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux0~0 .extended_lut = "off";
defparam \inst9|inst3|Mux0~0 .lut_mask = 64'h0F0FF5F5FAFAFFFF;
defparam \inst9|inst3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N24
cyclonev_lcell_comb \inst9|inst3|Mux1~0 (
// Equation(s):
// \inst9|inst3|Mux1~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [3] & ((!\inst9|inst3|latched_hex [2]) # (\inst9|inst3|latched_hex [0]))) ) ) # ( !\inst9|inst3|latched_hex [1] & ( (\inst9|inst3|latched_hex [0] & 
// (!\inst9|inst3|latched_hex [3] $ (\inst9|inst3|latched_hex [2]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [3]),
	.datac(!\inst9|inst3|latched_hex [2]),
	.datad(!\inst9|inst3|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux1~0 .extended_lut = "off";
defparam \inst9|inst3|Mux1~0 .lut_mask = 64'h00C300C3C0CCC0CC;
defparam \inst9|inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N57
cyclonev_lcell_comb \inst9|inst3|Mux2~0 (
// Equation(s):
// \inst9|inst3|Mux2~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [3]) ) ) # ( !\inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [0])) # 
// (\inst9|inst3|latched_hex [2] & ((!\inst9|inst3|latched_hex [3]))) ) )

	.dataa(!\inst9|inst3|latched_hex [2]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(!\inst9|inst3|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux2~0 .extended_lut = "off";
defparam \inst9|inst3|Mux2~0 .lut_mask = 64'h7272727230303030;
defparam \inst9|inst3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \inst9|inst3|Mux3~0 (
// Equation(s):
// \inst9|inst3|Mux3~0_combout  = ( \inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & (!\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [3])) # (\inst9|inst3|latched_hex [1] & (\inst9|inst3|latched_hex [0])) ) ) # ( 
// !\inst9|inst3|latched_hex [2] & ( (!\inst9|inst3|latched_hex [1] & (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [3])) # (\inst9|inst3|latched_hex [1] & (!\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [3])) ) )

	.dataa(!\inst9|inst3|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux3~0 .extended_lut = "off";
defparam \inst9|inst3|Mux3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \inst9|inst3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \inst9|inst3|Mux4~0 (
// Equation(s):
// \inst9|inst3|Mux4~0_combout  = (!\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [0] & (!\inst9|inst3|latched_hex [3] & \inst9|inst3|latched_hex [1]))) # (\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [3] & ((!\inst9|inst3|latched_hex 
// [0]) # (\inst9|inst3|latched_hex [1]))))

	.dataa(!\inst9|inst3|latched_hex [0]),
	.datab(!\inst9|inst3|latched_hex [2]),
	.datac(!\inst9|inst3|latched_hex [3]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux4~0 .extended_lut = "off";
defparam \inst9|inst3|Mux4~0 .lut_mask = 64'h0283028302830283;
defparam \inst9|inst3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N39
cyclonev_lcell_comb \inst9|inst3|Mux5~0 (
// Equation(s):
// \inst9|inst3|Mux5~0_combout  = ( \inst9|inst3|latched_hex [1] & ( (!\inst9|inst3|latched_hex [0] & (\inst9|inst3|latched_hex [2])) # (\inst9|inst3|latched_hex [0] & ((\inst9|inst3|latched_hex [3]))) ) ) # ( !\inst9|inst3|latched_hex [1] & ( 
// (\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [0] $ (!\inst9|inst3|latched_hex [3]))) ) )

	.dataa(!\inst9|inst3|latched_hex [2]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(!\inst9|inst3|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux5~0 .extended_lut = "off";
defparam \inst9|inst3|Mux5~0 .lut_mask = 64'h1414141447474747;
defparam \inst9|inst3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \inst9|inst3|Mux6~0 (
// Equation(s):
// \inst9|inst3|Mux6~0_combout  = ( \inst9|inst3|latched_hex [0] & ( (!\inst9|inst3|latched_hex [3] & (!\inst9|inst3|latched_hex [2] & !\inst9|inst3|latched_hex [1])) # (\inst9|inst3|latched_hex [3] & (!\inst9|inst3|latched_hex [2] $ 
// (!\inst9|inst3|latched_hex [1]))) ) ) # ( !\inst9|inst3|latched_hex [0] & ( (!\inst9|inst3|latched_hex [3] & (\inst9|inst3|latched_hex [2] & !\inst9|inst3|latched_hex [1])) ) )

	.dataa(!\inst9|inst3|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst3|latched_hex [2]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux6~0 .extended_lut = "off";
defparam \inst9|inst3|Mux6~0 .lut_mask = 64'h0A000A00A550A550;
defparam \inst9|inst3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N44
dffeas \inst9|inst4|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[14]~59_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N41
dffeas \inst9|inst4|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[12]~55_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N38
dffeas \inst9|inst4|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[15]~61_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N8
dffeas \inst9|inst4|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[13]~57_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N9
cyclonev_lcell_comb \inst9|inst4|Mux0~0 (
// Equation(s):
// \inst9|inst4|Mux0~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2]) # ((!\inst9|inst4|latched_hex [0]) # (\inst9|inst4|latched_hex [3])) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2] & 
// ((\inst9|inst4|latched_hex [3]))) # (\inst9|inst4|latched_hex [2] & ((!\inst9|inst4|latched_hex [3]) # (\inst9|inst4|latched_hex [0]))) ) )

	.dataa(!\inst9|inst4|latched_hex [2]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux0~0 .extended_lut = "off";
defparam \inst9|inst4|Mux0~0 .lut_mask = 64'h55AF55AFFAFFFAFF;
defparam \inst9|inst4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N48
cyclonev_lcell_comb \inst9|inst4|Mux1~0 (
// Equation(s):
// \inst9|inst4|Mux1~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [3] & ((!\inst9|inst4|latched_hex [2]) # (\inst9|inst4|latched_hex [0]))) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (\inst9|inst4|latched_hex [0] & 
// (!\inst9|inst4|latched_hex [3] $ (\inst9|inst4|latched_hex [2]))) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(!\inst9|inst4|latched_hex [3]),
	.datac(!\inst9|inst4|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux1~0 .extended_lut = "off";
defparam \inst9|inst4|Mux1~0 .lut_mask = 64'h41414141C4C4C4C4;
defparam \inst9|inst4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \inst9|inst4|Mux2~0 (
// Equation(s):
// \inst9|inst4|Mux2~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [3]) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2] & (\inst9|inst4|latched_hex [0])) # 
// (\inst9|inst4|latched_hex [2] & ((!\inst9|inst4|latched_hex [3]))) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(!\inst9|inst4|latched_hex [3]),
	.datac(!\inst9|inst4|latched_hex [2]),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux2~0 .extended_lut = "off";
defparam \inst9|inst4|Mux2~0 .lut_mask = 64'h5C5C44445C5C4444;
defparam \inst9|inst4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N21
cyclonev_lcell_comb \inst9|inst4|Mux3~0 (
// Equation(s):
// \inst9|inst4|Mux3~0_combout  = ( \inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [0] & (!\inst9|inst4|latched_hex [3] & !\inst9|inst4|latched_hex [1])) # (\inst9|inst4|latched_hex [0] & ((\inst9|inst4|latched_hex [1]))) ) ) # ( 
// !\inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [3] & (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1])) # (\inst9|inst4|latched_hex [3] & (!\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [0]),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux3~0 .extended_lut = "off";
defparam \inst9|inst4|Mux3~0 .lut_mask = 64'h2424242483838383;
defparam \inst9|inst4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \inst9|inst4|Mux4~0 (
// Equation(s):
// \inst9|inst4|Mux4~0_combout  = ( \inst9|inst4|latched_hex [1] & ( \inst9|inst4|latched_hex [2] & ( \inst9|inst4|latched_hex [3] ) ) ) # ( !\inst9|inst4|latched_hex [1] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [3] & 
// !\inst9|inst4|latched_hex [0]) ) ) ) # ( \inst9|inst4|latched_hex [1] & ( !\inst9|inst4|latched_hex [2] & ( (!\inst9|inst4|latched_hex [3] & !\inst9|inst4|latched_hex [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst4|latched_hex [3]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [1]),
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux4~0 .extended_lut = "off";
defparam \inst9|inst4|Mux4~0 .lut_mask = 64'h0000C0C030303333;
defparam \inst9|inst4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \inst9|inst4|Mux5~0 (
// Equation(s):
// \inst9|inst4|Mux5~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [0] & ((\inst9|inst4|latched_hex [2]))) # (\inst9|inst4|latched_hex [0] & (\inst9|inst4|latched_hex [3])) ) ) # ( !\inst9|inst4|latched_hex [1] & ( 
// (\inst9|inst4|latched_hex [2] & (!\inst9|inst4|latched_hex [3] $ (!\inst9|inst4|latched_hex [0]))) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [0]),
	.datac(!\inst9|inst4|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux5~0 .extended_lut = "off";
defparam \inst9|inst4|Mux5~0 .lut_mask = 64'h060606061D1D1D1D;
defparam \inst9|inst4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N45
cyclonev_lcell_comb \inst9|inst4|Mux6~0 (
// Equation(s):
// \inst9|inst4|Mux6~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2] & (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [3])) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2] & 
// (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [3])) # (\inst9|inst4|latched_hex [2] & (!\inst9|inst4|latched_hex [0] $ (\inst9|inst4|latched_hex [3]))) ) )

	.dataa(!\inst9|inst4|latched_hex [2]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux6~0 .extended_lut = "off";
defparam \inst9|inst4|Mux6~0 .lut_mask = 64'h5A055A05000A000A;
defparam \inst9|inst4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N39
cyclonev_lcell_comb \inst12~0 (
// Equation(s):
// \inst12~0_combout  = (\inst|IO_WRITE_int~q  & \inst|IR [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12~0 .extended_lut = "off";
defparam \inst12~0 .lut_mask = 64'h000F000F000F000F;
defparam \inst12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N30
cyclonev_lcell_comb \inst9|inst8 (
// Equation(s):
// \inst9|inst8~combout  = LCELL(( !\inst|IR [1] & ( \inst12~0_combout  & ( (\inst|IR [2] & (\inst3|BIT_I_EN~0_combout  & (\inst3|TIMER_EN~0_combout  & \inst|Selector12~0_combout ))) ) ) ))

	.dataa(!\inst|IR [2]),
	.datab(!\inst3|BIT_I_EN~0_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst8 .extended_lut = "off";
defparam \inst9|inst8 .lut_mask = 64'h0000000000010000;
defparam \inst9|inst8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N50
dffeas \inst9|inst5|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N17
dffeas \inst9|inst5|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N53
dffeas \inst9|inst5|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N38
dffeas \inst9|inst5|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N27
cyclonev_lcell_comb \inst9|inst5|Mux0~0 (
// Equation(s):
// \inst9|inst5|Mux0~0_combout  = ( \inst9|inst5|latched_hex [2] & ( \inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [3]) ) ) ) # ( !\inst9|inst5|latched_hex [2] & ( \inst9|inst5|latched_hex [0] & ( 
// (\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [3]) ) ) ) # ( \inst9|inst5|latched_hex [2] & ( !\inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3]) # (\inst9|inst5|latched_hex [1]) ) ) ) # ( !\inst9|inst5|latched_hex [2] & ( 
// !\inst9|inst5|latched_hex [0] & ( (\inst9|inst5|latched_hex [1]) # (\inst9|inst5|latched_hex [3]) ) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst5|latched_hex [2]),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux0~0 .extended_lut = "off";
defparam \inst9|inst5|Mux0~0 .lut_mask = 64'h5F5FAFAF5F5FF5F5;
defparam \inst9|inst5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N30
cyclonev_lcell_comb \inst9|inst5|Mux1~0 (
// Equation(s):
// \inst9|inst5|Mux1~0_combout  = ( \inst9|inst5|latched_hex [0] & ( !\inst9|inst5|latched_hex [3] $ (((!\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [2]))) ) ) # ( !\inst9|inst5|latched_hex [0] & ( (\inst9|inst5|latched_hex [1] & 
// (!\inst9|inst5|latched_hex [3] & !\inst9|inst5|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux1~0 .extended_lut = "off";
defparam \inst9|inst5|Mux1~0 .lut_mask = 64'h30003000F03CF03C;
defparam \inst9|inst5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N3
cyclonev_lcell_comb \inst9|inst5|Mux2~0 (
// Equation(s):
// \inst9|inst5|Mux2~0_combout  = ( \inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3]) # ((!\inst9|inst5|latched_hex [1] & !\inst9|inst5|latched_hex [2])) ) ) # ( !\inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3] & 
// (!\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [2])) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux2~0 .extended_lut = "off";
defparam \inst9|inst5|Mux2~0 .lut_mask = 64'h08080808EAEAEAEA;
defparam \inst9|inst5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \inst9|inst5|Mux3~0 (
// Equation(s):
// \inst9|inst5|Mux3~0_combout  = ( \inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [1] & (!\inst9|inst5|latched_hex [3] & !\inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [1] & ((\inst9|inst5|latched_hex [2]))) ) ) # ( 
// !\inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [1] & (!\inst9|inst5|latched_hex [3] & \inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [1] & (\inst9|inst5|latched_hex [3] & !\inst9|inst5|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux3~0 .extended_lut = "off";
defparam \inst9|inst5|Mux3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \inst9|inst5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N33
cyclonev_lcell_comb \inst9|inst5|Mux4~0 (
// Equation(s):
// \inst9|inst5|Mux4~0_combout  = ( \inst9|inst5|latched_hex [0] & ( (\inst9|inst5|latched_hex [3] & (\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [2])) ) ) # ( !\inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3] & 
// (\inst9|inst5|latched_hex [1] & !\inst9|inst5|latched_hex [2])) # (\inst9|inst5|latched_hex [3] & ((\inst9|inst5|latched_hex [2]))) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux4~0 .extended_lut = "off";
defparam \inst9|inst5|Mux4~0 .lut_mask = 64'h2525252501010101;
defparam \inst9|inst5|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N54
cyclonev_lcell_comb \inst9|inst5|Mux5~0 (
// Equation(s):
// \inst9|inst5|Mux5~0_combout  = ( \inst9|inst5|latched_hex [2] & ( \inst9|inst5|latched_hex [0] & ( !\inst9|inst5|latched_hex [1] $ (\inst9|inst5|latched_hex [3]) ) ) ) # ( !\inst9|inst5|latched_hex [2] & ( \inst9|inst5|latched_hex [0] & ( 
// (\inst9|inst5|latched_hex [1] & \inst9|inst5|latched_hex [3]) ) ) ) # ( \inst9|inst5|latched_hex [2] & ( !\inst9|inst5|latched_hex [0] & ( (\inst9|inst5|latched_hex [3]) # (\inst9|inst5|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(gnd),
	.datae(!\inst9|inst5|latched_hex [2]),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux5~0 .extended_lut = "off";
defparam \inst9|inst5|Mux5~0 .lut_mask = 64'h00003F3F0303C3C3;
defparam \inst9|inst5|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N6
cyclonev_lcell_comb \inst9|inst5|Mux6~0 (
// Equation(s):
// \inst9|inst5|Mux6~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [1] & (!\inst9|inst5|latched_hex [3] $ (\inst9|inst5|latched_hex [0]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [0] & 
// (!\inst9|inst5|latched_hex [1] $ (\inst9|inst5|latched_hex [3]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [1]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux6~0 .extended_lut = "off";
defparam \inst9|inst5|Mux6~0 .lut_mask = 64'h00C300C3C00CC00C;
defparam \inst9|inst5|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N23
dffeas \inst9|inst6|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~19_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N47
dffeas \inst9|inst6|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~23_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N14
dffeas \inst9|inst6|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~27_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N2
dffeas \inst9|inst6|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~31_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N39
cyclonev_lcell_comb \inst9|inst6|Mux0~0 (
// Equation(s):
// \inst9|inst6|Mux0~0_combout  = (!\inst9|inst6|latched_hex [0] & ((!\inst9|inst6|latched_hex [2] $ (!\inst9|inst6|latched_hex [3])) # (\inst9|inst6|latched_hex [1]))) # (\inst9|inst6|latched_hex [0] & ((!\inst9|inst6|latched_hex [1] $ 
// (!\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [3])))

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(!\inst9|inst6|latched_hex [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux0~0 .extended_lut = "off";
defparam \inst9|inst6|Mux0~0 .lut_mask = 64'h3EF73EF73EF73EF7;
defparam \inst9|inst6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \inst9|inst6|Mux1~0 (
// Equation(s):
// \inst9|inst6|Mux1~0_combout  = ( \inst9|inst6|latched_hex [0] & ( \inst9|inst6|latched_hex [2] & ( !\inst9|inst6|latched_hex [1] $ (!\inst9|inst6|latched_hex [3]) ) ) ) # ( \inst9|inst6|latched_hex [0] & ( !\inst9|inst6|latched_hex [2] & ( 
// !\inst9|inst6|latched_hex [3] ) ) ) # ( !\inst9|inst6|latched_hex [0] & ( !\inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [3]) ) ) )

	.dataa(!\inst9|inst6|latched_hex [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst9|inst6|latched_hex [3]),
	.datae(!\inst9|inst6|latched_hex [0]),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux1~0 .extended_lut = "off";
defparam \inst9|inst6|Mux1~0 .lut_mask = 64'h5500FF00000055AA;
defparam \inst9|inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N51
cyclonev_lcell_comb \inst9|inst6|Mux2~0 (
// Equation(s):
// \inst9|inst6|Mux2~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [3] & \inst9|inst6|latched_hex [0]) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [2] & ((\inst9|inst6|latched_hex [0]))) # 
// (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [3])) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(!\inst9|inst6|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux2~0 .extended_lut = "off";
defparam \inst9|inst6|Mux2~0 .lut_mask = 64'h0AFA0AFA00AA00AA;
defparam \inst9|inst6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N3
cyclonev_lcell_comb \inst9|inst6|Mux3~0 (
// Equation(s):
// \inst9|inst6|Mux3~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [2] & \inst9|inst6|latched_hex [3])) # (\inst9|inst6|latched_hex [0] & (\inst9|inst6|latched_hex [2])) ) ) # ( 
// !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [3] & (!\inst9|inst6|latched_hex [0] $ (!\inst9|inst6|latched_hex [2]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux3~0 .extended_lut = "off";
defparam \inst9|inst6|Mux3~0 .lut_mask = 64'h6060606019191919;
defparam \inst9|inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N45
cyclonev_lcell_comb \inst9|inst6|Mux4~0 (
// Equation(s):
// \inst9|inst6|Mux4~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [3] & ((!\inst9|inst6|latched_hex [0]) # (\inst9|inst6|latched_hex [1]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [0] & 
// (!\inst9|inst6|latched_hex [3] & \inst9|inst6|latched_hex [1])) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(!\inst9|inst6|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux4~0 .extended_lut = "off";
defparam \inst9|inst6|Mux4~0 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \inst9|inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N36
cyclonev_lcell_comb \inst9|inst6|Mux5~0 (
// Equation(s):
// \inst9|inst6|Mux5~0_combout  = ( \inst9|inst6|latched_hex [2] & ( (!\inst9|inst6|latched_hex [1] & (!\inst9|inst6|latched_hex [0] $ (!\inst9|inst6|latched_hex [3]))) # (\inst9|inst6|latched_hex [1] & ((!\inst9|inst6|latched_hex [0]) # 
// (\inst9|inst6|latched_hex [3]))) ) ) # ( !\inst9|inst6|latched_hex [2] & ( (\inst9|inst6|latched_hex [1] & (\inst9|inst6|latched_hex [0] & \inst9|inst6|latched_hex [3])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [0]),
	.datad(!\inst9|inst6|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux5~0 .extended_lut = "off";
defparam \inst9|inst6|Mux5~0 .lut_mask = 64'h000300033CF33CF3;
defparam \inst9|inst6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \inst9|inst6|Mux6~0 (
// Equation(s):
// \inst9|inst6|Mux6~0_combout  = ( \inst9|inst6|latched_hex [1] & ( (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [2] & \inst9|inst6|latched_hex [3])) ) ) # ( !\inst9|inst6|latched_hex [1] & ( (!\inst9|inst6|latched_hex [0] & 
// (\inst9|inst6|latched_hex [2] & !\inst9|inst6|latched_hex [3])) # (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [2] $ (\inst9|inst6|latched_hex [3]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(!\inst9|inst6|latched_hex [2]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux6~0 .extended_lut = "off";
defparam \inst9|inst6|Mux6~0 .lut_mask = 64'h6161616104040404;
defparam \inst9|inst6|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N0
cyclonev_lcell_comb \inst5|Add5~29 (
// Equation(s):
// \inst5|Add5~29_sumout  = SUM(( \inst5|count_4Hz [0] ) + ( VCC ) + ( !VCC ))
// \inst5|Add5~30  = CARRY(( \inst5|count_4Hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~29_sumout ),
	.cout(\inst5|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~29 .extended_lut = "off";
defparam \inst5|Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N2
dffeas \inst5|count_4Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N3
cyclonev_lcell_comb \inst5|Add5~37 (
// Equation(s):
// \inst5|Add5~37_sumout  = SUM(( \inst5|count_4Hz [1] ) + ( GND ) + ( \inst5|Add5~30  ))
// \inst5|Add5~38  = CARRY(( \inst5|count_4Hz [1] ) + ( GND ) + ( \inst5|Add5~30  ))

	.dataa(!\inst5|count_4Hz [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~37_sumout ),
	.cout(\inst5|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~37 .extended_lut = "off";
defparam \inst5|Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N5
dffeas \inst5|count_4Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N6
cyclonev_lcell_comb \inst5|Add5~33 (
// Equation(s):
// \inst5|Add5~33_sumout  = SUM(( \inst5|count_4Hz[2]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~38  ))
// \inst5|Add5~34  = CARRY(( \inst5|count_4Hz[2]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~38  ))

	.dataa(gnd),
	.datab(!\inst5|count_4Hz[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~33_sumout ),
	.cout(\inst5|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~33 .extended_lut = "off";
defparam \inst5|Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N8
dffeas \inst5|count_4Hz[2]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_4Hz[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N9
cyclonev_lcell_comb \inst5|Add5~25 (
// Equation(s):
// \inst5|Add5~25_sumout  = SUM(( \inst5|count_4Hz [3] ) + ( GND ) + ( \inst5|Add5~34  ))
// \inst5|Add5~26  = CARRY(( \inst5|count_4Hz [3] ) + ( GND ) + ( \inst5|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~25_sumout ),
	.cout(\inst5|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~25 .extended_lut = "off";
defparam \inst5|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N11
dffeas \inst5|count_4Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N12
cyclonev_lcell_comb \inst5|Add5~17 (
// Equation(s):
// \inst5|Add5~17_sumout  = SUM(( \inst5|count_4Hz [4] ) + ( GND ) + ( \inst5|Add5~26  ))
// \inst5|Add5~18  = CARRY(( \inst5|count_4Hz [4] ) + ( GND ) + ( \inst5|Add5~26  ))

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~17_sumout ),
	.cout(\inst5|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~17 .extended_lut = "off";
defparam \inst5|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N14
dffeas \inst5|count_4Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N15
cyclonev_lcell_comb \inst5|Add5~21 (
// Equation(s):
// \inst5|Add5~21_sumout  = SUM(( \inst5|count_4Hz [5] ) + ( GND ) + ( \inst5|Add5~18  ))
// \inst5|Add5~22  = CARRY(( \inst5|count_4Hz [5] ) + ( GND ) + ( \inst5|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~21_sumout ),
	.cout(\inst5|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~21 .extended_lut = "off";
defparam \inst5|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N17
dffeas \inst5|count_4Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N18
cyclonev_lcell_comb \inst5|Add5~41 (
// Equation(s):
// \inst5|Add5~41_sumout  = SUM(( \inst5|count_4Hz [6] ) + ( GND ) + ( \inst5|Add5~22  ))
// \inst5|Add5~42  = CARRY(( \inst5|count_4Hz [6] ) + ( GND ) + ( \inst5|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~41_sumout ),
	.cout(\inst5|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~41 .extended_lut = "off";
defparam \inst5|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N20
dffeas \inst5|count_4Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N21
cyclonev_lcell_comb \inst5|Add5~45 (
// Equation(s):
// \inst5|Add5~45_sumout  = SUM(( \inst5|count_4Hz [7] ) + ( GND ) + ( \inst5|Add5~42  ))
// \inst5|Add5~46  = CARRY(( \inst5|count_4Hz [7] ) + ( GND ) + ( \inst5|Add5~42  ))

	.dataa(!\inst5|count_4Hz [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~45_sumout ),
	.cout(\inst5|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~45 .extended_lut = "off";
defparam \inst5|Add5~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N23
dffeas \inst5|count_4Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N24
cyclonev_lcell_comb \inst5|Add5~13 (
// Equation(s):
// \inst5|Add5~13_sumout  = SUM(( \inst5|count_4Hz [8] ) + ( GND ) + ( \inst5|Add5~46  ))
// \inst5|Add5~14  = CARRY(( \inst5|count_4Hz [8] ) + ( GND ) + ( \inst5|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~13_sumout ),
	.cout(\inst5|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~13 .extended_lut = "off";
defparam \inst5|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N26
dffeas \inst5|count_4Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N27
cyclonev_lcell_comb \inst5|Add5~9 (
// Equation(s):
// \inst5|Add5~9_sumout  = SUM(( \inst5|count_4Hz [9] ) + ( GND ) + ( \inst5|Add5~14  ))
// \inst5|Add5~10  = CARRY(( \inst5|count_4Hz [9] ) + ( GND ) + ( \inst5|Add5~14  ))

	.dataa(!\inst5|count_4Hz [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~9_sumout ),
	.cout(\inst5|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~9 .extended_lut = "off";
defparam \inst5|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N29
dffeas \inst5|count_4Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \inst5|Add5~53 (
// Equation(s):
// \inst5|Add5~53_sumout  = SUM(( \inst5|count_4Hz [10] ) + ( GND ) + ( \inst5|Add5~10  ))
// \inst5|Add5~54  = CARRY(( \inst5|count_4Hz [10] ) + ( GND ) + ( \inst5|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~53_sumout ),
	.cout(\inst5|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~53 .extended_lut = "off";
defparam \inst5|Add5~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N2
dffeas \inst5|count_4Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N3
cyclonev_lcell_comb \inst5|Add5~49 (
// Equation(s):
// \inst5|Add5~49_sumout  = SUM(( \inst5|count_4Hz [11] ) + ( GND ) + ( \inst5|Add5~54  ))
// \inst5|Add5~50  = CARRY(( \inst5|count_4Hz [11] ) + ( GND ) + ( \inst5|Add5~54  ))

	.dataa(!\inst5|count_4Hz [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~49_sumout ),
	.cout(\inst5|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~49 .extended_lut = "off";
defparam \inst5|Add5~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N5
dffeas \inst5|count_4Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \inst5|Add5~5 (
// Equation(s):
// \inst5|Add5~5_sumout  = SUM(( \inst5|count_4Hz [12] ) + ( GND ) + ( \inst5|Add5~50  ))
// \inst5|Add5~6  = CARRY(( \inst5|count_4Hz [12] ) + ( GND ) + ( \inst5|Add5~50  ))

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~5_sumout ),
	.cout(\inst5|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~5 .extended_lut = "off";
defparam \inst5|Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N8
dffeas \inst5|count_4Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N9
cyclonev_lcell_comb \inst5|Add5~65 (
// Equation(s):
// \inst5|Add5~65_sumout  = SUM(( \inst5|count_4Hz[13]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~6  ))
// \inst5|Add5~66  = CARRY(( \inst5|count_4Hz[13]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~65_sumout ),
	.cout(\inst5|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~65 .extended_lut = "off";
defparam \inst5|Add5~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N11
dffeas \inst5|count_4Hz[13]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_4Hz[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \inst5|Add5~61 (
// Equation(s):
// \inst5|Add5~61_sumout  = SUM(( \inst5|count_4Hz [14] ) + ( GND ) + ( \inst5|Add5~66  ))
// \inst5|Add5~62  = CARRY(( \inst5|count_4Hz [14] ) + ( GND ) + ( \inst5|Add5~66  ))

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~61_sumout ),
	.cout(\inst5|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~61 .extended_lut = "off";
defparam \inst5|Add5~61 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N13
dffeas \inst5|count_4Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N15
cyclonev_lcell_comb \inst5|Add5~57 (
// Equation(s):
// \inst5|Add5~57_sumout  = SUM(( \inst5|count_4Hz[15]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~62  ))
// \inst5|Add5~58  = CARRY(( \inst5|count_4Hz[15]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~57_sumout ),
	.cout(\inst5|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~57 .extended_lut = "off";
defparam \inst5|Add5~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N18
cyclonev_lcell_comb \inst5|Add5~73 (
// Equation(s):
// \inst5|Add5~73_sumout  = SUM(( \inst5|count_4Hz [16] ) + ( GND ) + ( \inst5|Add5~58  ))
// \inst5|Add5~74  = CARRY(( \inst5|count_4Hz [16] ) + ( GND ) + ( \inst5|Add5~58  ))

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~73_sumout ),
	.cout(\inst5|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~73 .extended_lut = "off";
defparam \inst5|Add5~73 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N19
dffeas \inst5|count_4Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N21
cyclonev_lcell_comb \inst5|Add5~69 (
// Equation(s):
// \inst5|Add5~69_sumout  = SUM(( \inst5|count_4Hz [17] ) + ( GND ) + ( \inst5|Add5~74  ))
// \inst5|Add5~70  = CARRY(( \inst5|count_4Hz [17] ) + ( GND ) + ( \inst5|Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~69_sumout ),
	.cout(\inst5|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~69 .extended_lut = "off";
defparam \inst5|Add5~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N22
dffeas \inst5|count_4Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N24
cyclonev_lcell_comb \inst5|Add5~81 (
// Equation(s):
// \inst5|Add5~81_sumout  = SUM(( \inst5|count_4Hz [18] ) + ( GND ) + ( \inst5|Add5~70  ))
// \inst5|Add5~82  = CARRY(( \inst5|count_4Hz [18] ) + ( GND ) + ( \inst5|Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~81_sumout ),
	.cout(\inst5|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~81 .extended_lut = "off";
defparam \inst5|Add5~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N26
dffeas \inst5|count_4Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N27
cyclonev_lcell_comb \inst5|Add5~77 (
// Equation(s):
// \inst5|Add5~77_sumout  = SUM(( \inst5|count_4Hz [19] ) + ( GND ) + ( \inst5|Add5~82  ))
// \inst5|Add5~78  = CARRY(( \inst5|count_4Hz [19] ) + ( GND ) + ( \inst5|Add5~82  ))

	.dataa(!\inst5|count_4Hz [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~77_sumout ),
	.cout(\inst5|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~77 .extended_lut = "off";
defparam \inst5|Add5~77 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N29
dffeas \inst5|count_4Hz[19] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[19] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N30
cyclonev_lcell_comb \inst5|Add5~1 (
// Equation(s):
// \inst5|Add5~1_sumout  = SUM(( \inst5|count_4Hz [20] ) + ( GND ) + ( \inst5|Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_4Hz [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add5~1 .extended_lut = "off";
defparam \inst5|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N31
dffeas \inst5|count_4Hz[20] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[20] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N42
cyclonev_lcell_comb \inst5|LessThan5~5 (
// Equation(s):
// \inst5|LessThan5~5_combout  = ( \inst5|count_4Hz [16] & ( \inst5|count_4Hz [17] ) )

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst5|count_4Hz [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~5 .extended_lut = "off";
defparam \inst5|LessThan5~5 .lut_mask = 64'h0000000033333333;
defparam \inst5|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N7
dffeas \inst5|count_4Hz[12]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_4Hz[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N39
cyclonev_lcell_comb \inst5|LessThan5~1 (
// Equation(s):
// \inst5|LessThan5~1_combout  = ( \inst5|count_4Hz [6] & ( \inst5|count_4Hz [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|count_4Hz [7]),
	.datae(gnd),
	.dataf(!\inst5|count_4Hz [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~1 .extended_lut = "off";
defparam \inst5|LessThan5~1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst5|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N7
dffeas \inst5|count_4Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N54
cyclonev_lcell_comb \inst5|LessThan5~0 (
// Equation(s):
// \inst5|LessThan5~0_combout  = ( \inst5|count_4Hz [0] & ( !\inst5|count_4Hz [4] & ( (!\inst5|count_4Hz [5] & ((!\inst5|count_4Hz [2]) # ((!\inst5|count_4Hz [1]) # (!\inst5|count_4Hz [3])))) ) ) ) # ( !\inst5|count_4Hz [0] & ( !\inst5|count_4Hz [4] & ( 
// !\inst5|count_4Hz [5] ) ) )

	.dataa(!\inst5|count_4Hz [2]),
	.datab(!\inst5|count_4Hz [5]),
	.datac(!\inst5|count_4Hz [1]),
	.datad(!\inst5|count_4Hz [3]),
	.datae(!\inst5|count_4Hz [0]),
	.dataf(!\inst5|count_4Hz [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~0 .extended_lut = "off";
defparam \inst5|LessThan5~0 .lut_mask = 64'hCCCCCCC800000000;
defparam \inst5|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N45
cyclonev_lcell_comb \inst5|LessThan5~2 (
// Equation(s):
// \inst5|LessThan5~2_combout  = (!\inst5|count_4Hz [10] & !\inst5|count_4Hz [11])

	.dataa(!\inst5|count_4Hz [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|count_4Hz [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~2 .extended_lut = "off";
defparam \inst5|LessThan5~2 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \inst5|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N42
cyclonev_lcell_comb \inst5|LessThan5~3 (
// Equation(s):
// \inst5|LessThan5~3_combout  = ( \inst5|count_4Hz [9] & ( \inst5|count_4Hz [8] & ( \inst5|count_4Hz[12]~DUPLICATE_q  ) ) ) # ( !\inst5|count_4Hz [9] & ( \inst5|count_4Hz [8] & ( (\inst5|count_4Hz[12]~DUPLICATE_q  & !\inst5|LessThan5~2_combout ) ) ) ) # ( 
// \inst5|count_4Hz [9] & ( !\inst5|count_4Hz [8] & ( (\inst5|count_4Hz[12]~DUPLICATE_q  & ((!\inst5|LessThan5~2_combout ) # ((\inst5|LessThan5~1_combout  & !\inst5|LessThan5~0_combout )))) ) ) ) # ( !\inst5|count_4Hz [9] & ( !\inst5|count_4Hz [8] & ( 
// (\inst5|count_4Hz[12]~DUPLICATE_q  & !\inst5|LessThan5~2_combout ) ) ) )

	.dataa(!\inst5|count_4Hz[12]~DUPLICATE_q ),
	.datab(!\inst5|LessThan5~1_combout ),
	.datac(!\inst5|LessThan5~0_combout ),
	.datad(!\inst5|LessThan5~2_combout ),
	.datae(!\inst5|count_4Hz [9]),
	.dataf(!\inst5|count_4Hz [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~3 .extended_lut = "off";
defparam \inst5|LessThan5~3 .lut_mask = 64'h5500551055005555;
defparam \inst5|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N39
cyclonev_lcell_comb \inst5|LessThan5~6 (
// Equation(s):
// \inst5|LessThan5~6_combout  = ( !\inst5|count_4Hz [18] & ( !\inst5|count_4Hz [19] ) )

	.dataa(!\inst5|count_4Hz [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst5|count_4Hz [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~6 .extended_lut = "off";
defparam \inst5|LessThan5~6 .lut_mask = 64'hAAAAAAAA00000000;
defparam \inst5|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N54
cyclonev_lcell_comb \inst5|LessThan5~7 (
// Equation(s):
// \inst5|LessThan5~7_combout  = ( \inst5|LessThan5~3_combout  & ( \inst5|LessThan5~6_combout  & ( (\inst5|count_4Hz [20] & \inst5|LessThan5~5_combout ) ) ) ) # ( !\inst5|LessThan5~3_combout  & ( \inst5|LessThan5~6_combout  & ( (\inst5|count_4Hz [20] & 
// (\inst5|LessThan5~5_combout  & !\inst5|LessThan5~4_combout )) ) ) ) # ( \inst5|LessThan5~3_combout  & ( !\inst5|LessThan5~6_combout  & ( \inst5|count_4Hz [20] ) ) ) # ( !\inst5|LessThan5~3_combout  & ( !\inst5|LessThan5~6_combout  & ( \inst5|count_4Hz 
// [20] ) ) )

	.dataa(!\inst5|count_4Hz [20]),
	.datab(!\inst5|LessThan5~5_combout ),
	.datac(!\inst5|LessThan5~4_combout ),
	.datad(gnd),
	.datae(!\inst5|LessThan5~3_combout ),
	.dataf(!\inst5|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~7 .extended_lut = "off";
defparam \inst5|LessThan5~7 .lut_mask = 64'h5555555510101111;
defparam \inst5|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N16
dffeas \inst5|count_4Hz[15]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[15]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_4Hz[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N17
dffeas \inst5|count_4Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N10
dffeas \inst5|count_4Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan5~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_4Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_4Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_4Hz[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N36
cyclonev_lcell_comb \inst5|LessThan5~4 (
// Equation(s):
// \inst5|LessThan5~4_combout  = ( !\inst5|count_4Hz [14] & ( (!\inst5|count_4Hz [15] & !\inst5|count_4Hz [13]) ) )

	.dataa(gnd),
	.datab(!\inst5|count_4Hz [15]),
	.datac(gnd),
	.datad(!\inst5|count_4Hz [13]),
	.datae(gnd),
	.dataf(!\inst5|count_4Hz [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan5~4 .extended_lut = "off";
defparam \inst5|LessThan5~4 .lut_mask = 64'hCC00CC0000000000;
defparam \inst5|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N48
cyclonev_lcell_comb \inst5|clock_4Hz_int~0 (
// Equation(s):
// \inst5|clock_4Hz_int~0_combout  = ( \inst5|clock_4Hz_int~q  & ( \inst5|count_4Hz [20] & ( (\inst5|LessThan5~6_combout  & ((!\inst5|LessThan5~5_combout ) # ((\inst5|LessThan5~4_combout  & !\inst5|LessThan5~3_combout )))) ) ) ) # ( !\inst5|clock_4Hz_int~q  
// & ( \inst5|count_4Hz [20] & ( (!\inst5|LessThan5~6_combout ) # ((\inst5|LessThan5~5_combout  & ((!\inst5|LessThan5~4_combout ) # (\inst5|LessThan5~3_combout )))) ) ) ) # ( \inst5|clock_4Hz_int~q  & ( !\inst5|count_4Hz [20] ) )

	.dataa(!\inst5|LessThan5~4_combout ),
	.datab(!\inst5|LessThan5~5_combout ),
	.datac(!\inst5|LessThan5~3_combout ),
	.datad(!\inst5|LessThan5~6_combout ),
	.datae(!\inst5|clock_4Hz_int~q ),
	.dataf(!\inst5|count_4Hz [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|clock_4Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_4Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_4Hz_int~0 .lut_mask = 64'h0000FFFFFF2300DC;
defparam \inst5|clock_4Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N49
dffeas \inst5|clock_4Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|clock_4Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_4Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_4Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_4Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N4
dffeas \inst5|clock_4Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_4Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_4Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_4Hz .is_wysiwyg = "true";
defparam \inst5|clock_4Hz .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N28
dffeas \inst13|read_pos[0] (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[0] .is_wysiwyg = "true";
defparam \inst13|read_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N0
cyclonev_lcell_comb \inst13|read_pos[0]~3 (
// Equation(s):
// \inst13|read_pos[0]~3_combout  = ( !\inst13|read_pos [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|read_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|read_pos[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|read_pos[0]~3 .extended_lut = "off";
defparam \inst13|read_pos[0]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst13|read_pos[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N29
dffeas \inst13|read_pos[0]~DUPLICATE (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[0]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst13|read_pos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N30
cyclonev_lcell_comb \inst13|read_pos[1]~2 (
// Equation(s):
// \inst13|read_pos[1]~2_combout  = ( \inst13|read_pos [0] & ( !\inst13|read_pos [1] ) ) # ( !\inst13|read_pos [0] & ( \inst13|read_pos [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst13|read_pos [1]),
	.datae(gnd),
	.dataf(!\inst13|read_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|read_pos[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|read_pos[1]~2 .extended_lut = "off";
defparam \inst13|read_pos[1]~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \inst13|read_pos[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N56
dffeas \inst13|read_pos[1] (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[1]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[1] .is_wysiwyg = "true";
defparam \inst13|read_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N16
dffeas \inst13|read_pos[2]~DUPLICATE (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[2]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst13|read_pos[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N6
cyclonev_lcell_comb \inst13|read_pos[2]~1 (
// Equation(s):
// \inst13|read_pos[2]~1_combout  = ( \inst13|read_pos [0] & ( !\inst13|read_pos [1] $ (!\inst13|read_pos[2]~DUPLICATE_q ) ) ) # ( !\inst13|read_pos [0] & ( \inst13|read_pos[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst13|read_pos [1]),
	.datad(!\inst13|read_pos[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst13|read_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|read_pos[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|read_pos[2]~1 .extended_lut = "off";
defparam \inst13|read_pos[2]~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \inst13|read_pos[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N17
dffeas \inst13|read_pos[2] (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[2]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[2] .is_wysiwyg = "true";
defparam \inst13|read_pos[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N22
dffeas \inst13|read_pos[3] (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[3]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[3] .is_wysiwyg = "true";
defparam \inst13|read_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N3
cyclonev_lcell_comb \inst13|read_pos[3]~0 (
// Equation(s):
// \inst13|read_pos[3]~0_combout  = ( \inst13|read_pos [3] & ( (!\inst13|read_pos[0]~DUPLICATE_q ) # ((!\inst13|read_pos [2]) # (!\inst13|read_pos [1])) ) ) # ( !\inst13|read_pos [3] & ( (\inst13|read_pos[0]~DUPLICATE_q  & (\inst13|read_pos [2] & 
// \inst13|read_pos [1])) ) )

	.dataa(!\inst13|read_pos[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst13|read_pos [2]),
	.datad(!\inst13|read_pos [1]),
	.datae(gnd),
	.dataf(!\inst13|read_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|read_pos[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|read_pos[3]~0 .extended_lut = "off";
defparam \inst13|read_pos[3]~0 .lut_mask = 64'h00050005FFFAFFFA;
defparam \inst13|read_pos[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N23
dffeas \inst13|read_pos[3]~DUPLICATE (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[3]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst13|read_pos[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N15
cyclonev_lcell_comb \inst3|BIT_D_EN (
// Equation(s):
// \inst3|BIT_D_EN~combout  = LCELL(( \inst3|BIT_I_EN~0_combout  & ( (\inst|IR [0] & (!\inst|IR [1] & (\inst|Selector12~0_combout  & \inst3|BIT_I_EN~1_combout ))) ) ))

	.dataa(!\inst|IR [0]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst3|BIT_I_EN~1_combout ),
	.datae(gnd),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT_D_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BIT_D_EN .extended_lut = "off";
defparam \inst3|BIT_D_EN .lut_mask = 64'h0000000000040004;
defparam \inst3|BIT_D_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N27
cyclonev_lcell_comb \inst3|BIT_I_EN (
// Equation(s):
// \inst3|BIT_I_EN~combout  = LCELL(( \inst3|BIT_I_EN~0_combout  & ( (!\inst|IR [0] & (\inst|Selector12~0_combout  & (\inst3|BIT_I_EN~1_combout  & !\inst|IR [1]))) ) ))

	.dataa(!\inst|IR [0]),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst3|BIT_I_EN~1_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst3|BIT_I_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BIT_I_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BIT_I_EN .extended_lut = "off";
defparam \inst3|BIT_I_EN .lut_mask = 64'h0000000002000200;
defparam \inst3|BIT_I_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N3
cyclonev_lcell_comb \inst13|write_pos[1]~0 (
// Equation(s):
// \inst13|write_pos[1]~0_combout  = (\inst|IO_WRITE_int~q  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0])

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|write_pos[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|write_pos[1]~0 .extended_lut = "off";
defparam \inst13|write_pos[1]~0 .lut_mask = 64'h0505050505050505;
defparam \inst13|write_pos[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N59
dffeas \inst13|write_pos[0] (
	.clk(\inst3|BIT_I_EN~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|write_pos[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|write_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|write_pos[0] .is_wysiwyg = "true";
defparam \inst13|write_pos[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N53
dffeas \inst13|write_pos[2] (
	.clk(\inst3|BIT_I_EN~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|write_pos[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|write_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|write_pos[2] .is_wysiwyg = "true";
defparam \inst13|write_pos[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N5
dffeas \inst13|write_pos[1] (
	.clk(\inst3|BIT_I_EN~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|write_pos[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|write_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|write_pos[1] .is_wysiwyg = "true";
defparam \inst13|write_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N23
dffeas \inst13|write_pos[3] (
	.clk(\inst3|BIT_I_EN~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst13|write_pos[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|write_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|write_pos[3] .is_wysiwyg = "true";
defparam \inst13|write_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N33
cyclonev_lcell_comb \inst13|data_buffer[8]~20 (
// Equation(s):
// \inst13|data_buffer[8]~20_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [8])))) # (\inst|IO_WRITE_int~q  & (((\inst14|data_word~0_combout )) # (\inst|AC [0]))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [8])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0] & ((!\inst14|data_word~0_combout )))) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst13|data_buffer [8]),
	.datac(!\inst14|data_word~0_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[8]~20 .extended_lut = "off";
defparam \inst13|data_buffer[8]~20 .lut_mask = 64'h33503350335F335F;
defparam \inst13|data_buffer[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N24
cyclonev_lcell_comb \inst13|data_buffer[8]~1 (
// Equation(s):
// \inst13|data_buffer[8]~1_combout  = ( \inst13|data_buffer [8] & ( \inst13|data_buffer[8]~20_combout  ) ) # ( !\inst13|data_buffer [8] & ( \inst13|data_buffer[8]~20_combout  & ( (!\inst13|write_pos [0] & (!\inst13|write_pos [2] & (!\inst13|write_pos [1] & 
// \inst13|write_pos [3]))) ) ) ) # ( \inst13|data_buffer [8] & ( !\inst13|data_buffer[8]~20_combout  & ( (((!\inst13|write_pos [3]) # (\inst13|write_pos [1])) # (\inst13|write_pos [2])) # (\inst13|write_pos [0]) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [2]),
	.datac(!\inst13|write_pos [1]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|data_buffer [8]),
	.dataf(!\inst13|data_buffer[8]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[8]~1 .extended_lut = "off";
defparam \inst13|data_buffer[8]~1 .lut_mask = 64'h0000FF7F0080FFFF;
defparam \inst13|data_buffer[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N47
dffeas \inst13|data_buffer[8] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[8]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[8] .is_wysiwyg = "true";
defparam \inst13|data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N9
cyclonev_lcell_comb \inst13|data_buffer[0]~19 (
// Equation(s):
// \inst13|data_buffer[0]~19_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [0])) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0]) # (\inst14|data_word~0_combout )))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [0])) # (\inst|IO_WRITE_int~q  & (((!\inst14|data_word~0_combout  & \inst|AC [0])))) ) )

	.dataa(!\inst13|data_buffer [0]),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[0]~19 .extended_lut = "off";
defparam \inst13|data_buffer[0]~19 .lut_mask = 64'h550C550C553F553F;
defparam \inst13|data_buffer[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N18
cyclonev_lcell_comb \inst13|data_buffer[0]~0 (
// Equation(s):
// \inst13|data_buffer[0]~0_combout  = ( \inst13|write_pos [3] & ( \inst13|data_buffer[0]~19_combout  & ( \inst13|data_buffer [0] ) ) ) # ( !\inst13|write_pos [3] & ( \inst13|data_buffer[0]~19_combout  & ( ((!\inst13|write_pos [0] & (!\inst13|write_pos [2] & 
// !\inst13|write_pos [1]))) # (\inst13|data_buffer [0]) ) ) ) # ( \inst13|write_pos [3] & ( !\inst13|data_buffer[0]~19_combout  & ( \inst13|data_buffer [0] ) ) ) # ( !\inst13|write_pos [3] & ( !\inst13|data_buffer[0]~19_combout  & ( (\inst13|data_buffer [0] 
// & (((\inst13|write_pos [1]) # (\inst13|write_pos [2])) # (\inst13|write_pos [0]))) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [2]),
	.datac(!\inst13|data_buffer [0]),
	.datad(!\inst13|write_pos [1]),
	.datae(!\inst13|write_pos [3]),
	.dataf(!\inst13|data_buffer[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[0]~0 .extended_lut = "off";
defparam \inst13|data_buffer[0]~0 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \inst13|data_buffer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N38
dffeas \inst13|data_buffer[0] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[0]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[0] .is_wysiwyg = "true";
defparam \inst13|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N15
cyclonev_lcell_comb \inst13|data_buffer[12]~22 (
// Equation(s):
// \inst13|data_buffer[12]~22_combout  = ( \inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (\inst13|data_buffer [12]) # (\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & 
// (\inst13|data_buffer [12])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) ) # ( \inst14|data_word~0_combout  & ( !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & \inst13|data_buffer [12]) ) ) ) # ( !\inst14|data_word~0_combout  & ( 
// !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [12])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst13|data_buffer [12]),
	.datac(!\inst|AC [0]),
	.datad(gnd),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[12]~22 .extended_lut = "off";
defparam \inst13|data_buffer[12]~22 .lut_mask = 64'h2727222227277777;
defparam \inst13|data_buffer[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N54
cyclonev_lcell_comb \inst13|data_buffer[12]~3 (
// Equation(s):
// \inst13|data_buffer[12]~3_combout  = ( \inst13|write_pos [1] & ( \inst13|data_buffer[12]~22_combout  & ( \inst13|data_buffer [12] ) ) ) # ( !\inst13|write_pos [1] & ( \inst13|data_buffer[12]~22_combout  & ( ((\inst13|write_pos [3] & (!\inst13|write_pos 
// [0] & \inst13|write_pos [2]))) # (\inst13|data_buffer [12]) ) ) ) # ( \inst13|write_pos [1] & ( !\inst13|data_buffer[12]~22_combout  & ( \inst13|data_buffer [12] ) ) ) # ( !\inst13|write_pos [1] & ( !\inst13|data_buffer[12]~22_combout  & ( 
// (\inst13|data_buffer [12] & ((!\inst13|write_pos [3]) # ((!\inst13|write_pos [2]) # (\inst13|write_pos [0])))) ) ) )

	.dataa(!\inst13|write_pos [3]),
	.datab(!\inst13|write_pos [0]),
	.datac(!\inst13|write_pos [2]),
	.datad(!\inst13|data_buffer [12]),
	.datae(!\inst13|write_pos [1]),
	.dataf(!\inst13|data_buffer[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[12]~3 .extended_lut = "off";
defparam \inst13|data_buffer[12]~3 .lut_mask = 64'h00FB00FF04FF00FF;
defparam \inst13|data_buffer[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N14
dffeas \inst13|data_buffer[12] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[12]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[12] .is_wysiwyg = "true";
defparam \inst13|data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N42
cyclonev_lcell_comb \inst13|data_buffer[4]~21 (
// Equation(s):
// \inst13|data_buffer[4]~21_combout  = ( \inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (\inst13|data_buffer [4]) # (\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & 
// ((\inst13|data_buffer [4]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) ) # ( \inst14|data_word~0_combout  & ( !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & \inst13|data_buffer [4]) ) ) ) # ( !\inst14|data_word~0_combout  & ( 
// !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst13|data_buffer [4]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|AC [0]),
	.datac(gnd),
	.datad(!\inst13|data_buffer [4]),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[4]~21 .extended_lut = "off";
defparam \inst13|data_buffer[4]~21 .lut_mask = 64'h11BB00AA11BB55FF;
defparam \inst13|data_buffer[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \inst13|data_buffer[4]~2 (
// Equation(s):
// \inst13|data_buffer[4]~2_combout  = ( \inst13|data_buffer [4] & ( \inst13|data_buffer[4]~21_combout  ) ) # ( !\inst13|data_buffer [4] & ( \inst13|data_buffer[4]~21_combout  & ( (\inst13|write_pos [2] & (!\inst13|write_pos [0] & (!\inst13|write_pos [1] & 
// !\inst13|write_pos [3]))) ) ) ) # ( \inst13|data_buffer [4] & ( !\inst13|data_buffer[4]~21_combout  & ( (!\inst13|write_pos [2]) # (((\inst13|write_pos [3]) # (\inst13|write_pos [1])) # (\inst13|write_pos [0])) ) ) )

	.dataa(!\inst13|write_pos [2]),
	.datab(!\inst13|write_pos [0]),
	.datac(!\inst13|write_pos [1]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|data_buffer [4]),
	.dataf(!\inst13|data_buffer[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[4]~2 .extended_lut = "off";
defparam \inst13|data_buffer[4]~2 .lut_mask = 64'h0000BFFF4000FFFF;
defparam \inst13|data_buffer[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N47
dffeas \inst13|data_buffer[4] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[4]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[4] .is_wysiwyg = "true";
defparam \inst13|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N39
cyclonev_lcell_comb \inst13|Mux0~0 (
// Equation(s):
// \inst13|Mux0~0_combout  = ( \inst13|data_buffer [12] & ( \inst13|data_buffer [4] & ( ((!\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [0]))) # (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [8]))) # (\inst13|read_pos[2]~DUPLICATE_q ) 
// ) ) ) # ( !\inst13|data_buffer [12] & ( \inst13|data_buffer [4] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (((\inst13|data_buffer [0]) # (\inst13|read_pos[2]~DUPLICATE_q )))) # (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [8] & 
// (!\inst13|read_pos[2]~DUPLICATE_q ))) ) ) ) # ( \inst13|data_buffer [12] & ( !\inst13|data_buffer [4] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (((!\inst13|read_pos[2]~DUPLICATE_q  & \inst13|data_buffer [0])))) # (\inst13|read_pos[3]~DUPLICATE_q  & 
// (((\inst13|read_pos[2]~DUPLICATE_q )) # (\inst13|data_buffer [8]))) ) ) ) # ( !\inst13|data_buffer [12] & ( !\inst13|data_buffer [4] & ( (!\inst13|read_pos[2]~DUPLICATE_q  & ((!\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [0]))) # 
// (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [8])))) ) ) )

	.dataa(!\inst13|read_pos[3]~DUPLICATE_q ),
	.datab(!\inst13|data_buffer [8]),
	.datac(!\inst13|read_pos[2]~DUPLICATE_q ),
	.datad(!\inst13|data_buffer [0]),
	.datae(!\inst13|data_buffer [12]),
	.dataf(!\inst13|data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Mux0~0 .extended_lut = "off";
defparam \inst13|Mux0~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \inst13|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N55
dffeas \inst13|read_pos[1]~DUPLICATE (
	.clk(\inst5|clock_4Hz~q ),
	.d(gnd),
	.asdata(\inst13|read_pos[1]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|read_pos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|read_pos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst13|read_pos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N6
cyclonev_lcell_comb \inst13|data_buffer[3]~31 (
// Equation(s):
// \inst13|data_buffer[3]~31_combout  = ( \inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (\inst13|data_buffer [3]) # (\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & 
// ((\inst13|data_buffer [3]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) ) # ( \inst14|data_word~0_combout  & ( !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & \inst13|data_buffer [3]) ) ) ) # ( !\inst14|data_word~0_combout  & ( 
// !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & ((\inst13|data_buffer [3]))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0])) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|AC [0]),
	.datac(gnd),
	.datad(!\inst13|data_buffer [3]),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[3]~31 .extended_lut = "off";
defparam \inst13|data_buffer[3]~31 .lut_mask = 64'h11BB00AA11BB55FF;
defparam \inst13|data_buffer[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N18
cyclonev_lcell_comb \inst13|data_buffer[3]~12 (
// Equation(s):
// \inst13|data_buffer[3]~12_combout  = ( \inst13|data_buffer [3] & ( \inst13|data_buffer[3]~31_combout  ) ) # ( !\inst13|data_buffer [3] & ( \inst13|data_buffer[3]~31_combout  & ( (!\inst13|write_pos [2] & (\inst13|write_pos [0] & (\inst13|write_pos [1] & 
// !\inst13|write_pos [3]))) ) ) ) # ( \inst13|data_buffer [3] & ( !\inst13|data_buffer[3]~31_combout  & ( ((!\inst13|write_pos [0]) # ((!\inst13|write_pos [1]) # (\inst13|write_pos [3]))) # (\inst13|write_pos [2]) ) ) )

	.dataa(!\inst13|write_pos [2]),
	.datab(!\inst13|write_pos [0]),
	.datac(!\inst13|write_pos [1]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|data_buffer [3]),
	.dataf(!\inst13|data_buffer[3]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[3]~12 .extended_lut = "off";
defparam \inst13|data_buffer[3]~12 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \inst13|data_buffer[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N41
dffeas \inst13|data_buffer[3] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[3]~12_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[3] .is_wysiwyg = "true";
defparam \inst13|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N27
cyclonev_lcell_comb \inst13|data_buffer[11]~17 (
// Equation(s):
// \inst13|data_buffer[11]~17_combout  = ( \inst13|write_pos [0] & ( \inst|IO_WRITE_int~q  ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst13|write_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[11]~17 .extended_lut = "off";
defparam \inst13|data_buffer[11]~17 .lut_mask = 64'h0000000055555555;
defparam \inst13|data_buffer[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N48
cyclonev_lcell_comb \inst13|data_buffer[11]~16 (
// Equation(s):
// \inst13|data_buffer[11]~16_combout  = ( \inst13|write_pos [1] & ( \IO_DATA[0]~62_combout  & ( (!\inst14|data_word~0_combout  & (!\inst|AC [0] & (!\inst13|write_pos [2] & \inst13|write_pos [0]))) ) ) ) # ( \inst13|write_pos [1] & ( !\IO_DATA[0]~62_combout  
// & ( (!\inst13|write_pos [2] & (\inst13|write_pos [0] & ((!\inst|AC [0]) # (\inst14|data_word~0_combout )))) ) ) )

	.dataa(!\inst14|data_word~0_combout ),
	.datab(!\inst|AC [0]),
	.datac(!\inst13|write_pos [2]),
	.datad(!\inst13|write_pos [0]),
	.datae(!\inst13|write_pos [1]),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[11]~16 .extended_lut = "off";
defparam \inst13|data_buffer[11]~16 .lut_mask = 64'h000000D000000080;
defparam \inst13|data_buffer[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N0
cyclonev_lcell_comb \inst13|data_buffer[11]~13 (
// Equation(s):
// \inst13|data_buffer[11]~13_combout  = ( \inst13|write_pos [1] & ( \inst13|data_buffer[11]~16_combout  & ( (\inst13|data_buffer [11] & ((!\inst13|write_pos [3]) # (!\inst13|data_buffer[11]~17_combout ))) ) ) ) # ( !\inst13|write_pos [1] & ( 
// \inst13|data_buffer[11]~16_combout  & ( (\inst13|data_buffer [11] & ((!\inst13|write_pos [3]) # (!\inst13|data_buffer[11]~17_combout ))) ) ) ) # ( \inst13|write_pos [1] & ( !\inst13|data_buffer[11]~16_combout  & ( ((!\inst13|write_pos [2] & 
// (\inst13|write_pos [3] & \inst13|data_buffer[11]~17_combout ))) # (\inst13|data_buffer [11]) ) ) ) # ( !\inst13|write_pos [1] & ( !\inst13|data_buffer[11]~16_combout  & ( \inst13|data_buffer [11] ) ) )

	.dataa(!\inst13|write_pos [2]),
	.datab(!\inst13|write_pos [3]),
	.datac(!\inst13|data_buffer [11]),
	.datad(!\inst13|data_buffer[11]~17_combout ),
	.datae(!\inst13|write_pos [1]),
	.dataf(!\inst13|data_buffer[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[11]~13 .extended_lut = "off";
defparam \inst13|data_buffer[11]~13 .lut_mask = 64'h0F0F0F2F0F0C0F0C;
defparam \inst13|data_buffer[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N23
dffeas \inst13|data_buffer[11] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[11]~13_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[11] .is_wysiwyg = "true";
defparam \inst13|data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \inst13|data_buffer[7]~18 (
// Equation(s):
// \inst13|data_buffer[7]~18_combout  = ( !\IO_DATA[0]~62_combout  & ( \inst14|data_word~0_combout  & ( (\inst13|write_pos [2] & (\inst13|write_pos [0] & \inst13|write_pos [1])) ) ) ) # ( \IO_DATA[0]~62_combout  & ( !\inst14|data_word~0_combout  & ( 
// (\inst13|write_pos [2] & (\inst13|write_pos [0] & (\inst13|write_pos [1] & !\inst|AC [0]))) ) ) ) # ( !\IO_DATA[0]~62_combout  & ( !\inst14|data_word~0_combout  & ( (\inst13|write_pos [2] & (\inst13|write_pos [0] & (\inst13|write_pos [1] & !\inst|AC 
// [0]))) ) ) )

	.dataa(!\inst13|write_pos [2]),
	.datab(!\inst13|write_pos [0]),
	.datac(!\inst13|write_pos [1]),
	.datad(!\inst|AC [0]),
	.datae(!\IO_DATA[0]~62_combout ),
	.dataf(!\inst14|data_word~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[7]~18 .extended_lut = "off";
defparam \inst13|data_buffer[7]~18 .lut_mask = 64'h0100010001010000;
defparam \inst13|data_buffer[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N18
cyclonev_lcell_comb \inst13|data_buffer[15]~15 (
// Equation(s):
// \inst13|data_buffer[15]~15_combout  = ( \inst13|write_pos [1] & ( \inst13|write_pos [2] & ( (!\inst13|write_pos [3] & (((\inst13|data_buffer [15])))) # (\inst13|write_pos [3] & ((!\inst13|data_buffer[11]~17_combout  & ((\inst13|data_buffer [15]))) # 
// (\inst13|data_buffer[11]~17_combout  & (!\inst13|data_buffer[7]~18_combout )))) ) ) ) # ( !\inst13|write_pos [1] & ( \inst13|write_pos [2] & ( (\inst13|data_buffer [15] & ((!\inst13|data_buffer[7]~18_combout ) # ((!\inst13|write_pos [3]) # 
// (!\inst13|data_buffer[11]~17_combout )))) ) ) ) # ( \inst13|write_pos [1] & ( !\inst13|write_pos [2] & ( (\inst13|data_buffer [15] & ((!\inst13|data_buffer[7]~18_combout ) # ((!\inst13|write_pos [3]) # (!\inst13|data_buffer[11]~17_combout )))) ) ) ) # ( 
// !\inst13|write_pos [1] & ( !\inst13|write_pos [2] & ( (\inst13|data_buffer [15] & ((!\inst13|data_buffer[7]~18_combout ) # ((!\inst13|write_pos [3]) # (!\inst13|data_buffer[11]~17_combout )))) ) ) )

	.dataa(!\inst13|data_buffer[7]~18_combout ),
	.datab(!\inst13|write_pos [3]),
	.datac(!\inst13|data_buffer [15]),
	.datad(!\inst13|data_buffer[11]~17_combout ),
	.datae(!\inst13|write_pos [1]),
	.dataf(!\inst13|write_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[15]~15 .extended_lut = "off";
defparam \inst13|data_buffer[15]~15 .lut_mask = 64'h0F0E0F0E0F0E0F2E;
defparam \inst13|data_buffer[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N33
cyclonev_lcell_comb \inst13|data_buffer[15]~feeder (
// Equation(s):
// \inst13|data_buffer[15]~feeder_combout  = \inst13|data_buffer[15]~15_combout 

	.dataa(!\inst13|data_buffer[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[15]~feeder .extended_lut = "off";
defparam \inst13|data_buffer[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst13|data_buffer[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N35
dffeas \inst13|data_buffer[15] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(\inst13|data_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[15] .is_wysiwyg = "true";
defparam \inst13|data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N57
cyclonev_lcell_comb \inst13|data_buffer[7]~14 (
// Equation(s):
// \inst13|data_buffer[7]~14_combout  = ( \inst13|write_pos [1] & ( \inst13|write_pos [2] & ( (!\inst13|write_pos [3] & ((!\inst13|data_buffer[11]~17_combout  & (\inst13|data_buffer [7])) # (\inst13|data_buffer[11]~17_combout  & 
// ((!\inst13|data_buffer[7]~18_combout ))))) # (\inst13|write_pos [3] & (((\inst13|data_buffer [7])))) ) ) ) # ( !\inst13|write_pos [1] & ( \inst13|write_pos [2] & ( (\inst13|data_buffer [7] & (((!\inst13|data_buffer[11]~17_combout ) # 
// (!\inst13|data_buffer[7]~18_combout )) # (\inst13|write_pos [3]))) ) ) ) # ( \inst13|write_pos [1] & ( !\inst13|write_pos [2] & ( (\inst13|data_buffer [7] & (((!\inst13|data_buffer[11]~17_combout ) # (!\inst13|data_buffer[7]~18_combout )) # 
// (\inst13|write_pos [3]))) ) ) ) # ( !\inst13|write_pos [1] & ( !\inst13|write_pos [2] & ( (\inst13|data_buffer [7] & (((!\inst13|data_buffer[11]~17_combout ) # (!\inst13|data_buffer[7]~18_combout )) # (\inst13|write_pos [3]))) ) ) )

	.dataa(!\inst13|write_pos [3]),
	.datab(!\inst13|data_buffer[11]~17_combout ),
	.datac(!\inst13|data_buffer [7]),
	.datad(!\inst13|data_buffer[7]~18_combout ),
	.datae(!\inst13|write_pos [1]),
	.dataf(!\inst13|write_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[7]~14 .extended_lut = "off";
defparam \inst13|data_buffer[7]~14 .lut_mask = 64'h0F0D0F0D0F0D2F0D;
defparam \inst13|data_buffer[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \inst13|data_buffer[7]~feeder (
// Equation(s):
// \inst13|data_buffer[7]~feeder_combout  = \inst13|data_buffer[7]~14_combout 

	.dataa(gnd),
	.datab(!\inst13|data_buffer[7]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[7]~feeder .extended_lut = "off";
defparam \inst13|data_buffer[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst13|data_buffer[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N41
dffeas \inst13|data_buffer[7] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(\inst13|data_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[7] .is_wysiwyg = "true";
defparam \inst13|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N57
cyclonev_lcell_comb \inst13|Mux0~3 (
// Equation(s):
// \inst13|Mux0~3_combout  = ( \inst13|data_buffer [15] & ( \inst13|data_buffer [7] & ( ((!\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [3])) # (\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [11])))) # (\inst13|read_pos [2]) ) ) ) # ( 
// !\inst13|data_buffer [15] & ( \inst13|data_buffer [7] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (((\inst13|data_buffer [3])) # (\inst13|read_pos [2]))) # (\inst13|read_pos[3]~DUPLICATE_q  & (!\inst13|read_pos [2] & ((\inst13|data_buffer [11])))) ) ) ) # ( 
// \inst13|data_buffer [15] & ( !\inst13|data_buffer [7] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (!\inst13|read_pos [2] & (\inst13|data_buffer [3]))) # (\inst13|read_pos[3]~DUPLICATE_q  & (((\inst13|data_buffer [11])) # (\inst13|read_pos [2]))) ) ) ) # ( 
// !\inst13|data_buffer [15] & ( !\inst13|data_buffer [7] & ( (!\inst13|read_pos [2] & ((!\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [3])) # (\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [11]))))) ) ) )

	.dataa(!\inst13|read_pos[3]~DUPLICATE_q ),
	.datab(!\inst13|read_pos [2]),
	.datac(!\inst13|data_buffer [3]),
	.datad(!\inst13|data_buffer [11]),
	.datae(!\inst13|data_buffer [15]),
	.dataf(!\inst13|data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Mux0~3 .extended_lut = "off";
defparam \inst13|Mux0~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \inst13|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N33
cyclonev_lcell_comb \inst13|data_buffer[13]~30 (
// Equation(s):
// \inst13|data_buffer[13]~30_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [13])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0])) # (\inst14|data_word~0_combout ))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [13])))) # (\inst|IO_WRITE_int~q  & (!\inst14|data_word~0_combout  & (\inst|AC [0]))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst|AC [0]),
	.datad(!\inst13|data_buffer [13]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[13]~30 .extended_lut = "off";
defparam \inst13|data_buffer[13]~30 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \inst13|data_buffer[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N39
cyclonev_lcell_comb \inst13|data_buffer[13]~11 (
// Equation(s):
// \inst13|data_buffer[13]~11_combout  = ( \inst13|data_buffer [13] & ( \inst13|data_buffer[13]~30_combout  ) ) # ( !\inst13|data_buffer [13] & ( \inst13|data_buffer[13]~30_combout  & ( (\inst13|write_pos [0] & (!\inst13|write_pos [1] & (\inst13|write_pos 
// [3] & \inst13|write_pos [2]))) ) ) ) # ( \inst13|data_buffer [13] & ( !\inst13|data_buffer[13]~30_combout  & ( (!\inst13|write_pos [0]) # (((!\inst13|write_pos [3]) # (!\inst13|write_pos [2])) # (\inst13|write_pos [1])) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|write_pos [3]),
	.datad(!\inst13|write_pos [2]),
	.datae(!\inst13|data_buffer [13]),
	.dataf(!\inst13|data_buffer[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[13]~11 .extended_lut = "off";
defparam \inst13|data_buffer[13]~11 .lut_mask = 64'h0000FFFB0004FFFF;
defparam \inst13|data_buffer[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N59
dffeas \inst13|data_buffer[13] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[13]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[13] .is_wysiwyg = "true";
defparam \inst13|data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N45
cyclonev_lcell_comb \inst13|data_buffer[5]~29 (
// Equation(s):
// \inst13|data_buffer[5]~29_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [5])) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0]) # (\inst14|data_word~0_combout )))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [5])) # (\inst|IO_WRITE_int~q  & (((!\inst14|data_word~0_combout  & \inst|AC [0])))) ) )

	.dataa(!\inst13|data_buffer [5]),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[5]~29 .extended_lut = "off";
defparam \inst13|data_buffer[5]~29 .lut_mask = 64'h505C505C535F535F;
defparam \inst13|data_buffer[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N6
cyclonev_lcell_comb \inst13|data_buffer[5]~10 (
// Equation(s):
// \inst13|data_buffer[5]~10_combout  = ( \inst13|data_buffer[5]~29_combout  & ( \inst13|data_buffer [5] ) ) # ( !\inst13|data_buffer[5]~29_combout  & ( \inst13|data_buffer [5] & ( (!\inst13|write_pos [0]) # (((!\inst13|write_pos [2]) # (\inst13|write_pos 
// [3])) # (\inst13|write_pos [1])) ) ) ) # ( \inst13|data_buffer[5]~29_combout  & ( !\inst13|data_buffer [5] & ( (\inst13|write_pos [0] & (!\inst13|write_pos [1] & (!\inst13|write_pos [3] & \inst13|write_pos [2]))) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|write_pos [3]),
	.datad(!\inst13|write_pos [2]),
	.datae(!\inst13|data_buffer[5]~29_combout ),
	.dataf(!\inst13|data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[5]~10 .extended_lut = "off";
defparam \inst13|data_buffer[5]~10 .lut_mask = 64'h00000040FFBFFFFF;
defparam \inst13|data_buffer[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N53
dffeas \inst13|data_buffer[5] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[5]~10_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[5] .is_wysiwyg = "true";
defparam \inst13|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N27
cyclonev_lcell_comb \inst13|data_buffer[9]~28 (
// Equation(s):
// \inst13|data_buffer[9]~28_combout  = ( \inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (\inst|IO_WRITE_int~q ) # (\inst13|data_buffer [9]) ) ) ) # ( !\inst14|data_word~0_combout  & ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & 
// (\inst13|data_buffer [9])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) ) # ( \inst14|data_word~0_combout  & ( !\IO_DATA[0]~62_combout  & ( (\inst13|data_buffer [9] & !\inst|IO_WRITE_int~q ) ) ) ) # ( !\inst14|data_word~0_combout  & ( 
// !\IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [9])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) ) )

	.dataa(!\inst13|data_buffer [9]),
	.datab(gnd),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst14|data_word~0_combout ),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[9]~28 .extended_lut = "off";
defparam \inst13|data_buffer[9]~28 .lut_mask = 64'h550F5500550F55FF;
defparam \inst13|data_buffer[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N0
cyclonev_lcell_comb \inst13|data_buffer[9]~9 (
// Equation(s):
// \inst13|data_buffer[9]~9_combout  = ( \inst13|data_buffer [9] & ( \inst13|data_buffer[9]~28_combout  ) ) # ( !\inst13|data_buffer [9] & ( \inst13|data_buffer[9]~28_combout  & ( (\inst13|write_pos [0] & (!\inst13|write_pos [1] & (\inst13|write_pos [3] & 
// !\inst13|write_pos [2]))) ) ) ) # ( \inst13|data_buffer [9] & ( !\inst13|data_buffer[9]~28_combout  & ( (!\inst13|write_pos [0]) # (((!\inst13|write_pos [3]) # (\inst13|write_pos [2])) # (\inst13|write_pos [1])) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|write_pos [3]),
	.datad(!\inst13|write_pos [2]),
	.datae(!\inst13|data_buffer [9]),
	.dataf(!\inst13|data_buffer[9]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[9]~9 .extended_lut = "off";
defparam \inst13|data_buffer[9]~9 .lut_mask = 64'h0000FBFF0400FFFF;
defparam \inst13|data_buffer[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N23
dffeas \inst13|data_buffer[9] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[9]~9_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[9] .is_wysiwyg = "true";
defparam \inst13|data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \inst13|data_buffer[1]~27 (
// Equation(s):
// \inst13|data_buffer[1]~27_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [1])))) # (\inst|IO_WRITE_int~q  & (((\inst14|data_word~0_combout )) # (\inst|AC [0]))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [1])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0] & (!\inst14|data_word~0_combout ))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|AC [0]),
	.datac(!\inst14|data_word~0_combout ),
	.datad(!\inst13|data_buffer [1]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[1]~27 .extended_lut = "off";
defparam \inst13|data_buffer[1]~27 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \inst13|data_buffer[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N30
cyclonev_lcell_comb \inst13|data_buffer[1]~8 (
// Equation(s):
// \inst13|data_buffer[1]~8_combout  = ( \inst13|data_buffer [1] & ( \inst13|data_buffer[1]~27_combout  ) ) # ( !\inst13|data_buffer [1] & ( \inst13|data_buffer[1]~27_combout  & ( (!\inst13|write_pos [2] & (\inst13|write_pos [0] & (!\inst13|write_pos [1] & 
// !\inst13|write_pos [3]))) ) ) ) # ( \inst13|data_buffer [1] & ( !\inst13|data_buffer[1]~27_combout  & ( ((!\inst13|write_pos [0]) # ((\inst13|write_pos [3]) # (\inst13|write_pos [1]))) # (\inst13|write_pos [2]) ) ) )

	.dataa(!\inst13|write_pos [2]),
	.datab(!\inst13|write_pos [0]),
	.datac(!\inst13|write_pos [1]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|data_buffer [1]),
	.dataf(!\inst13|data_buffer[1]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[1]~8 .extended_lut = "off";
defparam \inst13|data_buffer[1]~8 .lut_mask = 64'h0000DFFF2000FFFF;
defparam \inst13|data_buffer[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N11
dffeas \inst13|data_buffer[1] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[1]~8_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[1] .is_wysiwyg = "true";
defparam \inst13|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N42
cyclonev_lcell_comb \inst13|Mux0~2 (
// Equation(s):
// \inst13|Mux0~2_combout  = ( \inst13|data_buffer [9] & ( \inst13|data_buffer [1] & ( (!\inst13|read_pos[2]~DUPLICATE_q ) # ((!\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [5]))) # (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [13]))) 
// ) ) ) # ( !\inst13|data_buffer [9] & ( \inst13|data_buffer [1] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (((!\inst13|read_pos[2]~DUPLICATE_q ) # (\inst13|data_buffer [5])))) # (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [13] & 
// ((\inst13|read_pos[2]~DUPLICATE_q )))) ) ) ) # ( \inst13|data_buffer [9] & ( !\inst13|data_buffer [1] & ( (!\inst13|read_pos[3]~DUPLICATE_q  & (((\inst13|data_buffer [5] & \inst13|read_pos[2]~DUPLICATE_q )))) # (\inst13|read_pos[3]~DUPLICATE_q  & 
// (((!\inst13|read_pos[2]~DUPLICATE_q )) # (\inst13|data_buffer [13]))) ) ) ) # ( !\inst13|data_buffer [9] & ( !\inst13|data_buffer [1] & ( (\inst13|read_pos[2]~DUPLICATE_q  & ((!\inst13|read_pos[3]~DUPLICATE_q  & ((\inst13|data_buffer [5]))) # 
// (\inst13|read_pos[3]~DUPLICATE_q  & (\inst13|data_buffer [13])))) ) ) )

	.dataa(!\inst13|read_pos[3]~DUPLICATE_q ),
	.datab(!\inst13|data_buffer [13]),
	.datac(!\inst13|data_buffer [5]),
	.datad(!\inst13|read_pos[2]~DUPLICATE_q ),
	.datae(!\inst13|data_buffer [9]),
	.dataf(!\inst13|data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Mux0~2 .extended_lut = "off";
defparam \inst13|Mux0~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \inst13|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N30
cyclonev_lcell_comb \inst13|data_buffer[14]~26 (
// Equation(s):
// \inst13|data_buffer[14]~26_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [14])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [0])) # (\inst14|data_word~0_combout ))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [14])))) # (\inst|IO_WRITE_int~q  & (!\inst14|data_word~0_combout  & ((\inst|AC [0])))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst14|data_word~0_combout ),
	.datac(!\inst13|data_buffer [14]),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[14]~26 .extended_lut = "off";
defparam \inst13|data_buffer[14]~26 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \inst13|data_buffer[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N54
cyclonev_lcell_comb \inst13|data_buffer[14]~7 (
// Equation(s):
// \inst13|data_buffer[14]~7_combout  = ( \inst13|write_pos [2] & ( \inst13|data_buffer[14]~26_combout  & ( ((!\inst13|write_pos [0] & (\inst13|write_pos [1] & \inst13|write_pos [3]))) # (\inst13|data_buffer [14]) ) ) ) # ( !\inst13|write_pos [2] & ( 
// \inst13|data_buffer[14]~26_combout  & ( \inst13|data_buffer [14] ) ) ) # ( \inst13|write_pos [2] & ( !\inst13|data_buffer[14]~26_combout  & ( (\inst13|data_buffer [14] & (((!\inst13|write_pos [1]) # (!\inst13|write_pos [3])) # (\inst13|write_pos [0]))) ) 
// ) ) # ( !\inst13|write_pos [2] & ( !\inst13|data_buffer[14]~26_combout  & ( \inst13|data_buffer [14] ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|data_buffer [14]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|write_pos [2]),
	.dataf(!\inst13|data_buffer[14]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[14]~7 .extended_lut = "off";
defparam \inst13|data_buffer[14]~7 .lut_mask = 64'h0F0F0F0D0F0F0F2F;
defparam \inst13|data_buffer[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N26
dffeas \inst13|data_buffer[14] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[14]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[14] .is_wysiwyg = "true";
defparam \inst13|data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \inst13|data_buffer[10]~24 (
// Equation(s):
// \inst13|data_buffer[10]~24_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [10])))) # (\inst|IO_WRITE_int~q  & (((\inst14|data_word~0_combout )) # (\inst|AC [0]))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [10])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0] & ((!\inst14|data_word~0_combout )))) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst13|data_buffer [10]),
	.datad(!\inst14|data_word~0_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[10]~24 .extended_lut = "off";
defparam \inst13|data_buffer[10]~24 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst13|data_buffer[10]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N48
cyclonev_lcell_comb \inst13|data_buffer[10]~5 (
// Equation(s):
// \inst13|data_buffer[10]~5_combout  = ( \inst13|write_pos [2] & ( \inst13|data_buffer[10]~24_combout  & ( \inst13|data_buffer [10] ) ) ) # ( !\inst13|write_pos [2] & ( \inst13|data_buffer[10]~24_combout  & ( ((!\inst13|write_pos [0] & (\inst13|write_pos 
// [1] & \inst13|write_pos [3]))) # (\inst13|data_buffer [10]) ) ) ) # ( \inst13|write_pos [2] & ( !\inst13|data_buffer[10]~24_combout  & ( \inst13|data_buffer [10] ) ) ) # ( !\inst13|write_pos [2] & ( !\inst13|data_buffer[10]~24_combout  & ( 
// (\inst13|data_buffer [10] & (((!\inst13|write_pos [1]) # (!\inst13|write_pos [3])) # (\inst13|write_pos [0]))) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|write_pos [3]),
	.datad(!\inst13|data_buffer [10]),
	.datae(!\inst13|write_pos [2]),
	.dataf(!\inst13|data_buffer[10]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[10]~5 .extended_lut = "off";
defparam \inst13|data_buffer[10]~5 .lut_mask = 64'h00FD00FF02FF00FF;
defparam \inst13|data_buffer[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N11
dffeas \inst13|data_buffer[10] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[10]~5_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[10] .is_wysiwyg = "true";
defparam \inst13|data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N15
cyclonev_lcell_comb \inst13|data_buffer[2]~23 (
// Equation(s):
// \inst13|data_buffer[2]~23_combout  = ( \IO_DATA[0]~62_combout  & ( (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [2])))) # (\inst|IO_WRITE_int~q  & (((\inst14|data_word~0_combout )) # (\inst|AC [0]))) ) ) # ( !\IO_DATA[0]~62_combout  & ( 
// (!\inst|IO_WRITE_int~q  & (((\inst13|data_buffer [2])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [0] & (!\inst14|data_word~0_combout ))) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst14|data_word~0_combout ),
	.datad(!\inst13|data_buffer [2]),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[2]~23 .extended_lut = "off";
defparam \inst13|data_buffer[2]~23 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \inst13|data_buffer[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N18
cyclonev_lcell_comb \inst13|data_buffer[2]~4 (
// Equation(s):
// \inst13|data_buffer[2]~4_combout  = ( \inst13|write_pos [2] & ( \inst13|data_buffer[2]~23_combout  & ( \inst13|data_buffer [2] ) ) ) # ( !\inst13|write_pos [2] & ( \inst13|data_buffer[2]~23_combout  & ( ((!\inst13|write_pos [0] & (\inst13|write_pos [1] & 
// !\inst13|write_pos [3]))) # (\inst13|data_buffer [2]) ) ) ) # ( \inst13|write_pos [2] & ( !\inst13|data_buffer[2]~23_combout  & ( \inst13|data_buffer [2] ) ) ) # ( !\inst13|write_pos [2] & ( !\inst13|data_buffer[2]~23_combout  & ( (\inst13|data_buffer [2] 
// & (((!\inst13|write_pos [1]) # (\inst13|write_pos [3])) # (\inst13|write_pos [0]))) ) ) )

	.dataa(!\inst13|write_pos [0]),
	.datab(!\inst13|write_pos [1]),
	.datac(!\inst13|data_buffer [2]),
	.datad(!\inst13|write_pos [3]),
	.datae(!\inst13|write_pos [2]),
	.dataf(!\inst13|data_buffer[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[2]~4 .extended_lut = "off";
defparam \inst13|data_buffer[2]~4 .lut_mask = 64'h0D0F0F0F2F0F0F0F;
defparam \inst13|data_buffer[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N5
dffeas \inst13|data_buffer[2] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[2]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[2] .is_wysiwyg = "true";
defparam \inst13|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \inst13|data_buffer[6]~25 (
// Equation(s):
// \inst13|data_buffer[6]~25_combout  = ( \inst14|data_word~0_combout  & ( (!\inst|IO_WRITE_int~q  & (\inst13|data_buffer [6])) # (\inst|IO_WRITE_int~q  & ((\IO_DATA[0]~62_combout ))) ) ) # ( !\inst14|data_word~0_combout  & ( (!\inst|IO_WRITE_int~q  & 
// (\inst13|data_buffer [6])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [0]))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst13|data_buffer [6]),
	.datac(!\inst|AC [0]),
	.datad(!\IO_DATA[0]~62_combout ),
	.datae(gnd),
	.dataf(!\inst14|data_word~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[6]~25 .extended_lut = "off";
defparam \inst13|data_buffer[6]~25 .lut_mask = 64'h2727272722772277;
defparam \inst13|data_buffer[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \inst13|data_buffer[6]~6 (
// Equation(s):
// \inst13|data_buffer[6]~6_combout  = ( \inst13|write_pos [0] & ( \inst13|write_pos [2] & ( \inst13|data_buffer [6] ) ) ) # ( !\inst13|write_pos [0] & ( \inst13|write_pos [2] & ( (!\inst13|write_pos [1] & (((\inst13|data_buffer [6])))) # (\inst13|write_pos 
// [1] & ((!\inst13|write_pos [3] & (\inst13|data_buffer[6]~25_combout )) # (\inst13|write_pos [3] & ((\inst13|data_buffer [6]))))) ) ) ) # ( \inst13|write_pos [0] & ( !\inst13|write_pos [2] & ( \inst13|data_buffer [6] ) ) ) # ( !\inst13|write_pos [0] & ( 
// !\inst13|write_pos [2] & ( \inst13|data_buffer [6] ) ) )

	.dataa(!\inst13|write_pos [1]),
	.datab(!\inst13|write_pos [3]),
	.datac(!\inst13|data_buffer[6]~25_combout ),
	.datad(!\inst13|data_buffer [6]),
	.datae(!\inst13|write_pos [0]),
	.dataf(!\inst13|write_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|data_buffer[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|data_buffer[6]~6 .extended_lut = "off";
defparam \inst13|data_buffer[6]~6 .lut_mask = 64'h00FF00FF04BF00FF;
defparam \inst13|data_buffer[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N17
dffeas \inst13|data_buffer[6] (
	.clk(\inst3|BIT_D_EN~combout ),
	.d(gnd),
	.asdata(\inst13|data_buffer[6]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|data_buffer[6] .is_wysiwyg = "true";
defparam \inst13|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N48
cyclonev_lcell_comb \inst13|Mux0~1 (
// Equation(s):
// \inst13|Mux0~1_combout  = ( \inst13|data_buffer [2] & ( \inst13|data_buffer [6] & ( (!\inst13|read_pos [3]) # ((!\inst13|read_pos[2]~DUPLICATE_q  & ((\inst13|data_buffer [10]))) # (\inst13|read_pos[2]~DUPLICATE_q  & (\inst13|data_buffer [14]))) ) ) ) # ( 
// !\inst13|data_buffer [2] & ( \inst13|data_buffer [6] & ( (!\inst13|read_pos[2]~DUPLICATE_q  & (((\inst13|data_buffer [10] & \inst13|read_pos [3])))) # (\inst13|read_pos[2]~DUPLICATE_q  & (((!\inst13|read_pos [3])) # (\inst13|data_buffer [14]))) ) ) ) # ( 
// \inst13|data_buffer [2] & ( !\inst13|data_buffer [6] & ( (!\inst13|read_pos[2]~DUPLICATE_q  & (((!\inst13|read_pos [3]) # (\inst13|data_buffer [10])))) # (\inst13|read_pos[2]~DUPLICATE_q  & (\inst13|data_buffer [14] & ((\inst13|read_pos [3])))) ) ) ) # ( 
// !\inst13|data_buffer [2] & ( !\inst13|data_buffer [6] & ( (\inst13|read_pos [3] & ((!\inst13|read_pos[2]~DUPLICATE_q  & ((\inst13|data_buffer [10]))) # (\inst13|read_pos[2]~DUPLICATE_q  & (\inst13|data_buffer [14])))) ) ) )

	.dataa(!\inst13|data_buffer [14]),
	.datab(!\inst13|read_pos[2]~DUPLICATE_q ),
	.datac(!\inst13|data_buffer [10]),
	.datad(!\inst13|read_pos [3]),
	.datae(!\inst13|data_buffer [2]),
	.dataf(!\inst13|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Mux0~1 .extended_lut = "off";
defparam \inst13|Mux0~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \inst13|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N12
cyclonev_lcell_comb \inst13|Mux0~4 (
// Equation(s):
// \inst13|Mux0~4_combout  = ( \inst13|Mux0~2_combout  & ( \inst13|Mux0~1_combout  & ( (!\inst13|read_pos[0]~DUPLICATE_q  & (((\inst13|read_pos[1]~DUPLICATE_q )) # (\inst13|Mux0~0_combout ))) # (\inst13|read_pos[0]~DUPLICATE_q  & 
// (((!\inst13|read_pos[1]~DUPLICATE_q ) # (\inst13|Mux0~3_combout )))) ) ) ) # ( !\inst13|Mux0~2_combout  & ( \inst13|Mux0~1_combout  & ( (!\inst13|read_pos[0]~DUPLICATE_q  & (((\inst13|read_pos[1]~DUPLICATE_q )) # (\inst13|Mux0~0_combout ))) # 
// (\inst13|read_pos[0]~DUPLICATE_q  & (((\inst13|read_pos[1]~DUPLICATE_q  & \inst13|Mux0~3_combout )))) ) ) ) # ( \inst13|Mux0~2_combout  & ( !\inst13|Mux0~1_combout  & ( (!\inst13|read_pos[0]~DUPLICATE_q  & (\inst13|Mux0~0_combout  & 
// (!\inst13|read_pos[1]~DUPLICATE_q ))) # (\inst13|read_pos[0]~DUPLICATE_q  & (((!\inst13|read_pos[1]~DUPLICATE_q ) # (\inst13|Mux0~3_combout )))) ) ) ) # ( !\inst13|Mux0~2_combout  & ( !\inst13|Mux0~1_combout  & ( (!\inst13|read_pos[0]~DUPLICATE_q  & 
// (\inst13|Mux0~0_combout  & (!\inst13|read_pos[1]~DUPLICATE_q ))) # (\inst13|read_pos[0]~DUPLICATE_q  & (((\inst13|read_pos[1]~DUPLICATE_q  & \inst13|Mux0~3_combout )))) ) ) )

	.dataa(!\inst13|read_pos[0]~DUPLICATE_q ),
	.datab(!\inst13|Mux0~0_combout ),
	.datac(!\inst13|read_pos[1]~DUPLICATE_q ),
	.datad(!\inst13|Mux0~3_combout ),
	.datae(!\inst13|Mux0~2_combout ),
	.dataf(!\inst13|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|Mux0~4 .extended_lut = "off";
defparam \inst13|Mux0~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \inst13|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N14
dffeas \inst13|bit_out (
	.clk(\inst5|clock_4Hz~q ),
	.d(\inst13|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit_out .is_wysiwyg = "true";
defparam \inst13|bit_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N54
cyclonev_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = LCELL(( !\inst|IR [1] & ( \inst12~0_combout  & ( (!\inst|IR [2] & (\inst3|BIT_I_EN~0_combout  & (\inst3|TIMER_EN~0_combout  & \inst|Selector12~0_combout ))) ) ) ))

	.dataa(!\inst|IR [2]),
	.datab(!\inst3|BIT_I_EN~0_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst12.extended_lut = "off";
defparam inst12.lut_mask = 64'h0000000000020000;
defparam inst12.shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N58
dffeas \inst6|DATA[8] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[8]~35_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[8] .is_wysiwyg = "true";
defparam \inst6|DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N16
dffeas \inst6|DATA[7] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~31_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[7] .is_wysiwyg = "true";
defparam \inst6|DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N40
dffeas \inst6|DATA[6] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~27_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[6] .is_wysiwyg = "true";
defparam \inst6|DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N28
dffeas \inst6|DATA[5] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~23_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[5] .is_wysiwyg = "true";
defparam \inst6|DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \inst6|DATA[4]~feeder (
// Equation(s):
// \inst6|DATA[4]~feeder_combout  = ( \IO_DATA[4]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[4]~feeder .extended_lut = "off";
defparam \inst6|DATA[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|DATA[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N37
dffeas \inst6|DATA[4] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[4] .is_wysiwyg = "true";
defparam \inst6|DATA[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N3
cyclonev_lcell_comb \inst6|DATA[3]~feeder (
// Equation(s):
// \inst6|DATA[3]~feeder_combout  = ( \IO_DATA[3]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[3]~feeder .extended_lut = "off";
defparam \inst6|DATA[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|DATA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N4
dffeas \inst6|DATA[3] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[3] .is_wysiwyg = "true";
defparam \inst6|DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N10
dffeas \inst6|DATA[2] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[2] .is_wysiwyg = "true";
defparam \inst6|DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N26
dffeas \inst6|DATA[1] (
	.clk(\inst12~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[1] .is_wysiwyg = "true";
defparam \inst6|DATA[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \inst6|DATA[0]~feeder (
// Equation(s):
// \inst6|DATA[0]~feeder_combout  = ( \IO_DATA[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IO_DATA[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|DATA[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|DATA[0]~feeder .extended_lut = "off";
defparam \inst6|DATA[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|DATA[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N34
dffeas \inst6|DATA[0] (
	.clk(\inst12~combout ),
	.d(\inst6|DATA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|DATA[0] .is_wysiwyg = "true";
defparam \inst6|DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y76_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
