
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )


-- Executing script file `/Users/roshenramnarine/no2bootloader/gateware/ice40/build-tmp/no2bootloader-ice40.ys' --

1. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v' to AST representation.
Generating RTLIL representation for module `\ice40_ebr'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_i2c_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_i2c_wb.v' to AST representation.
Generating RTLIL representation for module `\ice40_i2c_wb'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_rgb_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_rgb_wb.v' to AST representation.
Generating RTLIL representation for module `\ice40_rgb_wb'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v' to AST representation.
Generating RTLIL representation for module `\ice40_spi_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v' to AST representation.
Generating RTLIL representation for module `\ice40_spram_gen'.
ice40_spram_gen: (32768x32) -> 2x2 array of SPRAM

Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_wb.v' to AST representation.
Generating RTLIL representation for module `\ice40_spram_wb'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_iserdes.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_iserdes.v' to AST representation.
Generating RTLIL representation for module `\ice40_iserdes'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_oserdes.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_oserdes.v' to AST representation.
Generating RTLIL representation for module `\ice40_oserdes'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_crg.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_crg.v' to AST representation.
Generating RTLIL representation for module `\ice40_serdes_crg'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_dff.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_dff.v' to AST representation.
Generating RTLIL representation for module `\ice40_serdes_dff'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_sync.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_serdes_sync.v' to AST representation.
Generating RTLIL representation for module `\ice40_serdes_sync'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v' to AST representation.
Generating RTLIL representation for module `\delay_bit'.
Generating RTLIL representation for module `\delay_bus'.
Warning: Replacing memory \dl with list of registers. See /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v:59
Generating RTLIL representation for module `\delay_toggle'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/fifo_sync_ram.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/fifo_sync_ram.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_ram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/fifo_sync_shift.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/fifo_sync_shift.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_shift'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v' to AST representation.
Generating RTLIL representation for module `\glitch_filter'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/i2c_master.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/i2c_master.v' to AST representation.
Generating RTLIL representation for module `\i2c_master'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/i2c_master_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/i2c_master_wb.v' to AST representation.
Generating RTLIL representation for module `\i2c_master_wb'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/muacm2wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/muacm2wb.v' to AST representation.
Generating RTLIL representation for module `\muacm2wb'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v' to AST representation.
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:31) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:75) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:117) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:150) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:186) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/prims.v:237) is not recognized unless read_verilog is called with -sv!
Generating RTLIL representation for module `\lut4_n'.
Generating RTLIL representation for module `\lut4_carry_n'.
Generating RTLIL representation for module `\dff_n'.
Generating RTLIL representation for module `\dffe_n'.
Generating RTLIL representation for module `\dffer_n'.
Generating RTLIL representation for module `\dffesr_n'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pdm.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pdm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pdm.v:91)
Generating RTLIL representation for module `\pdm'.
Generating RTLIL representation for module `\pdm_lfsr'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pwm.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pwm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/pwm.v:69)
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/ram_sdp.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/ram_sdp.v' to AST representation.
Generating RTLIL representation for module `\ram_sdp'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/stream2wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/stream2wb.v' to AST representation.
Generating RTLIL representation for module `\stream2wb'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart2wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart2wb.v' to AST representation.
Generating RTLIL representation for module `\uart2wb'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_rx.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_tx.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/uart_wb.v' to AST representation.
Generating RTLIL representation for module `\uart_wb'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v' to AST representation.
Generating RTLIL representation for module `\xclk_strobe'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v' to AST representation.
Generating RTLIL representation for module `\xclk_wb'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v' to AST representation.
Generating RTLIL representation for module `\usb'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v' to AST representation.
Generating RTLIL representation for module `\usb_crc'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v' to AST representation.
Generating RTLIL representation for module `\usb_ep_buf'.
READ_MODE  : 3
WRITE_MODE : 3
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v' to AST representation.
Generating RTLIL representation for module `\usb_ep_status'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v' to AST representation.
Generating RTLIL representation for module `\usb_phy'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v' to AST representation.
Generating RTLIL representation for module `\usb_rx_ll'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v' to AST representation.
Generating RTLIL representation for module `\usb_rx_pkt'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v' to AST representation.
Generating RTLIL representation for module `\usb_trans'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v' to AST representation.
Generating RTLIL representation for module `\usb_tx_ll'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v' to AST representation.
Generating RTLIL representation for module `\usb_tx_pkt'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v' to AST representation.
Generating RTLIL representation for module `\dfu_helper'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/led_blinker.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/led_blinker.v' to AST representation.
Generating RTLIL representation for module `\led_blinker'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v' to AST representation.
Generating RTLIL representation for module `\picorv32_ice40_regs'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v' to AST representation.
Generating RTLIL representation for module `\soc_picorv32_bridge'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v' to AST representation.
Generating RTLIL representation for module `\soc_bram'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v' to AST representation.
Generating RTLIL representation for module `\soc_spram'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v' to AST representation.
Generating RTLIL representation for module `\sysmgr'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: /Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v
Parsing Verilog input from `/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v' to AST representation.
Generating RTLIL representation for module `\wb_epbuf'.
Successfully finished Verilog frontend.

50. Executing SYNTH_ICE40 pass.

50.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

50.2. Executing HIERARCHY pass (managing design hierarchy).

50.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     \wb_epbuf
Used module:     \xclk_wb
Used module:         \xclk_strobe
Used module:     \usb
Used module:         \usb_ep_status
Used module:         \usb_ep_buf
Used module:         \usb_trans
Used module:         \usb_rx_pkt
Used module:             \usb_crc
Used module:         \usb_rx_ll
Used module:         \usb_tx_pkt
Used module:         \usb_tx_ll
Used module:         \usb_phy
Used module:     \ice40_spi_wb
Used module:     \dfu_helper
Used module:         \glitch_filter
Used module:     \soc_spram
Used module:         \ice40_spram_gen
Used module:     \soc_bram
Used module:     \soc_picorv32_bridge
Used module:     \picorv32
Used module:         \picorv32_ice40_regs
Used module:             \ice40_ebr
Parameter \AW = 9
Parameter \DW = 32

50.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_epbuf'.
Parameter \AW = 9
Parameter \DW = 32
Generating RTLIL representation for module `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf'.
Parameter \DW = 16
Parameter \AW = 12

50.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\xclk_wb'.
Parameter \DW = 16
Parameter \AW = 12
Generating RTLIL representation for module `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb'.
Parameter \EPDW = 32

50.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\usb'.
Parameter \EPDW = 32
Generating RTLIL representation for module `$paramod\usb\EPDW=s32'00000000000000000000000000100000'.
Parameter \N_CS = 1
Parameter \WITH_IOB = 1
Parameter \UNIT = 0

50.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ice40_spi_wb'.
Parameter \N_CS = 1
Parameter \WITH_IOB = 1
Parameter \UNIT = 0
Generating RTLIL representation for module `$paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb'.
Parameter \TIMER_WIDTH = 24
Parameter \BTN_MODE = 3
Parameter \DFU_MODE = 1

50.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\dfu_helper'.
Parameter \TIMER_WIDTH = 24
Parameter \BTN_MODE = 3
Parameter \DFU_MODE = 1
Generating RTLIL representation for module `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper'.
Parameter \AW = 14

50.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_spram'.
Parameter \AW = 14
Generating RTLIL representation for module `$paramod\soc_spram\AW=s32'00000000000000000000000000001110'.
Parameter \INIT_FILE = 64'0110001001101111011011110111010000101110011010000110010101111000

50.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_bram'.
Parameter \INIT_FILE = 64'0110001001101111011011110111010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram'.
Parameter \WB_N = 6
Parameter \WB_DW = 32
Parameter \WB_AW = 16
Parameter \WB_AI = 2

50.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_picorv32_bridge'.
Parameter \WB_N = 6
Parameter \WB_DW = 32
Parameter \WB_AW = 16
Parameter \WB_AI = 2
Generating RTLIL representation for module `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge'.
Parameter \ENABLE_COUNTERS = 0
Parameter \BARREL_SHIFTER = 0
Parameter \COMPRESSED_ISA = 0
Parameter \CATCH_MISALIGN = 0
Parameter \CATCH_ILLINSN = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 0
Parameter \STACKADDR = 1024

50.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 0
Parameter \BARREL_SHIFTER = 0
Parameter \COMPRESSED_ISA = 0
Parameter \CATCH_MISALIGN = 0
Parameter \CATCH_ILLINSN = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 0
Parameter \STACKADDR = 1024
Generating RTLIL representation for module `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32'.
Parameter \ADDR_WIDTH = 14
Parameter \DATA_WIDTH = 32

50.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ice40_spram_gen'.
Parameter \ADDR_WIDTH = 14
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen'.
ice40_spram_gen: (16384x32) -> 1x2 array of SPRAM

Parameter \L = 4
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Parameter \WITH_SAMP_COND = 1'0

50.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\glitch_filter'.
Parameter \L = 4
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Parameter \WITH_SAMP_COND = 1'0
Generating RTLIL representation for module `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 16
Parameter \WWIDTH = 8

50.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_ep_buf'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 16
Parameter \WWIDTH = 8
Generating RTLIL representation for module `$paramod$c90a83cbee0354fe257e8be46faca106a3ca4890\usb_ep_buf'.
READ_MODE  : 2
WRITE_MODE : 3
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 8
Parameter \WWIDTH = 16

50.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_ep_buf'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 8
Parameter \WWIDTH = 16
Generating RTLIL representation for module `$paramod$349efc503f9849e0f9f0493f328fcc37aa0df42b\usb_ep_buf'.
READ_MODE  : 3
WRITE_MODE : 2
Parameter \TARGET = 40'0100100101000011010001010011010000110000

50.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_phy'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Generating RTLIL representation for module `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000'.
Parameter \WIDTH = 16
Parameter \POLY = 16'1000000000000101
Parameter \MATCH = 16'1000000000001101

50.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_crc'.
Parameter \WIDTH = 16
Parameter \POLY = 16'1000000000000101
Parameter \MATCH = 16'1000000000001101
Generating RTLIL representation for module `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc'.
Parameter \WIDTH = 16
Parameter \POLY = 16'1000000000000101
Parameter \MATCH = 16'1000000000001101
Found cached RTLIL representation for module `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc'.
Parameter \WIDTH = 5
Parameter \POLY = 5'00101
Parameter \MATCH = 5'01100

50.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_crc'.
Parameter \WIDTH = 5
Parameter \POLY = 5'00101
Parameter \MATCH = 5'01100
Generating RTLIL representation for module `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \MASK_WORKAROUND = 0
Parameter \NEG_WR_CLK = 0
Parameter \NEG_RD_CLK = 1

50.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ice40_ebr'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \MASK_WORKAROUND = 0
Parameter \NEG_WR_CLK = 0
Parameter \NEG_RD_CLK = 1
Generating RTLIL representation for module `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \MASK_WORKAROUND = 0
Parameter \NEG_WR_CLK = 0
Parameter \NEG_RD_CLK = 1
Found cached RTLIL representation for module `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \MASK_WORKAROUND = 0
Parameter \NEG_WR_CLK = 0
Parameter \NEG_RD_CLK = 1
Found cached RTLIL representation for module `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \MASK_WORKAROUND = 0
Parameter \NEG_WR_CLK = 0
Parameter \NEG_RD_CLK = 1
Found cached RTLIL representation for module `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr'.

50.2.19. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf
Used module:     $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb
Used module:         \xclk_strobe
Used module:     $paramod\usb\EPDW=s32'00000000000000000000000000100000
Used module:         \usb_ep_status
Used module:         \usb_ep_buf
Used module:         \usb_trans
Used module:         \usb_rx_pkt
Used module:             $paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc
Used module:             $paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc
Used module:         \usb_rx_ll
Used module:         \usb_tx_pkt
Used module:         \usb_tx_ll
Used module:         \usb_phy
Used module:     $paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb
Used module:     $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper
Used module:         \glitch_filter
Used module:     $paramod\soc_spram\AW=s32'00000000000000000000000000001110
Used module:         \ice40_spram_gen
Used module:     $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram
Used module:     $paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge
Used module:     $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32
Used module:         \picorv32_ice40_regs
Used module:             $paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 32
Parameter \WWIDTH = 8

50.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_ep_buf'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 32
Parameter \WWIDTH = 8
Generating RTLIL representation for module `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf'.
READ_MODE  : 1
WRITE_MODE : 3
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 8
Parameter \WWIDTH = 32

50.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_ep_buf'.
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Parameter \RWIDTH = 8
Parameter \WWIDTH = 32
Generating RTLIL representation for module `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf'.
READ_MODE  : 3
WRITE_MODE : 1
Parameter \TARGET = 40'0100100101000011010001010011010000110000
Found cached RTLIL representation for module `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000'.
Parameter \L = 4
Parameter \RST_VAL = 1'1
Parameter \WITH_SYNCHRONIZER = 1
Parameter \WITH_SAMP_COND = 1'0
Found cached RTLIL representation for module `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter'.
Parameter \ADDR_WIDTH = 14
Parameter \DATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen'.

50.2.22. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf
Used module:     $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb
Used module:         \xclk_strobe
Used module:     $paramod\usb\EPDW=s32'00000000000000000000000000100000
Used module:         \usb_ep_status
Used module:         $paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf
Used module:         $paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf
Used module:         \usb_trans
Used module:         \usb_rx_pkt
Used module:             $paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc
Used module:             $paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc
Used module:         \usb_rx_ll
Used module:         \usb_tx_pkt
Used module:         \usb_tx_ll
Used module:         $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000
Used module:     $paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb
Used module:     $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper
Used module:         $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter
Used module:     $paramod\soc_spram\AW=s32'00000000000000000000000000001110
Used module:         $paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen
Used module:     $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram
Used module:     $paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge
Used module:     $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32
Used module:         \picorv32_ice40_regs
Used module:             $paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr

50.2.23. Analyzing design hierarchy..
Top module:  \top
Used module:     \sysmgr
Used module:     $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf
Used module:     $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb
Used module:         \xclk_strobe
Used module:     $paramod\usb\EPDW=s32'00000000000000000000000000100000
Used module:         \usb_ep_status
Used module:         $paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf
Used module:         $paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf
Used module:         \usb_trans
Used module:         \usb_rx_pkt
Used module:             $paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc
Used module:             $paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc
Used module:         \usb_rx_ll
Used module:         \usb_tx_pkt
Used module:         \usb_tx_ll
Used module:         $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000
Used module:     $paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb
Used module:     $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper
Used module:         $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter
Used module:     $paramod\soc_spram\AW=s32'00000000000000000000000000001110
Used module:         $paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen
Used module:     $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram
Used module:     $paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge
Used module:     $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32
Used module:         \picorv32_ice40_regs
Used module:             $paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr
Removing unused module `$paramod$349efc503f9849e0f9f0493f328fcc37aa0df42b\usb_ep_buf'.
Removing unused module `$paramod$c90a83cbee0354fe257e8be46faca106a3ca4890\usb_ep_buf'.
Removing unused module `\wb_epbuf'.
Removing unused module `\soc_spram'.
Removing unused module `\soc_bram'.
Removing unused module `\soc_picorv32_bridge'.
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_div'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_pcpi_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removing unused module `\led_blinker'.
Removing unused module `\dfu_helper'.
Removing unused module `\usb_phy'.
Removing unused module `\usb_ep_buf'.
Removing unused module `\usb_crc'.
Removing unused module `\usb'.
Removing unused module `\xclk_wb'.
Removing unused module `\uart_wb'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart2wb'.
Removing unused module `\stream2wb'.
Removing unused module `\ram_sdp'.
Removing unused module `\pwm'.
Removing unused module `\pdm_lfsr'.
Removing unused module `\pdm'.
Removing unused module `\dffesr_n'.
Removing unused module `\dffer_n'.
Removing unused module `\dffe_n'.
Removing unused module `\dff_n'.
Removing unused module `\lut4_carry_n'.
Removing unused module `\lut4_n'.
Removing unused module `\muacm2wb'.
Removing unused module `\i2c_master_wb'.
Removing unused module `\i2c_master'.
Removing unused module `\glitch_filter'.
Removing unused module `\fifo_sync_shift'.
Removing unused module `\fifo_sync_ram'.
Removing unused module `\delay_bus'.
Removing unused module `\delay_bit'.
Removing unused module `\ice40_serdes_sync'.
Removing unused module `\ice40_serdes_dff'.
Removing unused module `\ice40_serdes_crg'.
Removing unused module `\ice40_oserdes'.
Removing unused module `\ice40_iserdes'.
Removing unused module `\ice40_spram_wb'.
Removing unused module `\ice40_spram_gen'.
Removing unused module `\ice40_spi_wb'.
Removing unused module `\ice40_rgb_wb'.
Removing unused module `\ice40_i2c_wb'.
Removing unused module `\ice40_ebr'.
Removed 55 unused modules.
Warning: Resizing cell port top.epbuf_I.wb_addr from 16 bits to 9 bits.

50.3. Executing PROC pass (convert processes to netlists).

50.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3683'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3628'.
Removing empty process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3405'.
Found and cleaned up 15 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
Found and cleaned up 1 empty switch in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
Found and cleaned up 6 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:530$2703'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:530$2703'.
Found and cleaned up 1 empty switch in `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:0$2536'.
Removing empty process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:0$2536'.
Found and cleaned up 1 empty switch in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:471$2430'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:471$2430'.
Cleaned up 25 empty switches.

50.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2203 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2192 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2189 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2186 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2183 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2180 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996 in module sysmgr.
Removed 2 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538 in module $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.
Marked 3 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538 in module $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422 in module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
Marked 3 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80$3418 in module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70$3414 in module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:60$3406 in module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
Marked 16 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248 in module $paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.
Marked 37 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1274$3038 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 8 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1165$3003 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 3 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 3 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 47 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:684$2736 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 4 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Removed 2 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592 in module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Marked 4 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501 in module $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149$2496 in module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492 in module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109$2488 in module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103$2486 in module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:159$1002 in module usb_tx_pkt.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:126$986 in module usb_tx_pkt.
Marked 8 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:86$984 in module usb_tx_pkt.
Removed 1 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981 in module usb_tx_ll.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981 in module usb_tx_ll.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959 in module usb_tx_ll.
Marked 4 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953 in module usb_tx_ll.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236$949 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421$938 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387$922 in module usb_trans.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345$904 in module usb_trans.
Marked 5 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899 in module usb_trans.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225$883 in module usb_trans.
Removed 1 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175$871 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162$862 in module usb_trans.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799 in module usb_rx_pkt.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244$796 in module usb_rx_pkt.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230$793 in module usb_rx_pkt.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220$790 in module usb_rx_pkt.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:188$780 in module usb_rx_pkt.
Marked 18 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:117$764 in module usb_rx_pkt.
Removed 1 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759 in module usb_rx_ll.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759 in module usb_rx_ll.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137$758 in module usb_rx_ll.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124$757 in module usb_rx_ll.
Removed 1 dead cases from process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741 in module usb_rx_ll.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741 in module usb_rx_ll.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67$731 in module usb_rx_ll.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536$2478 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643$2470 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636$2466 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628$2462 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619$2458 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514$2444 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:442$2425 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407 in module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99$2403 in module $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73$2396 in module $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51$2392 in module $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40$564 in module xclk_strobe.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34$563 in module xclk_strobe.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28$561 in module xclk_strobe.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2241 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2230 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2227 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2224 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2221 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2218 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2 in module top.
Removed a total of 8 dead cases.

50.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 60 redundant assignments.
Promoted 226 assignments to connections.

50.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2209'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2198'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2188'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2177'.
  Set init value: \Q = 1'0
Found init rule in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:49$763'.
  Set init value: \dec_sym_1 = 2'00
Found init rule in `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2251'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2247'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2236'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2226'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2213'.
  Set init value: \Q = 1'0

50.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199'.
Found async reset \S in `\SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2189'.
Found async reset \R in `\SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2183'.
Found async reset \pll_lock in `\sysmgr.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996'.
Found async reset \rst in `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
Found async reset \rst in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149$2496'.
Found async reset \rst in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
Found async reset \rst in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109$2488'.
Found async reset \rst in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103$2486'.
Found async reset \rst in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:126$986'.
Found async reset \rst in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981'.
Found async reset \ll_start in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
Found async reset \rst in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387$922'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345$904'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225$883'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175$871'.
Found async reset \rst in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162$862'.
Found async reset \rst in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:188$780'.
Found async reset \rst in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67$731'.
Found async reset \rst in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536$2478'.
Found async reset \rst in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636$2466'.
Found async reset \rst in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514$2444'.
Found async reset \rst in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
Found async reset \rst in `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99$2403'.
Found async reset \rst in `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51$2392'.
Found async reset \rst in `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40$564'.
Found async reset \rst in `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34$563'.
Found async reset \rst in `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28$561'.
Found async reset \S in `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2227'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2221'.
Found async reset \S in `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210'.
Found async reset \rst in `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
Found async reset \rst in `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.

50.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2209'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2202'.
Creating decoders for process `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2198'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2191'.
Creating decoders for process `\SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2189'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2188'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2185'.
Creating decoders for process `\SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2182'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2179'.
Creating decoders for process `\SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2178'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2177'.
Creating decoders for process `\SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2176'.
Creating decoders for process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3570'.
Creating decoders for process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3566'.
Creating decoders for process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3562'.
Creating decoders for process `\sysmgr.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996'.
     1/1: $0\rst_cnt[3:0]
Creating decoders for process `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3554'.
     1/1: $0\state[4:0]
Creating decoders for process `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3546'.
     1/1: $0\state[15:0]
Creating decoders for process `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
     1/2: $0\dn_state[2:0]
     2/2: $0\dp_state[2:0]
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3679'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3675'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3671'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3667'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3663'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3659'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3655'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3651'.
Creating decoders for process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3647'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3624'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3620'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3616'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3612'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3608'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3604'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3600'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3596'.
Creating decoders for process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3592'.
Creating decoders for process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:53$3427'.
Creating decoders for process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422'.
     1/2: $0\fall[0:0]
     2/2: $0\rise[0:0]
Creating decoders for process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80$3418'.
     1/1: $0\state[0:0]
Creating decoders for process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70$3414'.
     1/1: $0\cnt[3:0]
Creating decoders for process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:60$3406'.
     1/2: $2\cnt_move[3:0]
     2/2: $1\cnt_move[3:0]
Creating decoders for process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
Creating decoders for process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
     1/320: $8\mem_dm_w[7:0] [7]
     2/320: $8\mem_dm_w[7:0] [4]
     3/320: $8\mem_dm_w[7:0] [2]
     4/320: $8\mem_dm_w[7:0] [0]
     5/320: $8\mem_dm_w[7:0] [6]
     6/320: $8\mem_dm_w[7:0] [1]
     7/320: $8\mem_dm_w[7:0] [3]
     8/320: $8\mem_dm_w[7:0] [5]
     9/320: $8\mem_di_w[31:0] [31]
    10/320: $8\mem_di_w[31:0] [24]
    11/320: $8\mem_di_w[31:0] [22]
    12/320: $8\mem_di_w[31:0] [20]
    13/320: $8\mem_di_w[31:0] [18]
    14/320: $8\mem_di_w[31:0] [16]
    15/320: $8\mem_di_w[31:0] [14]
    16/320: $8\mem_di_w[31:0] [12]
    17/320: $8\mem_di_w[31:0] [10]
    18/320: $8\mem_di_w[31:0] [8]
    19/320: $8\mem_di_w[31:0] [6]
    20/320: $8\mem_di_w[31:0] [4]
    21/320: $8\mem_di_w[31:0] [2]
    22/320: $8\mem_di_w[31:0] [0]
    23/320: $8\mem_di_w[31:0] [30]
    24/320: $8\mem_di_w[31:0] [27]
    25/320: $8\mem_di_w[31:0] [23]
    26/320: $8\mem_di_w[31:0] [21]
    27/320: $8\mem_di_w[31:0] [17]
    28/320: $8\mem_di_w[31:0] [13]
    29/320: $8\mem_di_w[31:0] [9]
    30/320: $8\mem_di_w[31:0] [5]
    31/320: $8\mem_di_w[31:0] [1]
    32/320: $8\mem_di_w[31:0] [28]
    33/320: $8\mem_di_w[31:0] [26]
    34/320: $8\mem_di_w[31:0] [15]
    35/320: $8\mem_di_w[31:0] [3]
    36/320: $8\mem_di_w[31:0] [7]
    37/320: $8\mem_di_w[31:0] [25]
    38/320: $8\mem_di_w[31:0] [19]
    39/320: $8\mem_di_w[31:0] [29]
    40/320: $8\mem_di_w[31:0] [11]
    41/320: $7\mem_dm_w[7:0] [7]
    42/320: $7\mem_dm_w[7:0] [4]
    43/320: $7\mem_dm_w[7:0] [2]
    44/320: $7\mem_dm_w[7:0] [0]
    45/320: $7\mem_dm_w[7:0] [6]
    46/320: $7\mem_dm_w[7:0] [1]
    47/320: $7\mem_dm_w[7:0] [3]
    48/320: $7\mem_dm_w[7:0] [5]
    49/320: $7\mem_di_w[31:0] [31]
    50/320: $7\mem_di_w[31:0] [24]
    51/320: $7\mem_di_w[31:0] [22]
    52/320: $7\mem_di_w[31:0] [20]
    53/320: $7\mem_di_w[31:0] [18]
    54/320: $7\mem_di_w[31:0] [16]
    55/320: $7\mem_di_w[31:0] [14]
    56/320: $7\mem_di_w[31:0] [12]
    57/320: $7\mem_di_w[31:0] [10]
    58/320: $7\mem_di_w[31:0] [8]
    59/320: $7\mem_di_w[31:0] [6]
    60/320: $7\mem_di_w[31:0] [4]
    61/320: $7\mem_di_w[31:0] [2]
    62/320: $7\mem_di_w[31:0] [0]
    63/320: $7\mem_di_w[31:0] [30]
    64/320: $7\mem_di_w[31:0] [27]
    65/320: $7\mem_di_w[31:0] [23]
    66/320: $7\mem_di_w[31:0] [21]
    67/320: $7\mem_di_w[31:0] [17]
    68/320: $7\mem_di_w[31:0] [13]
    69/320: $7\mem_di_w[31:0] [9]
    70/320: $7\mem_di_w[31:0] [5]
    71/320: $7\mem_di_w[31:0] [1]
    72/320: $7\mem_di_w[31:0] [28]
    73/320: $7\mem_di_w[31:0] [26]
    74/320: $7\mem_di_w[31:0] [15]
    75/320: $7\mem_di_w[31:0] [3]
    76/320: $7\mem_di_w[31:0] [7]
    77/320: $7\mem_di_w[31:0] [25]
    78/320: $7\mem_di_w[31:0] [19]
    79/320: $7\mem_di_w[31:0] [29]
    80/320: $7\mem_di_w[31:0] [11]
    81/320: $6\mem_dm_w[7:0] [7]
    82/320: $6\mem_dm_w[7:0] [4]
    83/320: $6\mem_dm_w[7:0] [2]
    84/320: $6\mem_dm_w[7:0] [0]
    85/320: $6\mem_dm_w[7:0] [6]
    86/320: $6\mem_dm_w[7:0] [1]
    87/320: $6\mem_dm_w[7:0] [3]
    88/320: $6\mem_dm_w[7:0] [5]
    89/320: $6\mem_di_w[31:0] [31]
    90/320: $6\mem_di_w[31:0] [24]
    91/320: $6\mem_di_w[31:0] [22]
    92/320: $6\mem_di_w[31:0] [20]
    93/320: $6\mem_di_w[31:0] [18]
    94/320: $6\mem_di_w[31:0] [16]
    95/320: $6\mem_di_w[31:0] [14]
    96/320: $6\mem_di_w[31:0] [12]
    97/320: $6\mem_di_w[31:0] [10]
    98/320: $6\mem_di_w[31:0] [8]
    99/320: $6\mem_di_w[31:0] [6]
   100/320: $6\mem_di_w[31:0] [4]
   101/320: $6\mem_di_w[31:0] [2]
   102/320: $6\mem_di_w[31:0] [0]
   103/320: $6\mem_di_w[31:0] [30]
   104/320: $6\mem_di_w[31:0] [27]
   105/320: $6\mem_di_w[31:0] [23]
   106/320: $6\mem_di_w[31:0] [21]
   107/320: $6\mem_di_w[31:0] [17]
   108/320: $6\mem_di_w[31:0] [13]
   109/320: $6\mem_di_w[31:0] [9]
   110/320: $6\mem_di_w[31:0] [5]
   111/320: $6\mem_di_w[31:0] [1]
   112/320: $6\mem_di_w[31:0] [28]
   113/320: $6\mem_di_w[31:0] [26]
   114/320: $6\mem_di_w[31:0] [15]
   115/320: $6\mem_di_w[31:0] [3]
   116/320: $6\mem_di_w[31:0] [7]
   117/320: $6\mem_di_w[31:0] [25]
   118/320: $6\mem_di_w[31:0] [19]
   119/320: $6\mem_di_w[31:0] [29]
   120/320: $6\mem_di_w[31:0] [11]
   121/320: $5\mem_dm_w[7:0] [7]
   122/320: $5\mem_dm_w[7:0] [4]
   123/320: $5\mem_dm_w[7:0] [2]
   124/320: $5\mem_dm_w[7:0] [0]
   125/320: $5\mem_dm_w[7:0] [6]
   126/320: $5\mem_dm_w[7:0] [1]
   127/320: $5\mem_dm_w[7:0] [3]
   128/320: $5\mem_dm_w[7:0] [5]
   129/320: $5\mem_di_w[31:0] [31]
   130/320: $5\mem_di_w[31:0] [24]
   131/320: $5\mem_di_w[31:0] [22]
   132/320: $5\mem_di_w[31:0] [20]
   133/320: $5\mem_di_w[31:0] [18]
   134/320: $5\mem_di_w[31:0] [16]
   135/320: $5\mem_di_w[31:0] [14]
   136/320: $5\mem_di_w[31:0] [12]
   137/320: $5\mem_di_w[31:0] [10]
   138/320: $5\mem_di_w[31:0] [8]
   139/320: $5\mem_di_w[31:0] [6]
   140/320: $5\mem_di_w[31:0] [4]
   141/320: $5\mem_di_w[31:0] [2]
   142/320: $5\mem_di_w[31:0] [0]
   143/320: $5\mem_di_w[31:0] [30]
   144/320: $5\mem_di_w[31:0] [27]
   145/320: $5\mem_di_w[31:0] [23]
   146/320: $5\mem_di_w[31:0] [21]
   147/320: $5\mem_di_w[31:0] [17]
   148/320: $5\mem_di_w[31:0] [13]
   149/320: $5\mem_di_w[31:0] [9]
   150/320: $5\mem_di_w[31:0] [5]
   151/320: $5\mem_di_w[31:0] [1]
   152/320: $5\mem_di_w[31:0] [28]
   153/320: $5\mem_di_w[31:0] [26]
   154/320: $5\mem_di_w[31:0] [15]
   155/320: $5\mem_di_w[31:0] [3]
   156/320: $5\mem_di_w[31:0] [7]
   157/320: $5\mem_di_w[31:0] [25]
   158/320: $5\mem_di_w[31:0] [19]
   159/320: $5\mem_di_w[31:0] [29]
   160/320: $5\mem_di_w[31:0] [11]
   161/320: $4\mem_dm_w[7:0] [7]
   162/320: $4\mem_dm_w[7:0] [4]
   163/320: $4\mem_dm_w[7:0] [2]
   164/320: $4\mem_dm_w[7:0] [0]
   165/320: $4\mem_dm_w[7:0] [6]
   166/320: $4\mem_dm_w[7:0] [1]
   167/320: $4\mem_dm_w[7:0] [3]
   168/320: $4\mem_dm_w[7:0] [5]
   169/320: $4\mem_di_w[31:0] [31]
   170/320: $4\mem_di_w[31:0] [24]
   171/320: $4\mem_di_w[31:0] [22]
   172/320: $4\mem_di_w[31:0] [20]
   173/320: $4\mem_di_w[31:0] [18]
   174/320: $4\mem_di_w[31:0] [16]
   175/320: $4\mem_di_w[31:0] [14]
   176/320: $4\mem_di_w[31:0] [12]
   177/320: $4\mem_di_w[31:0] [10]
   178/320: $4\mem_di_w[31:0] [8]
   179/320: $4\mem_di_w[31:0] [6]
   180/320: $4\mem_di_w[31:0] [4]
   181/320: $4\mem_di_w[31:0] [2]
   182/320: $4\mem_di_w[31:0] [0]
   183/320: $4\mem_di_w[31:0] [30]
   184/320: $4\mem_di_w[31:0] [27]
   185/320: $4\mem_di_w[31:0] [23]
   186/320: $4\mem_di_w[31:0] [21]
   187/320: $4\mem_di_w[31:0] [17]
   188/320: $4\mem_di_w[31:0] [13]
   189/320: $4\mem_di_w[31:0] [9]
   190/320: $4\mem_di_w[31:0] [5]
   191/320: $4\mem_di_w[31:0] [1]
   192/320: $4\mem_di_w[31:0] [28]
   193/320: $4\mem_di_w[31:0] [26]
   194/320: $4\mem_di_w[31:0] [15]
   195/320: $4\mem_di_w[31:0] [3]
   196/320: $4\mem_di_w[31:0] [7]
   197/320: $4\mem_di_w[31:0] [25]
   198/320: $4\mem_di_w[31:0] [19]
   199/320: $4\mem_di_w[31:0] [29]
   200/320: $4\mem_di_w[31:0] [11]
   201/320: $3\mem_dm_w[7:0] [7]
   202/320: $3\mem_dm_w[7:0] [4]
   203/320: $3\mem_dm_w[7:0] [2]
   204/320: $3\mem_dm_w[7:0] [0]
   205/320: $3\mem_dm_w[7:0] [6]
   206/320: $3\mem_dm_w[7:0] [1]
   207/320: $3\mem_dm_w[7:0] [3]
   208/320: $3\mem_dm_w[7:0] [5]
   209/320: $3\mem_di_w[31:0] [31]
   210/320: $3\mem_di_w[31:0] [24]
   211/320: $3\mem_di_w[31:0] [22]
   212/320: $3\mem_di_w[31:0] [20]
   213/320: $3\mem_di_w[31:0] [18]
   214/320: $3\mem_di_w[31:0] [16]
   215/320: $3\mem_di_w[31:0] [14]
   216/320: $3\mem_di_w[31:0] [12]
   217/320: $3\mem_di_w[31:0] [10]
   218/320: $3\mem_di_w[31:0] [8]
   219/320: $3\mem_di_w[31:0] [6]
   220/320: $3\mem_di_w[31:0] [4]
   221/320: $3\mem_di_w[31:0] [2]
   222/320: $3\mem_di_w[31:0] [0]
   223/320: $3\mem_di_w[31:0] [30]
   224/320: $3\mem_di_w[31:0] [27]
   225/320: $3\mem_di_w[31:0] [23]
   226/320: $3\mem_di_w[31:0] [21]
   227/320: $3\mem_di_w[31:0] [17]
   228/320: $3\mem_di_w[31:0] [13]
   229/320: $3\mem_di_w[31:0] [9]
   230/320: $3\mem_di_w[31:0] [5]
   231/320: $3\mem_di_w[31:0] [1]
   232/320: $3\mem_di_w[31:0] [28]
   233/320: $3\mem_di_w[31:0] [26]
   234/320: $3\mem_di_w[31:0] [15]
   235/320: $3\mem_di_w[31:0] [3]
   236/320: $3\mem_di_w[31:0] [7]
   237/320: $3\mem_di_w[31:0] [25]
   238/320: $3\mem_di_w[31:0] [19]
   239/320: $3\mem_di_w[31:0] [29]
   240/320: $3\mem_di_w[31:0] [11]
   241/320: $2\mem_dm_w[7:0] [7]
   242/320: $2\mem_dm_w[7:0] [4]
   243/320: $2\mem_dm_w[7:0] [2]
   244/320: $2\mem_dm_w[7:0] [0]
   245/320: $2\mem_dm_w[7:0] [6]
   246/320: $2\mem_dm_w[7:0] [1]
   247/320: $2\mem_dm_w[7:0] [3]
   248/320: $2\mem_dm_w[7:0] [5]
   249/320: $2\mem_di_w[31:0] [31]
   250/320: $2\mem_di_w[31:0] [24]
   251/320: $2\mem_di_w[31:0] [22]
   252/320: $2\mem_di_w[31:0] [20]
   253/320: $2\mem_di_w[31:0] [18]
   254/320: $2\mem_di_w[31:0] [16]
   255/320: $2\mem_di_w[31:0] [14]
   256/320: $2\mem_di_w[31:0] [12]
   257/320: $2\mem_di_w[31:0] [10]
   258/320: $2\mem_di_w[31:0] [8]
   259/320: $2\mem_di_w[31:0] [6]
   260/320: $2\mem_di_w[31:0] [4]
   261/320: $2\mem_di_w[31:0] [2]
   262/320: $2\mem_di_w[31:0] [0]
   263/320: $2\mem_di_w[31:0] [30]
   264/320: $2\mem_di_w[31:0] [27]
   265/320: $2\mem_di_w[31:0] [23]
   266/320: $2\mem_di_w[31:0] [21]
   267/320: $2\mem_di_w[31:0] [17]
   268/320: $2\mem_di_w[31:0] [13]
   269/320: $2\mem_di_w[31:0] [9]
   270/320: $2\mem_di_w[31:0] [5]
   271/320: $2\mem_di_w[31:0] [1]
   272/320: $2\mem_di_w[31:0] [28]
   273/320: $2\mem_di_w[31:0] [26]
   274/320: $2\mem_di_w[31:0] [15]
   275/320: $2\mem_di_w[31:0] [3]
   276/320: $2\mem_di_w[31:0] [7]
   277/320: $2\mem_di_w[31:0] [25]
   278/320: $2\mem_di_w[31:0] [19]
   279/320: $2\mem_di_w[31:0] [29]
   280/320: $2\mem_di_w[31:0] [11]
   281/320: $1\mem_dm_w[7:0] [7]
   282/320: $1\mem_dm_w[7:0] [4]
   283/320: $1\mem_dm_w[7:0] [2]
   284/320: $1\mem_dm_w[7:0] [0]
   285/320: $1\mem_dm_w[7:0] [6]
   286/320: $1\mem_dm_w[7:0] [1]
   287/320: $1\mem_dm_w[7:0] [3]
   288/320: $1\mem_dm_w[7:0] [5]
   289/320: $1\mem_di_w[31:0] [31]
   290/320: $1\mem_di_w[31:0] [24]
   291/320: $1\mem_di_w[31:0] [22]
   292/320: $1\mem_di_w[31:0] [20]
   293/320: $1\mem_di_w[31:0] [18]
   294/320: $1\mem_di_w[31:0] [16]
   295/320: $1\mem_di_w[31:0] [14]
   296/320: $1\mem_di_w[31:0] [12]
   297/320: $1\mem_di_w[31:0] [10]
   298/320: $1\mem_di_w[31:0] [8]
   299/320: $1\mem_di_w[31:0] [6]
   300/320: $1\mem_di_w[31:0] [4]
   301/320: $1\mem_di_w[31:0] [2]
   302/320: $1\mem_di_w[31:0] [0]
   303/320: $1\mem_di_w[31:0] [30]
   304/320: $1\mem_di_w[31:0] [27]
   305/320: $1\mem_di_w[31:0] [23]
   306/320: $1\mem_di_w[31:0] [21]
   307/320: $1\mem_di_w[31:0] [17]
   308/320: $1\mem_di_w[31:0] [13]
   309/320: $1\mem_di_w[31:0] [9]
   310/320: $1\mem_di_w[31:0] [5]
   311/320: $1\mem_di_w[31:0] [1]
   312/320: $1\mem_di_w[31:0] [28]
   313/320: $1\mem_di_w[31:0] [26]
   314/320: $1\mem_di_w[31:0] [15]
   315/320: $1\mem_di_w[31:0] [3]
   316/320: $1\mem_di_w[31:0] [7]
   317/320: $1\mem_di_w[31:0] [25]
   318/320: $1\mem_di_w[31:0] [19]
   319/320: $1\mem_di_w[31:0] [29]
   320/320: $1\mem_di_w[31:0] [11]
Creating decoders for process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:73$3247'.
     1/1: $0\addr_r[13:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
     1/82: $0\reg_next_pc[31:0] [1:0]
     2/82: $0\reg_pc[31:0] [1:0]
     3/82: $19\next_irq_pending[2:2]
     4/82: $18\next_irq_pending[2:2]
     5/82: $17\next_irq_pending[2:2]
     6/82: $16\next_irq_pending[2:2]
     7/82: $15\next_irq_pending[2:2]
     8/82: $14\next_irq_pending[2:2]
     9/82: $13\next_irq_pending[2:2]
    10/82: $4\next_irq_pending[31:0] [31:2]
    11/82: $3\set_mem_do_rdata[0:0]
    12/82: $4\next_irq_pending[31:0] [1]
    13/82: $3\set_mem_do_wdata[0:0]
    14/82: $4\next_irq_pending[31:0] [0]
    15/82: $4\set_mem_do_rinst[0:0]
    16/82: $3\set_mem_do_rinst[0:0]
    17/82: $4\set_mem_do_wdata[0:0]
    18/82: $11\next_irq_pending[1:1]
    19/82: $10\next_irq_pending[1:1]
    20/82: $9\next_irq_pending[1:1]
    21/82: $4\set_mem_do_rdata[0:0]
    22/82: $7\next_irq_pending[1:1]
    23/82: $6\next_irq_pending[1:1]
    24/82: $12\next_irq_pending[1:1]
    25/82: $5\set_mem_do_rinst[0:0]
    26/82: $8\next_irq_pending[1:1]
    27/82: $5\next_irq_pending[31:0]
    28/82: $3\current_pc[31:0]
    29/82: $2\current_pc[31:0]
    30/82: $2\set_mem_do_wdata[0:0]
    31/82: $2\set_mem_do_rdata[0:0]
    32/82: $2\set_mem_do_rinst[0:0]
    33/82: $3\next_irq_pending[31:0]
    34/82: $1\current_pc[31:0]
    35/82: $1\set_mem_do_wdata[0:0]
    36/82: $1\set_mem_do_rdata[0:0]
    37/82: $1\set_mem_do_rinst[0:0]
    38/82: $0\trace_data[35:0]
    39/82: $2\next_irq_pending[0:0]
    40/82: $1\next_irq_pending[0:0]
    41/82: $0\count_instr[63:0]
    42/82: $0\count_cycle[63:0]
    43/82: $0\trace_valid[0:0]
    44/82: $0\do_waitirq[0:0]
    45/82: $0\decoder_pseudo_trigger[0:0]
    46/82: $0\decoder_trigger[0:0]
    47/82: $0\alu_wait_2[0:0]
    48/82: $0\alu_wait[0:0]
    49/82: $0\reg_out[31:0]
    50/82: $0\reg_sh[4:0]
    51/82: $0\trap[0:0]
    52/82: $0\pcpi_timeout[0:0]
    53/82: $0\latched_rd[4:0]
    54/82: $0\latched_is_lb[0:0]
    55/82: $0\latched_is_lh[0:0]
    56/82: $0\latched_is_lu[0:0]
    57/82: $0\latched_trace[0:0]
    58/82: $0\latched_compr[0:0]
    59/82: $0\latched_branch[0:0]
    60/82: $0\latched_stalu[0:0]
    61/82: $0\latched_store[0:0]
    62/82: $0\irq_state[1:0]
    63/82: $0\cpu_state[7:0]
    64/82: $0\dbg_rs2val_valid[0:0]
    65/82: $0\dbg_rs1val_valid[0:0]
    66/82: $0\dbg_rs2val[31:0]
    67/82: $0\dbg_rs1val[31:0]
    68/82: $0\mem_do_wdata[0:0]
    69/82: $0\mem_do_rdata[0:0]
    70/82: $0\mem_do_rinst[0:0]
    71/82: $0\mem_do_prefetch[0:0]
    72/82: $0\mem_wordsize[1:0]
    73/82: $0\irq_mask[31:0]
    74/82: $0\irq_active[0:0]
    75/82: $0\irq_delay[0:0]
    76/82: $0\reg_op2[31:0]
    77/82: $0\reg_op1[31:0]
    78/82: $0\reg_next_pc[31:0] [31:2]
    79/82: $0\reg_pc[31:0] [31:2]
    80/82: $0\eoi[31:0]
    81/82: $0\pcpi_valid[0:0]
    82/82: $0\timer[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1274$3038'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1272$3037'.
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1228$3015'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1165$3003'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
     1/76: $0\decoded_rs1[4:0] [4]
     2/76: $0\decoded_imm_uj[31:0] [10]
     3/76: $0\decoded_imm_uj[31:0] [7]
     4/76: $0\decoded_imm_uj[31:0] [6]
     5/76: $0\decoded_imm_uj[31:0] [3:1]
     6/76: $0\decoded_imm_uj[31:0] [5]
     7/76: $0\decoded_imm_uj[31:0] [9:8]
     8/76: $0\decoded_imm_uj[31:0] [31:20]
     9/76: $0\decoded_imm_uj[31:0] [4]
    10/76: $0\decoded_imm_uj[31:0] [11]
    11/76: $0\decoded_imm_uj[31:0] [0]
    12/76: $0\decoded_rs1[4:0] [3:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[4:0]
    26/76: $0\decoded_imm_uj[31:0] [19:12]
    27/76: $0\decoded_rd[4:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:684$2736'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:147$2558'.
Creating decoders for process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:91$2555'.
Creating decoders for process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
     1/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2534
     2/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_DATA[31:0]$2533
     3/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_ADDR[7:0]$2532
     4/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2529
     5/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_DATA[31:0]$2528
     6/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_ADDR[7:0]$2527
     7/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2524
     8/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_DATA[31:0]$2523
     9/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_ADDR[7:0]$2522
    10/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2519
    11/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_DATA[31:0]$2518
    12/12: $1$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_ADDR[7:0]$2517
Creating decoders for process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149$2496'.
     1/1: $0\wb_now[0:0]
Creating decoders for process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
     1/3: $0\wb_req[0:0]
     2/3: $0\wb_sel[1:0]
     3/3: $0\rst_req[0:0]
Creating decoders for process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109$2488'.
     1/1: $0\timer[23:0]
Creating decoders for process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103$2486'.
     1/1: $0\armed[0:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241$1034'.
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:229$1031'.
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:202$1025'.
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191$1021'.
     1/1: $0\len[10:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:182$1015'.
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175$1008'.
     1/2: $0\shift_last_byte[0:0]
     2/2: $0\shift_data_crc[0:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170$1006'.
     1/1: $0\shift_data[7:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:159$1002'.
     1/1: $0\shift_load[7:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152$999'.
     1/1: $0\shift_bit[3:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:136$987'.
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:126$986'.
     1/1: $0\state[3:0]
Creating decoders for process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:86$984'.
     1/8: $8\state_nxt[3:0]
     2/8: $7\state_nxt[3:0]
     3/8: $6\state_nxt[3:0]
     4/8: $5\state_nxt[3:0]
     5/8: $4\state_nxt[3:0]
     6/8: $3\state_nxt[3:0]
     7/8: $2\state_nxt[3:0]
     8/8: $1\state_nxt[3:0]
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:134$983'.
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981'.
     1/1: $0\out_sym[1:0]
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:110$974'.
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:102$969'.
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
     1/2: $0\bs_now[0:0]
     2/2: $0\bs_cnt[2:0]
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79$956'.
Creating decoders for process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953'.
     1/1: $0\state[2:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236$949'.
     1/1: $0\pkt_pid[3:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428$941'.
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421$938'.
     1/1: $0\bd_length[10:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414$932'.
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:403$931'.
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399$928'.
     1/1: $0\txpkt_pid[3:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387$922'.
     1/1: $0\cel_state_i[0:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:380$920'.
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
     1/7: $0\bd_state[2:0]
     2/7: $0\ep_data_toggle[0:0]
     3/7: $0\ep_bd_idx_nxt[0:0]
     4/7: $0\ep_bd_idx_cur[0:0]
     5/7: $0\ep_bd_ctrl[0:0]
     6/7: $0\ep_bd_dual[0:0]
     7/7: $0\ep_type[2:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345$904'.
     1/1: $0\epfw_cap_dl[5:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899'.
     1/1: $0\epfw_state[3:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
     1/4: $0\trans_cel[0:0]
     2/4: $0\trans_dir[0:0]
     3/4: $0\trans_endp[3:0]
     4/4: $0\trans_is_setup[0:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888'.
     1/1: $0\rto_cnt[9:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225$883'.
     1/1: $0\evt[3:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880'.
     1/1: $0\mc_a_reg[3:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175$871'.
     1/1: $0\mc_pc_nxt[7:0]
Creating decoders for process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162$862'.
     1/1: $0\mc_rst_n[0:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:374$859'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353$850'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:349$848'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340$845'.
     1/1: $0\token_data[10:8]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336$842'.
     1/1: $0\token_data[7:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
     1/5: $0\pid_is_handshake[0:0]
     2/5: $0\pid_is_data[0:0]
     3/5: $0\pid_is_token[0:0]
     4/5: $0\pid_is_sof[0:0]
     5/5: $0\pid[3:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:318$824'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:304$803'.
     1/1: $0\pid_valid[0:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799'.
     1/2: $0\crc16_ok[0:0]
     2/2: $0\crc5_ok[0:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:284$798'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244$796'.
     1/1: $0\crc_in_first[0:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230$793'.
     1/1: $0\bit_eop_ok[0:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220$790'.
     1/1: $0\bit_cnt[3:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215$789'.
     1/1: $0\data[7:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198$781'.
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:188$780'.
     1/1: $0\state[3:0]
Creating decoders for process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:117$764'.
     1/18: $18\state_nxt[3:0]
     2/18: $17\state_nxt[3:0]
     3/18: $16\state_nxt[3:0]
     4/18: $15\state_nxt[3:0]
     5/18: $14\state_nxt[3:0]
     6/18: $13\state_nxt[3:0]
     7/18: $12\state_nxt[3:0]
     8/18: $11\state_nxt[3:0]
     9/18: $10\state_nxt[3:0]
    10/18: $9\state_nxt[3:0]
    11/18: $8\state_nxt[3:0]
    12/18: $7\state_nxt[3:0]
    13/18: $6\state_nxt[3:0]
    14/18: $5\state_nxt[3:0]
    15/18: $4\state_nxt[3:0]
    16/18: $3\state_nxt[3:0]
    17/18: $2\state_nxt[3:0]
    18/18: $1\state_nxt[3:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:49$763'.
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:181$761'.
     1/1: $0\dec_bs_skip_1[0:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759'.
     1/1: $0\dec_rep_state_1[3:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137$758'.
     1/1: $0\dec_sync_state_1[3:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124$757'.
     1/1: $0\dec_eop_state_1[2:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:120$756'.
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111$749'.
     1/2: $0\dec_bit_1[0:0]
     2/2: $0\dec_sym_1[1:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:97$742'.
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741'.
     1/1: $0\samp_cnt[2:0]
Creating decoders for process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67$731'.
     1/1: $0\samp_active[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536$2478'.
     1/1: $0\genblk1.evt_cnt[3:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:656$2473'.
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:653$2471'.
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643$2470'.
     1/1: $0\pad_pu[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636$2466'.
     1/1: $0\rst_pending[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628$2462'.
     1/1: $0\timeout_reset[19:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619$2458'.
     1/1: $0\timeout_suspend[19:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514$2444'.
     1/1: $0\eps_bus_ack_wait[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510$2441'.
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
     1/3: $0\eps_bus_req[0:0]
     2/3: $0\eps_bus_write[0:0]
     3/3: $0\eps_bus_read[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:697$2482'.
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
     1/4: $0\cr_addr[6:0]
     2/4: $0\cr_addr_chk[0:0]
     3/4: $0\cr_cel_ena[0:0]
     4/4: $0\cr_pu_ena[0:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:442$2425'.
     1/2: $2\csr_bus_dout[15:0]
     2/2: $1\csr_bus_dout[15:0]
Creating decoders for process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
     1/7: $0\ir_bus_we[0:0]
     2/7: $0\evt_rd_ack[0:0]
     3/7: $0\sof_clear[0:0]
     4/7: $0\rst_clear[0:0]
     5/7: $0\cel_rel[0:0]
     6/7: $0\cr_bus_we[0:0]
     7/7: $0\csr_bus_req[0:0]
Creating decoders for process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80$727'.
     1/1: $0\s_dout_3[15:0]
Creating decoders for process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76$725'.
     1/1: $0\p_dout_3[15:0]
Creating decoders for process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
Creating decoders for process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
Creating decoders for process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99$2403'.
     1/1: $0\m_cyc_i[0:0]
Creating decoders for process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83$2399'.
Creating decoders for process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73$2396'.
     1/1: $0\s_rdata[15:0]
Creating decoders for process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68$2395'.
     1/1: $0\m_rdata_i[15:0]
Creating decoders for process `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51$2392'.
     1/1: $0\ack_i[0:0]
Creating decoders for process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40$564'.
     1/1: $0\out_stb[0:0]
Creating decoders for process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34$563'.
     1/1: $0\dst[1:0]
Creating decoders for process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28$561'.
     1/1: $0\src[0:0]
Creating decoders for process `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2251'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2247'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2240'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2236'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2229'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2227'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2226'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2223'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2220'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2217'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2215'.
Creating decoders for process `\SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2214'.
Creating decoders for process `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2213'.
Creating decoders for process `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.
Creating decoders for process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:352$10'.
Creating decoders for process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
     1/3: $0\led_on[10:0]
     2/3: $0\led_off[10:0]
     3/3: $0\led_ena[0:0]
Creating decoders for process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.
     1/2: $0\boot_sel[1:0]
     2/2: $0\boot_now[0:0]

50.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3558.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3570'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3570'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3570'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3557.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3566'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3566'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3566'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3556.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3562'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.$result' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3562'.
No latch inferred for signal `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.\bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig' from process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3562'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3637.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3679'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3646.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3679'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3646.wdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3679'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3636.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3675'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3645.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3675'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3645.rdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3675'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3635.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3671'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3644.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3671'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3644.wdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3671'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3634.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3667'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3643.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3667'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3643.rdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3667'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3633.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3663'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3642.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3663'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3642.wdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3663'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3632.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3659'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3641.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3659'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3641.rdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3659'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3631.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3655'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3640.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3655'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3640.wdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3655'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3630.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3651'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3639.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3651'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3639.rdata' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3651'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:220$3629.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3647'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:220$3638.$result' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3647'.
No latch inferred for signal `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.\ram_wr_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:220$3638.src' from process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3647'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3582.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3624'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3591.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3624'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3591.wdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3624'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3581.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3620'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3590.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3620'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3590.rdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3620'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3580.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3616'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3589.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3616'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3589.wdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3616'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3579.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3612'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3588.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3612'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3588.rdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3612'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3578.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3608'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3587.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3608'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3587.wdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3608'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3577.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3604'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3586.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3604'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3586.rdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3604'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3576.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3600'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3585.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3600'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3585.wdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3600'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3575.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3596'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3584.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3596'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3584.rdata' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3596'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:211$3574.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3592'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:211$3583.$result' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3592'.
No latch inferred for signal `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.\ram_rd_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:211$3583.src' from process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3592'.
No latch inferred for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\cnt_move' from process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:60$3406'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_do_m[0]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di[0]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di[1]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm[0]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm[1]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\rd_data' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\map.n' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\map.x' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
No latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\map.o' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [0]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$12994
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [1]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13061
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [2]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13176
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [3]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13339
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [4]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13550
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [5]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13761
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [6]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$13972
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [7]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$14183
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [8]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$14394
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [9]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$14605
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [10]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$14816
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [11]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$15027
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [12]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$15238
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [13]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$15449
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [14]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$15660
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [15]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$15871
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [16]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$16082
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [17]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$16293
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [18]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$16504
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [19]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$16715
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [20]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$16926
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [21]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$17137
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [22]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$17348
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [23]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$17559
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [24]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$17770
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [25]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$17981
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [26]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$18192
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [27]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$18403
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [28]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$18614
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [29]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$18825
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [30]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19036
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_di_w [31]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19247
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [0]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19458
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [1]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19525
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [2]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19592
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [3]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19659
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [4]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19726
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [5]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19793
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [6]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19860
Latch inferred for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\mem_dm_w [7]' from process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248': $auto$proc_dlatch.cc:427:proc_dlatch$19927
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cpuregs_rs1' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cpuregs_rs2' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_rs' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cpuregs_write' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cpuregs_wrdata' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\clear_prefetched_high_word' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1274$3038'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_out' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1228$3015'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_out_0' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1228$3015'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_ascii_state' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1165$3003'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_opcode' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_ascii_instr' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_imm' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_rs1' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_rs2' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_rd' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\new_ascii_instr' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:684$2736'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_add_sub' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_shl' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_shr' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_eq' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_ltu' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_lts' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_la_wdata' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_la_wstrb' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_rdata_word' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_int_wr' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_int_rd' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_int_wait' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
No latch inferred for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_int_ready' from process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
No latch inferred for signal `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.\wb_rdata_or' from process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:147$2558'.
No latch inferred for signal `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.\wb_or.i' from process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:147$2558'.
No latch inferred for signal `\usb_tx_pkt.\shift_load' from process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:159$1002'.
No latch inferred for signal `\usb_tx_pkt.\state_nxt' from process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:86$984'.
No latch inferred for signal `\usb_rx_pkt.\state_nxt' from process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:117$764'.
No latch inferred for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\irq' from process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:697$2482'.
No latch inferred for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\csr_bus_dout' from process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:442$2425'.
No latch inferred for signal `\top.\wb_rdata[0]' from process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.
No latch inferred for signal `\top.\wb_rdata[1]' from process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.
No latch inferred for signal `\top.\wb_rdata[3]' from process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.
No latch inferred for signal `\top.\wb_rdata[4] [31:16]' from process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.

50.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2203'.
  created $dff cell `$procdff$19994' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199'.
  created $adff cell `$procdff$19995' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2192'.
  created $dff cell `$procdff$19996' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2189'.
  created $adff cell `$procdff$19997' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2186'.
  created $dff cell `$procdff$19998' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2183'.
  created $adff cell `$procdff$19999' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2180'.
  created $dff cell `$procdff$20000' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2178'.
  created $dff cell `$procdff$20001' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2176'.
  created $dff cell `$procdff$20002' with positive edge clock.
Creating register for signal `\sysmgr.\rst_cnt' using process `\sysmgr.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996'.
  created $adff cell `$procdff$20003' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.\state' using process `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3554'.
  created $dff cell `$procdff$20004' with positive edge clock.
Creating register for signal `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.\state' using process `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3546'.
  created $dff cell `$procdff$20005' with positive edge clock.
Creating register for signal `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.\dp_state' using process `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
  created $adff cell `$procdff$20006' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.\dn_state' using process `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
  created $adff cell `$procdff$20007' with positive edge clock and positive level reset.
Creating register for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\sync' using process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:53$3427'.
  created $dff cell `$procdff$20008' with positive edge clock.
Creating register for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\rise' using process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422'.
  created $dff cell `$procdff$20009' with positive edge clock.
Creating register for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\fall' using process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422'.
  created $dff cell `$procdff$20010' with positive edge clock.
Creating register for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\state' using process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80$3418'.
  created $dff cell `$procdff$20011' with positive edge clock.
Creating register for signal `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.\cnt' using process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70$3414'.
  created $dff cell `$procdff$20012' with positive edge clock.
Creating register for signal `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.\addr_r' using process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:73$3247'.
  created $dff cell `$procdff$20013' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\timer' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20014' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\trap' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20015' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20016' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\eoi' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20017' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\trace_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20018' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\trace_data' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20019' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\count_cycle' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20020' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\count_instr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20021' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_pc' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20022' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_next_pc' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20023' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_op1' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20024' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_op2' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20025' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_out' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20026' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\reg_sh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20027' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\irq_delay' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20028' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\irq_active' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20029' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\irq_mask' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20030' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\irq_pending' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20031' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_wordsize' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20032' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_do_prefetch' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20033' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_do_rinst' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20034' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_do_rdata' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20035' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_do_wdata' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20036' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoder_trigger' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20037' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoder_trigger_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20038' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoder_pseudo_trigger' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20039' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20040' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_rs1val' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20041' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_rs2val' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20042' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_rs1val_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20043' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_rs2val_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20044' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cpu_state' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20045' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\irq_state' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20046' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\set_mem_do_rinst' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20047' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\set_mem_do_rdata' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20048' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\set_mem_do_wdata' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20049' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_store' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20050' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_stalu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20051' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_branch' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20052' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_compr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20053' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_trace' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20054' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_is_lu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20055' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_is_lh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20056' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_is_lb' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20057' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\latched_rd' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20058' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\current_pc' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20059' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_timeout' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20060' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\next_irq_pending' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20061' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\do_waitirq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20062' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_out_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20063' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_out_0_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20064' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_wait' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20065' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\alu_wait_2' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
  created $dff cell `$procdff$20066' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\clear_prefetched_high_word_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1272$3037'.
  created $dff cell `$procdff$20067' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\pcpi_insn' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20068' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lui' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20069' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_auipc' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20070' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_jal' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20071' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_jalr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20072' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_beq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20073' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_bne' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20074' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_blt' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20075' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_bge' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20076' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_bltu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20077' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_bgeu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20078' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lb' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20079' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20080' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lw' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20081' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lbu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20082' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_lhu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20083' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sb' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20084' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20085' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sw' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20086' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_addi' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20087' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_slti' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20088' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sltiu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20089' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_xori' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20090' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_ori' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20091' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_andi' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20092' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_slli' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20093' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_srli' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20094' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_srai' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20095' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_add' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20096' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sub' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20097' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sll' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20098' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_slt' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20099' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sltu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20100' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_xor' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20101' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_srl' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20102' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_sra' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20103' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_or' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20104' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_and' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20105' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_rdcycle' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20106' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_rdcycleh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20107' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_rdinstr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20108' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_rdinstrh' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20109' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_ecall_ebreak' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20110' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_getq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20111' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_setq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20112' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_retirq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20113' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_maskirq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20114' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_waitirq' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20115' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\instr_timer' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20116' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_rd' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20117' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_rs1' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20118' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_rs2' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20119' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_imm' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20120' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\decoded_imm_uj' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20121' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\compressed_instr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20122' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_lui_auipc_jal' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20123' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20124' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_slli_srli_srai' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20125' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20126' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_sb_sh_sw' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20127' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_sll_srl_sra' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20128' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20129' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_slti_blt_slt' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20130' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20131' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20132' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_lbu_lhu_lw' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20133' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_alu_reg_imm' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20134' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_alu_reg_reg' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20135' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\is_compare' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
  created $dff cell `$procdff$20136' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_insn_addr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20137' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_ascii_instr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20138' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_insn_imm' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20139' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_insn_opcode' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20140' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_insn_rs1' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20141' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_insn_rs2' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20142' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\q_insn_rd' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20143' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_next' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20144' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\dbg_valid_insn' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20145' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_ascii_instr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20146' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_insn_imm' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20147' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_insn_opcode' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20148' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_insn_rs1' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20149' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_insn_rs2' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20150' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\cached_insn_rd' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
  created $dff cell `$procdff$20151' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20152' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_instr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20153' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_addr' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20154' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_wdata' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20155' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_wstrb' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20156' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_state' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20157' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_la_secondword' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20158' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\prefetched_high_word' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20159' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_16bit_buffer' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
  created $dff cell `$procdff$20160' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\next_insn_opcode' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674'.
  created $dff cell `$procdff$20161' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_rdata_q' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674'.
  created $dff cell `$procdff$20162' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\mem_la_firstword_reg' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666'.
  created $dff cell `$procdff$20163' with positive edge clock.
Creating register for signal `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.\last_mem_valid' using process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666'.
  created $dff cell `$procdff$20164' with positive edge clock.
Creating register for signal `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.\ram_rdy' using process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:91$2555'.
  created $dff cell `$procdff$20165' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.\rdata' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20166' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_ADDR' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20167' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_DATA' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20168' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20169' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_ADDR' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20170' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_DATA' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20171' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20172' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_ADDR' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20173' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_DATA' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20174' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20175' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_ADDR' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20176' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_DATA' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20177' with positive edge clock.
Creating register for signal `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN' using process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
  created $dff cell `$procdff$20178' with positive edge clock.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\wb_now' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149$2496'.
  created $adff cell `$procdff$20179' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\rst_req' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
  created $adff cell `$procdff$20180' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\wb_sel' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
  created $adff cell `$procdff$20181' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\wb_req' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
  created $adff cell `$procdff$20182' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\timer' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109$2488'.
  created $adff cell `$procdff$20183' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.\armed' using process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103$2486'.
  created $adff cell `$procdff$20184' with positive edge clock and positive level reset.
Creating register for signal `\usb_tx_pkt.\pkt_done' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241$1034'.
  created $dff cell `$procdff$20185' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\pkt_data_ack' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241$1034'.
  created $dff cell `$procdff$20186' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\ll_start' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:229$1031'.
  created $dff cell `$procdff$20187' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\crc_in_first' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:202$1025'.
  created $dff cell `$procdff$20188' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\len' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191$1021'.
  created $dff cell `$procdff$20189' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\shift_new_bit' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:182$1015'.
  created $dff cell `$procdff$20190' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\shift_data_crc' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175$1008'.
  created $dff cell `$procdff$20191' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\shift_last_byte' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175$1008'.
  created $dff cell `$procdff$20192' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\shift_data' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170$1006'.
  created $dff cell `$procdff$20193' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\shift_bit' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152$999'.
  created $dff cell `$procdff$20194' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\pid_is_handshake' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:136$987'.
  created $dff cell `$procdff$20195' with positive edge clock.
Creating register for signal `\usb_tx_pkt.\state' using process `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:126$986'.
  created $adff cell `$procdff$20196' with positive edge clock and positive level reset.
Creating register for signal `\usb_tx_ll.\out_active' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:134$983'.
  created $dff cell `$procdff$20197' with positive edge clock.
Creating register for signal `\usb_tx_ll.\out_sym' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981'.
  created $adff cell `$procdff$20198' with positive edge clock and positive level reset.
Creating register for signal `\usb_tx_ll.\ll_ack' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:110$974'.
  created $dff cell `$procdff$20199' with positive edge clock.
Creating register for signal `\usb_tx_ll.\lvl_prev' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:102$969'.
  created $dff cell `$procdff$20200' with positive edge clock.
Creating register for signal `\usb_tx_ll.\bs_cnt' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
  created $adff cell `$procdff$20201' with positive edge clock and positive level reset.
Creating register for signal `\usb_tx_ll.\bs_now' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
  created $adff cell `$procdff$20202' with positive edge clock and positive level reset.
Creating register for signal `\usb_tx_ll.\br_cnt' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79$956'.
  created $dff cell `$procdff$20203' with positive edge clock.
Creating register for signal `\usb_tx_ll.\state' using process `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953'.
  created $adff cell `$procdff$20204' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\pkt_pid' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236$949'.
  created $dff cell `$procdff$20205' with positive edge clock.
Creating register for signal `\usb_trans.\xfer_length' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428$941'.
  created $dff cell `$procdff$20206' with positive edge clock.
Creating register for signal `\usb_trans.\bd_length' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421$938'.
  created $dff cell `$procdff$20207' with positive edge clock.
Creating register for signal `\usb_trans.\addr' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414$932'.
  created $dff cell `$procdff$20208' with positive edge clock.
Creating register for signal `\usb_trans.\txpkt_start_i' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:403$931'.
  created $dff cell `$procdff$20209' with positive edge clock.
Creating register for signal `\usb_trans.\txpkt_pid' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399$928'.
  created $dff cell `$procdff$20210' with positive edge clock.
Creating register for signal `\usb_trans.\cel_state_i' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387$922'.
  created $adff cell `$procdff$20211' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\epfw_issue_wb' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:380$920'.
  created $dff cell `$procdff$20212' with positive edge clock.
Creating register for signal `\usb_trans.\ep_type' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20213' with positive edge clock.
Creating register for signal `\usb_trans.\ep_bd_dual' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20214' with positive edge clock.
Creating register for signal `\usb_trans.\ep_bd_ctrl' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20215' with positive edge clock.
Creating register for signal `\usb_trans.\ep_bd_idx_cur' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20216' with positive edge clock.
Creating register for signal `\usb_trans.\ep_bd_idx_nxt' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20217' with positive edge clock.
Creating register for signal `\usb_trans.\ep_data_toggle' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20218' with positive edge clock.
Creating register for signal `\usb_trans.\bd_state' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
  created $dff cell `$procdff$20219' with positive edge clock.
Creating register for signal `\usb_trans.\epfw_cap_dl' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345$904'.
  created $adff cell `$procdff$20220' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\epfw_state' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899'.
  created $adff cell `$procdff$20221' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\trans_is_setup' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
  created $dff cell `$procdff$20222' with positive edge clock.
Creating register for signal `\usb_trans.\trans_endp' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
  created $dff cell `$procdff$20223' with positive edge clock.
Creating register for signal `\usb_trans.\trans_dir' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
  created $dff cell `$procdff$20224' with positive edge clock.
Creating register for signal `\usb_trans.\trans_cel' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
  created $dff cell `$procdff$20225' with positive edge clock.
Creating register for signal `\usb_trans.\rto_cnt' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888'.
  created $adff cell `$procdff$20226' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\evt' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225$883'.
  created $adff cell `$procdff$20227' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\mc_a_reg' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880'.
  created $dff cell `$procdff$20228' with positive edge clock.
Creating register for signal `\usb_trans.\mc_pc_nxt' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175$871'.
  created $adff cell `$procdff$20229' with positive edge clock and positive level reset.
Creating register for signal `\usb_trans.\mc_rst_n' using process `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162$862'.
  created $adff cell `$procdff$20230' with positive edge clock and positive level reset.
Creating register for signal `\usb_rx_pkt.\pkt_data_stb' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:374$859'.
  created $dff cell `$procdff$20231' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pkt_done_ok' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353$850'.
  created $dff cell `$procdff$20232' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pkt_done_err' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353$850'.
  created $dff cell `$procdff$20233' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pkt_start' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:349$848'.
  created $dff cell `$procdff$20234' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\token_data [10:8]' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340$845'.
  created $dff cell `$procdff$20235' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\token_data [7:0]' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336$842'.
  created $dff cell `$procdff$20236' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
  created $dff cell `$procdff$20237' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_is_sof' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
  created $dff cell `$procdff$20238' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_is_token' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
  created $dff cell `$procdff$20239' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_is_data' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
  created $dff cell `$procdff$20240' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_is_handshake' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
  created $dff cell `$procdff$20241' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_cap_r' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:318$824'.
  created $dff cell `$procdff$20242' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\pid_valid' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:304$803'.
  created $dff cell `$procdff$20243' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\crc5_ok' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799'.
  created $dff cell `$procdff$20244' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\crc16_ok' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799'.
  created $dff cell `$procdff$20245' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\crc_cap' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:284$798'.
  created $dff cell `$procdff$20246' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\crc_in_first' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244$796'.
  created $dff cell `$procdff$20247' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\bit_eop_ok' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230$793'.
  created $dff cell `$procdff$20248' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\bit_cnt' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220$790'.
  created $dff cell `$procdff$20249' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\data' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215$789'.
  created $dff cell `$procdff$20250' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\state_prev_idle' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198$781'.
  created $dff cell `$procdff$20251' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\state_prev_error' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198$781'.
  created $dff cell `$procdff$20252' with positive edge clock.
Creating register for signal `\usb_rx_pkt.\state' using process `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:188$780'.
  created $adff cell `$procdff$20253' with positive edge clock and positive level reset.
Creating register for signal `\usb_rx_ll.\dec_bs_skip_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:181$761'.
  created $dff cell `$procdff$20254' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_rep_state_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759'.
  created $dff cell `$procdff$20255' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_sync_state_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137$758'.
  created $dff cell `$procdff$20256' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_eop_state_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124$757'.
  created $dff cell `$procdff$20257' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_valid_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:120$756'.
  created $dff cell `$procdff$20258' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_sym_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111$749'.
  created $dff cell `$procdff$20259' with positive edge clock.
Creating register for signal `\usb_rx_ll.\dec_bit_1' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111$749'.
  created $dff cell `$procdff$20260' with positive edge clock.
Creating register for signal `\usb_rx_ll.\samp_valid_0' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:97$742'.
  created $dff cell `$procdff$20261' with positive edge clock.
Creating register for signal `\usb_rx_ll.\samp_cnt' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741'.
  created $dff cell `$procdff$20262' with positive edge clock.
Creating register for signal `\usb_rx_ll.\samp_active' using process `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67$731'.
  created $adff cell `$procdff$20263' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\genblk1.evt_cnt' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536$2478'.
  created $adff cell `$procdff$20264' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\sof_pending' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:656$2473'.
  created $dff cell `$procdff$20265' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\sof_ind' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:653$2471'.
  created $dff cell `$procdff$20266' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\pad_pu' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643$2470'.
  created $dff cell `$procdff$20267' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\rst_pending' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636$2466'.
  created $adff cell `$procdff$20268' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\timeout_reset' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628$2462'.
  created $dff cell `$procdff$20269' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\timeout_suspend' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619$2458'.
  created $dff cell `$procdff$20270' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\eps_bus_ack_wait' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514$2444'.
  created $adff cell `$procdff$20271' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\eps_bus_req_ok_dly' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510$2441'.
  created $dff cell `$procdff$20272' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\eps_bus_read' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
  created $dff cell `$procdff$20273' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\eps_bus_write' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
  created $dff cell `$procdff$20274' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\eps_bus_req' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
  created $dff cell `$procdff$20275' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cr_pu_ena' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
  created $adff cell `$procdff$20276' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cr_cel_ena' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
  created $adff cell `$procdff$20277' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cr_addr_chk' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
  created $adff cell `$procdff$20278' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cr_addr' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
  created $adff cell `$procdff$20279' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cel_rel' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20280' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\csr_bus_req' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20281' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\cr_bus_we' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20282' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\ir_bus_we' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20283' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\evt_rd_ack' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20284' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\rst_clear' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20285' with positive edge clock.
Creating register for signal `$paramod\usb\EPDW=s32'00000000000000000000000000100000.\sof_clear' using process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
  created $dff cell `$procdff$20286' with positive edge clock.
Creating register for signal `\usb_ep_status.\s_dout_3' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80$727'.
  created $dff cell `$procdff$20287' with positive edge clock.
Creating register for signal `\usb_ep_status.\p_dout_3' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76$725'.
  created $dff cell `$procdff$20288' with positive edge clock.
Creating register for signal `\usb_ep_status.\p_read_2' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
  created $dff cell `$procdff$20289' with positive edge clock.
Creating register for signal `\usb_ep_status.\p_zero_2' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
  created $dff cell `$procdff$20290' with positive edge clock.
Creating register for signal `\usb_ep_status.\s_read_2' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
  created $dff cell `$procdff$20291' with positive edge clock.
Creating register for signal `\usb_ep_status.\s_zero_2' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
  created $dff cell `$procdff$20292' with positive edge clock.
Creating register for signal `\usb_ep_status.\addr_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20293' with positive edge clock.
Creating register for signal `\usb_ep_status.\din_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20294' with positive edge clock.
Creating register for signal `\usb_ep_status.\we_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20295' with positive edge clock.
Creating register for signal `\usb_ep_status.\p_read_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20296' with positive edge clock.
Creating register for signal `\usb_ep_status.\p_zero_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20297' with positive edge clock.
Creating register for signal `\usb_ep_status.\s_read_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20298' with positive edge clock.
Creating register for signal `\usb_ep_status.\s_zero_1' using process `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
  created $dff cell `$procdff$20299' with positive edge clock.
Creating register for signal `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.\m_cyc_i' using process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99$2403'.
  created $adff cell `$procdff$20300' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.\s_cyc_d' using process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83$2399'.
  created $dff cell `$procdff$20301' with positive edge clock.
Creating register for signal `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.\s_ack_d' using process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83$2399'.
  created $dff cell `$procdff$20302' with positive edge clock.
Creating register for signal `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.\s_rdata' using process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73$2396'.
  created $dff cell `$procdff$20303' with positive edge clock.
Creating register for signal `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.\m_rdata_i' using process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68$2395'.
  created $dff cell `$procdff$20304' with positive edge clock.
Creating register for signal `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.\ack_i' using process `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51$2392'.
  created $adff cell `$procdff$20305' with positive edge clock and positive level reset.
Creating register for signal `\xclk_strobe.\out_stb' using process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40$564'.
  created $adff cell `$procdff$20306' with positive edge clock and positive level reset.
Creating register for signal `\xclk_strobe.\dst' using process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34$563'.
  created $adff cell `$procdff$20307' with positive edge clock and positive level reset.
Creating register for signal `\xclk_strobe.\src' using process `\xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28$561'.
  created $adff cell `$procdff$20308' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248'.
  created $adff cell `$procdff$20309' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2241'.
  created $dff cell `$procdff$20310' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237'.
  created $adff cell `$procdff$20311' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2230'.
  created $dff cell `$procdff$20312' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2227'.
  created $adff cell `$procdff$20313' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2224'.
  created $dff cell `$procdff$20314' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2221'.
  created $adff cell `$procdff$20315' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2218'.
  created $dff cell `$procdff$20316' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2216'.
  created $dff cell `$procdff$20317' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2214'.
  created $dff cell `$procdff$20318' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210'.
  created $adff cell `$procdff$20319' with positive edge clock and positive level reset.
Creating register for signal `\top.\rgb_ack' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:352$10'.
  created $dff cell `$procdff$20320' with positive edge clock.
Creating register for signal `\top.\led_ena' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
  created $adff cell `$procdff$20321' with positive edge clock and positive level reset.
Creating register for signal `\top.\led_off' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
  created $adff cell `$procdff$20322' with positive edge clock and positive level reset.
Creating register for signal `\top.\led_on' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
  created $adff cell `$procdff$20323' with positive edge clock and positive level reset.
Creating register for signal `\top.\boot_now' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.
  created $adff cell `$procdff$20324' with positive edge clock and positive level reset.
Creating register for signal `\top.\boot_sel' using process `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.
  created $adff cell `$procdff$20325' with positive edge clock and positive level reset.

50.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

50.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2209'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2203'.
Removing empty process `SB_DFFESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2203'.
Removing empty process `SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2202'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199'.
Removing empty process `SB_DFFER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2199'.
Removing empty process `SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2198'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2192'.
Removing empty process `SB_DFFESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2192'.
Removing empty process `SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2191'.
Removing empty process `SB_DFFS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2189'.
Removing empty process `SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2188'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2186'.
Removing empty process `SB_DFFSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2186'.
Removing empty process `SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2185'.
Removing empty process `SB_DFFR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2183'.
Removing empty process `SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2182'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2180'.
Removing empty process `SB_DFFSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2180'.
Removing empty process `SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2179'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2178'.
Removing empty process `SB_DFFE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2178'.
Removing empty process `SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2177'.
Removing empty process `SB_DFF.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2176'.
Removing empty process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3570'.
Removing empty process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3566'.
Removing empty process `$paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:0$3562'.
Found and cleaned up 1 empty switch in `\sysmgr.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996'.
Removing empty process `sysmgr.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76$1996'.
Found and cleaned up 1 empty switch in `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3554'.
Removing empty process `$paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3554'.
Found and cleaned up 1 empty switch in `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3546'.
Removing empty process `$paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40$3546'.
Found and cleaned up 2 empty switches in `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
Removing empty process `$paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81$3538'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3679'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3675'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3671'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3667'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3663'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3659'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3655'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3651'.
Removing empty process `$paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3647'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3624'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3620'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3616'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3612'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3608'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3604'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3600'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3596'.
Removing empty process `$paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:0$3592'.
Removing empty process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:53$3427'.
Found and cleaned up 1 empty switch in `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422'.
Removing empty process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95$3422'.
Found and cleaned up 3 empty switches in `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80$3418'.
Removing empty process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80$3418'.
Found and cleaned up 1 empty switch in `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70$3414'.
Removing empty process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70$3414'.
Found and cleaned up 2 empty switches in `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:60$3406'.
Removing empty process `$paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:60$3406'.
Removing empty process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:0$3404'.
Found and cleaned up 16 empty switches in `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
Removing empty process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:81$3248'.
Found and cleaned up 1 empty switch in `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:73$3247'.
Removing empty process `$paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:73$3247'.
Found and cleaned up 55 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375$3071'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1360$3057'.
Found and cleaned up 2 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1288$3043'.
Found and cleaned up 2 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1274$3038'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1274$3038'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1272$3037'.
Found and cleaned up 2 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1228$3015'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1228$3015'.
Found and cleaned up 8 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1165$3003'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1165$3003'.
Found and cleaned up 22 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840$2743'.
Found and cleaned up 3 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:791$2741'.
Found and cleaned up 5 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:760$2737'.
Found and cleaned up 47 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:684$2736'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:684$2736'.
Found and cleaned up 16 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549$2712'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1218$3236'.
Found and cleaned up 19 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414$2674'.
Found and cleaned up 3 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:385$2671'.
Found and cleaned up 2 empty switches in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:374$2666'.
Found and cleaned up 1 empty switch in `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
Removing empty process `$paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:309$2592'.
Removing empty process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:147$2558'.
Removing empty process `$paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:91$2555'.
Found and cleaned up 4 empty switches in `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
Removing empty process `$paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:30$2501'.
Removing empty process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149$2496'.
Found and cleaned up 2 empty switches in `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
Removing empty process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120$2492'.
Removing empty process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109$2488'.
Removing empty process `$paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103$2486'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241$1034'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:229$1031'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:202$1025'.
Found and cleaned up 1 empty switch in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191$1021'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191$1021'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:182$1015'.
Found and cleaned up 1 empty switch in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175$1008'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175$1008'.
Found and cleaned up 1 empty switch in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170$1006'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170$1006'.
Found and cleaned up 1 empty switch in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:159$1002'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:159$1002'.
Found and cleaned up 1 empty switch in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152$999'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152$999'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:136$987'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:126$986'.
Found and cleaned up 8 empty switches in `\usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:86$984'.
Removing empty process `usb_tx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:86$984'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:134$983'.
Found and cleaned up 2 empty switches in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117$981'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:110$974'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:102$969'.
Found and cleaned up 1 empty switch in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89$959'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79$956'.
Found and cleaned up 4 empty switches in `\usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953'.
Removing empty process `usb_tx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58$953'.
Found and cleaned up 2 empty switches in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236$949'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236$949'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428$941'.
Found and cleaned up 1 empty switch in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421$938'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421$938'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414$932'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:403$931'.
Found and cleaned up 1 empty switch in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399$928'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399$928'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387$922'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:380$920'.
Found and cleaned up 2 empty switches in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356$907'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345$904'.
Found and cleaned up 4 empty switches in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293$899'.
Found and cleaned up 1 empty switch in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282$895'.
Found and cleaned up 1 empty switch in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249$888'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225$883'.
Found and cleaned up 2 empty switches in `\usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210$880'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175$871'.
Removing empty process `usb_trans.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162$862'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:374$859'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353$850'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:349$848'.
Found and cleaned up 1 empty switch in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340$845'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340$845'.
Found and cleaned up 1 empty switch in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336$842'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336$842'.
Found and cleaned up 1 empty switch in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322$825'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:318$824'.
Found and cleaned up 1 empty switch in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:304$803'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:304$803'.
Found and cleaned up 2 empty switches in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287$799'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:284$798'.
Found and cleaned up 2 empty switches in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244$796'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244$796'.
Found and cleaned up 2 empty switches in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230$793'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230$793'.
Found and cleaned up 2 empty switches in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220$790'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220$790'.
Found and cleaned up 1 empty switch in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215$789'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215$789'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198$781'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:188$780'.
Found and cleaned up 18 empty switches in `\usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:117$764'.
Removing empty process `usb_rx_pkt.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:117$764'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:49$763'.
Found and cleaned up 1 empty switch in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:181$761'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:181$761'.
Found and cleaned up 3 empty switches in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160$759'.
Found and cleaned up 3 empty switches in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137$758'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137$758'.
Found and cleaned up 2 empty switches in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124$757'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124$757'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:120$756'.
Found and cleaned up 1 empty switch in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111$749'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111$749'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:97$742'.
Found and cleaned up 2 empty switches in `\usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77$741'.
Removing empty process `usb_rx_ll.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67$731'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536$2478'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:656$2473'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:653$2471'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643$2470'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643$2470'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636$2466'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628$2462'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628$2462'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619$2458'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619$2458'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514$2444'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510$2441'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491$2431'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:697$2482'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458$2429'.
Found and cleaned up 2 empty switches in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:442$2425'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:442$2425'.
Found and cleaned up 1 empty switch in `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
Removing empty process `$paramod\usb\EPDW=s32'00000000000000000000000000100000.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399$2407'.
Found and cleaned up 1 empty switch in `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80$727'.
Removing empty process `usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80$727'.
Found and cleaned up 1 empty switch in `\usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76$725'.
Removing empty process `usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76$725'.
Removing empty process `usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67$722'.
Removing empty process `usb_ep_status.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55$714'.
Removing empty process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99$2403'.
Removing empty process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83$2399'.
Found and cleaned up 1 empty switch in `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73$2396'.
Removing empty process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73$2396'.
Found and cleaned up 1 empty switch in `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68$2395'.
Removing empty process `$paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68$2395'.
Removing empty process `$paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51$2392'.
Removing empty process `xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40$564'.
Removing empty process `xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34$563'.
Removing empty process `xclk_strobe.$proc$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28$561'.
Removing empty process `SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2251'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248'.
Removing empty process `SB_DFFNES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2248'.
Removing empty process `SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2247'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2241'.
Removing empty process `SB_DFFNESS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2241'.
Removing empty process `SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2240'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237'.
Removing empty process `SB_DFFNER.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2237'.
Removing empty process `SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2236'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2230'.
Removing empty process `SB_DFFNESR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2230'.
Removing empty process `SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2229'.
Removing empty process `SB_DFFNS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2227'.
Removing empty process `SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2226'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2224'.
Removing empty process `SB_DFFNSS.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2224'.
Removing empty process `SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2223'.
Removing empty process `SB_DFFNR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2221'.
Removing empty process `SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2220'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2218'.
Removing empty process `SB_DFFNSR.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2218'.
Removing empty process `SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2217'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2216'.
Removing empty process `SB_DFFNE.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2216'.
Removing empty process `SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2215'.
Removing empty process `SB_DFFN.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2214'.
Removing empty process `SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2213'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210'.
Removing empty process `SB_DFFES.$proc$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2210'.
Removing empty process `top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:0$13'.
Removing empty process `top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:352$10'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
Removing empty process `top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:241$6'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.
Removing empty process `top.$proc$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232$2'.
Cleaned up 331 empty switches.

50.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.
Optimizing module sysmgr.
<suppressed ~1 debug messages>
Optimizing module $paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.
<suppressed ~1 debug messages>
Optimizing module $paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.
<suppressed ~1 debug messages>
Optimizing module $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.
<suppressed ~2 debug messages>
Optimizing module picorv32_ice40_regs.
Optimizing module $paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.
Optimizing module $paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.
Optimizing module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
<suppressed ~6 debug messages>
Optimizing module $paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.
<suppressed ~4887 debug messages>
Optimizing module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
<suppressed ~850 debug messages>
Optimizing module $paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.
<suppressed ~2 debug messages>
Optimizing module $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.
Optimizing module $paramod\soc_spram\AW=s32'00000000000000000000000000001110.
Optimizing module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
<suppressed ~4 debug messages>
Optimizing module $paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb.
Optimizing module usb_tx_pkt.
<suppressed ~3 debug messages>
Optimizing module usb_tx_ll.
<suppressed ~4 debug messages>
Optimizing module usb_trans.
<suppressed ~2 debug messages>
Optimizing module usb_rx_pkt.
<suppressed ~7 debug messages>
Optimizing module usb_rx_ll.
<suppressed ~8 debug messages>
Optimizing module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
<suppressed ~5 debug messages>
Optimizing module usb_ep_status.
Optimizing module $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.
Optimizing module $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.
Optimizing module xclk_strobe.
Optimizing module top.
<suppressed ~1 debug messages>

50.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$976e04a84452cddee7196772089488b3845dd3b5\ice40_ebr.
Deleting now unused module sysmgr.
Deleting now unused module $paramod$5382a79b1ac82115d64ffad2a40d08109a0dce59\usb_crc.
Deleting now unused module $paramod$72fe109efccae5855308f7eb729fe819dba154e2\usb_crc.
Deleting now unused module $paramod\usb_phy\TARGET=t40'0100100101000011010001010011010000110000.
Deleting now unused module picorv32_ice40_regs.
Deleting now unused module $paramod$71965cc152cdfdf4624739a28d8eb46dbc6e0fb0\usb_ep_buf.
Deleting now unused module $paramod$259ec04dcd6633b10864a2d99fcde57aee450ced\usb_ep_buf.
Deleting now unused module $paramod$53a533e470578bfa6ccd16f4a936290e2310a9c1\glitch_filter.
Deleting now unused module $paramod$9febc798f0ace58d1e05d1c8fc5ca0bae9faad8b\ice40_spram_gen.
Deleting now unused module $paramod$75428fa9b55587e5fe07d3e86745115f9346f3e4\picorv32.
Deleting now unused module $paramod$db93309f39ba1464a01a7e6c381e175fd8070609\soc_picorv32_bridge.
Deleting now unused module $paramod$1dcd42936247425ac48a000e026aca123353842c\soc_bram.
Deleting now unused module $paramod\soc_spram\AW=s32'00000000000000000000000000001110.
Deleting now unused module $paramod$4ae7ba699f0a33304b83c808d44154765d6f993d\dfu_helper.
Deleting now unused module $paramod$cbc41fe2275691e2f60bab518a16cbdb7ccc7e35\ice40_spi_wb.
Deleting now unused module usb_tx_pkt.
Deleting now unused module usb_tx_ll.
Deleting now unused module usb_trans.
Deleting now unused module usb_rx_pkt.
Deleting now unused module usb_rx_ll.
Deleting now unused module $paramod\usb\EPDW=s32'00000000000000000000000000100000.
Deleting now unused module usb_ep_status.
Deleting now unused module $paramod$c04f8baba53fd9afa95d7b607e1de1090e52c31c\xclk_wb.
Deleting now unused module $paramod$b244e92f9207f23cc82b95704d580d57496f8d5b\wb_epbuf.
Deleting now unused module xclk_strobe.
<suppressed ~31 debug messages>

50.5. Executing TRIBUF pass.

50.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port top.spi_cs_n to output.

50.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~104 debug messages>

50.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 867 unused cells and 7957 unused wires.
<suppressed ~963 debug messages>

50.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

50.10. Executing OPT pass (performing simple optimizations).

50.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~921 debug messages>
Removed a total of 307 cells.

50.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\dfu_helper_I.$procmux$12387: \dfu_helper_I.wb_req -> 1'1
      Replacing known input bits on port B of cell $flatten\sys_mgr_I.$procmux$3704: \sys_mgr_I.rst_cnt -> { 1'1 \sys_mgr_I.rst_cnt [2:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$10024.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$10037.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$10050.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$10089.
    dead port 1/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 2/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 3/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 4/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 5/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 6/7 on $pmux $flatten\cpu_I.$procmux$10287.
    dead port 1/5 on $pmux $flatten\cpu_I.$procmux$10294.
    dead port 2/5 on $pmux $flatten\cpu_I.$procmux$10294.
    dead port 3/5 on $pmux $flatten\cpu_I.$procmux$10294.
    dead port 4/5 on $pmux $flatten\cpu_I.$procmux$10294.
    dead port 5/5 on $pmux $flatten\cpu_I.$procmux$10294.
    dead port 4/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 5/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 6/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 7/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 8/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 10/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 11/12 on $pmux $flatten\cpu_I.$procmux$10327.
    dead port 1/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 2/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 3/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 4/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 5/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 6/7 on $pmux $flatten\cpu_I.$procmux$10532.
    dead port 3/4 on $pmux $flatten\cpu_I.$procmux$10596.
    dead port 4/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 5/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 6/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 7/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 8/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 10/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 11/12 on $pmux $flatten\cpu_I.$procmux$10615.
    dead port 3/4 on $pmux $flatten\cpu_I.$procmux$10797.
    dead port 4/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 5/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 6/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 7/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 8/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 10/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 11/12 on $pmux $flatten\cpu_I.$procmux$10813.
    dead port 4/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 5/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 6/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 7/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 8/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 10/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 11/12 on $pmux $flatten\cpu_I.$procmux$10977.
    dead port 1/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 2/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 3/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 4/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 5/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 7/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 8/9 on $pmux $flatten\cpu_I.$procmux$11030.
    dead port 1/5 on $pmux $flatten\cpu_I.$procmux$11147.
    dead port 2/5 on $pmux $flatten\cpu_I.$procmux$11147.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$11152.
    dead port 1/5 on $pmux $flatten\cpu_I.$procmux$11156.
    dead port 2/5 on $pmux $flatten\cpu_I.$procmux$11156.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$11161.
    dead port 1/8 on $pmux $flatten\cpu_I.$procmux$11176.
    dead port 2/8 on $pmux $flatten\cpu_I.$procmux$11176.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$12307.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$12314.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9699.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9705.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9708.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9720.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9727.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9730.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9743.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9755.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9758.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9767.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9770.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9778.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9780.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9783.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9844.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9846.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9849.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9931.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9936.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9939.
    dead port 2/2 on $mux $flatten\cpu_I.$procmux$9978.
    dead port 1/2 on $mux $flatten\cpu_I.$procmux$9981.
    dead port 1/3 on $pmux $flatten\cpu_I.$procmux$9992.
    dead port 1/2 on $mux $flatten\dfu_helper_I.\btn_flt_I.$procmux$3766.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3824.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3824.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3824.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3824.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3837.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3837.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3837.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3837.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3852.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3852.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3852.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3852.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3869.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3869.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3869.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3869.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3888.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3888.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3888.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3888.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3909.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3909.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3909.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3909.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3932.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3932.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3932.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3932.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3957.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3957.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3957.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3957.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3984.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3984.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3984.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$3984.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4013.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4013.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4013.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4013.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4044.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4044.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4044.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4044.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4077.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4077.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4077.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4077.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4112.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4112.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4112.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4152.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4152.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4152.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4152.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4162.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4162.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4162.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4162.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4176.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4176.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4176.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4176.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4192.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4192.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4192.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4192.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4212.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4212.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4212.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4212.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4236.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4236.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4236.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4236.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4264.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4264.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4264.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4264.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4296.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4296.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4296.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4296.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$4332.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$4332.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4339.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4339.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4339.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4339.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4350.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4350.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4350.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4350.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4372.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4372.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4372.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4372.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4406.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4406.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4406.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4406.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4436.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4436.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4436.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4436.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4448.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4448.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4448.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4448.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4466.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4466.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4466.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4466.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4474.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4474.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4474.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4474.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4500.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4500.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4500.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4500.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4558.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4558.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4558.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4558.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4558.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4571.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4571.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4571.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4571.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4586.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4586.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4586.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4586.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4603.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4603.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4603.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4603.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4622.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4622.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4622.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4622.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4643.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4643.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4643.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4643.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4666.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4666.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4666.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4666.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4691.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4691.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4691.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4691.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4718.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4718.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4718.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4718.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4747.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4747.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4747.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4747.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4778.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4778.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4778.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4778.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4811.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4811.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4811.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4811.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4846.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4846.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$4846.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4886.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4886.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4886.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4886.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4886.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4896.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4896.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4896.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4896.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4910.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4910.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4910.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4910.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4926.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4926.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4926.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4926.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4946.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4946.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4946.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4946.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4970.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4970.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4970.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4970.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4998.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4998.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4998.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$4998.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5030.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5030.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5030.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5030.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$5066.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$5066.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5073.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5073.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5073.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5073.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5073.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5084.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5084.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5084.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5084.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5106.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5106.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5106.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5106.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5140.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5140.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5140.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5140.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5170.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5170.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5170.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5170.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5182.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5182.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5182.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5182.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5200.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5200.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5200.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5200.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5208.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5208.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5208.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5208.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5208.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5234.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5234.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5234.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5234.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5292.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5292.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5292.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5292.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5292.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5305.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5305.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5305.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5305.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5320.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5320.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5320.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5320.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5337.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5337.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5337.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5337.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5356.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5356.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5356.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5356.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5377.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5377.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5377.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5377.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5400.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5400.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5400.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5400.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5400.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5425.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5425.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5425.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5425.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5425.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5452.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5452.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5452.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5452.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5481.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5481.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5481.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5481.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5512.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5512.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5512.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5512.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5545.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5545.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5545.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5545.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$5580.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$5580.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$5580.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5620.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5620.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5620.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5620.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5620.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5630.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5630.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5630.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5630.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5644.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5644.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5644.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5644.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5660.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5660.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5660.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5660.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5680.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5680.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5680.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5680.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5704.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5704.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5704.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5704.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5704.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5732.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5732.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5732.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5732.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5764.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5764.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5764.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5764.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$5800.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$5800.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5807.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5807.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5807.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5807.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5807.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5818.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5818.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5818.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5818.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5840.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5840.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5840.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5840.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5840.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5874.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5874.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5874.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5874.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5904.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5904.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5904.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5904.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5916.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5916.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5916.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5916.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5934.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5934.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5934.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5934.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5942.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5942.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5942.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5942.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5942.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5968.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5968.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5968.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$5968.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6026.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6026.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6026.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6026.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6026.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6039.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6039.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6039.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6039.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6039.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6054.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6054.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6054.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6054.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6071.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6071.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6071.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6071.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6090.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6090.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6090.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6090.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6111.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6111.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6111.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6111.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6134.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6134.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6134.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6134.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6134.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6159.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6159.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6159.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6159.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6159.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6186.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6186.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6186.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6186.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6215.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6215.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6215.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6215.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6246.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6246.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6246.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6246.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6279.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6279.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6279.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6279.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$6314.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$6314.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$6314.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6354.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6354.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6354.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6354.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6354.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6364.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6364.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6364.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6364.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6364.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6378.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6378.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6378.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6378.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6394.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6394.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6394.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6394.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6414.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6414.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6414.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6414.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6438.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6438.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6438.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6438.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6438.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6466.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6466.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6466.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6466.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6498.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6498.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6498.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6498.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$6534.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$6534.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6541.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6541.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6541.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6541.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6541.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6552.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6552.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6552.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6552.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6552.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6574.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6574.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6574.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6574.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6574.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6608.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6608.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6608.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6608.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6638.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6638.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6638.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6638.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6650.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6650.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6650.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6650.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6650.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6668.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6668.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6668.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6668.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6676.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6676.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6676.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6676.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6676.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6702.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6702.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6702.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6702.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6760.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6760.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6760.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6760.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6760.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6773.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6773.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6773.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6773.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6773.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6788.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6788.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6788.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6788.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6805.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6805.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6805.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6805.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6824.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6824.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6824.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6824.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6845.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6845.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6845.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6845.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6868.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6868.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6868.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6868.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6868.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6893.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6893.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6893.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6893.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6893.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6920.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6920.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6920.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6920.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6920.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6949.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6949.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6949.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6949.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6949.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6980.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6980.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6980.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$6980.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7013.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7013.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7013.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7013.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7048.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7048.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7048.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7088.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7088.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7088.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7088.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7088.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7098.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7098.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7098.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7098.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7098.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7112.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7112.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7112.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7112.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7128.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7128.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7128.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7128.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7148.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7148.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7148.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7148.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7172.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7172.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7172.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7172.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7172.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7200.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7200.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7200.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7200.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7200.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7232.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7232.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7232.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7232.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$7268.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$7268.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7275.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7275.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7275.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7275.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7275.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7286.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7286.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7286.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7286.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7286.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7308.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7308.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7308.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7308.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7308.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7342.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7342.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7342.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7342.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7372.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7372.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7372.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7372.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7384.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7384.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7384.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7384.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7384.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7402.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7402.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7402.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7402.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7410.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7410.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7410.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7410.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7410.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7436.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7436.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7436.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7436.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7436.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7494.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7494.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7494.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7494.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7494.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7507.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7507.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7507.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7507.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7507.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7522.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7522.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7522.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7522.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7522.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7539.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7539.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7539.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7539.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7539.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7558.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7558.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7558.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7558.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7579.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7579.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7579.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7579.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7602.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7602.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7602.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7602.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7602.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7627.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7627.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7627.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7627.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7627.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7654.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7654.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7654.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7654.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7654.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7683.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7683.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7683.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7683.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7683.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7714.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7714.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7714.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7714.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7747.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7747.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7747.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7747.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7782.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7782.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$7782.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7822.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7822.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7822.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7822.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7822.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7832.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7832.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7832.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7832.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7832.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7846.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7846.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7846.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7846.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7846.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7862.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7862.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7862.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7862.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7862.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7882.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7882.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7882.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7882.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7906.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7906.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7906.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7906.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7906.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7934.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7934.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7934.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7934.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7934.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7966.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7966.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7966.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$7966.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$8002.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$8002.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8009.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8009.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8009.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8009.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8009.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8020.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8020.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8020.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8020.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8020.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8042.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8042.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8042.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8042.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8042.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8076.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8076.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8076.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8076.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8106.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8106.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8106.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8106.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8118.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8118.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8118.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8118.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8118.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8136.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8136.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8136.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8136.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8144.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8144.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8144.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8144.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8144.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8170.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8170.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8170.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8170.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8170.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8228.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8228.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8228.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8228.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8228.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8241.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8241.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8241.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8241.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8241.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8256.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8256.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8256.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8256.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8256.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8273.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8273.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8273.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8273.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8273.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8292.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8292.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8292.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8292.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8313.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8313.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8313.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8313.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8336.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8336.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8336.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8336.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8336.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8361.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8361.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8361.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8361.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8361.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8388.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8388.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8388.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8388.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8388.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8417.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8417.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8417.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8417.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8417.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8448.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8448.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8448.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8448.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8448.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8481.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8481.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8481.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8481.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8481.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$8516.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$8516.
    dead port 3/4 on $pmux $flatten\spram_I.\spram_I.$procmux$8516.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8556.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8556.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8556.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8556.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8556.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8566.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8566.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8566.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8566.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8566.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8580.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8580.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8580.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8580.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8580.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8596.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8596.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8596.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8596.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8596.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8616.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8616.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8616.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8616.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8640.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8640.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8640.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8640.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8640.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8668.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8668.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8668.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8668.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8668.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8700.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8700.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8700.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8700.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8700.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$8736.
    dead port 2/3 on $pmux $flatten\spram_I.\spram_I.$procmux$8736.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8743.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8743.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8743.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8743.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8743.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8754.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8754.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8754.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8754.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8754.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8776.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8776.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8776.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8776.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8776.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8810.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8810.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8810.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8810.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8840.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8840.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8840.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8840.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8840.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8852.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8852.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8852.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8852.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8852.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8870.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8870.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8870.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8870.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8878.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8878.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8878.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8878.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8878.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8904.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8904.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8904.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8904.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8904.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8962.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8962.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8962.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8962.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8962.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8975.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8975.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8975.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8975.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8975.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8990.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8990.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8990.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8990.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$8990.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9007.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9007.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9007.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9007.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9007.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9026.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9026.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9026.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9026.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9026.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9047.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9047.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9047.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9047.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9047.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9070.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9070.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9070.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9070.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9070.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9095.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9095.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9095.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9095.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9095.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9122.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9122.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9122.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9122.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9122.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9151.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9151.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9151.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9151.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9151.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9182.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9182.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9182.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9182.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9182.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9215.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9215.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9215.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9215.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9215.
    dead port 1/4 on $pmux $flatten\spram_I.\spram_I.$procmux$9250.
    dead port 2/4 on $pmux $flatten\spram_I.\spram_I.$procmux$9250.
    dead port 4/4 on $pmux $flatten\spram_I.\spram_I.$procmux$9250.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9290.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9290.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9290.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9290.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9290.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9300.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9300.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9300.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9300.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9300.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9314.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9314.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9314.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9314.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9314.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9330.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9330.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9330.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9330.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9330.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9350.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9350.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9350.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9350.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9350.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9374.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9374.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9374.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9374.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9374.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9402.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9402.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9402.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9402.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9402.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9434.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9434.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9434.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9434.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9434.
    dead port 1/3 on $pmux $flatten\spram_I.\spram_I.$procmux$9470.
    dead port 3/3 on $pmux $flatten\spram_I.\spram_I.$procmux$9470.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9477.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9477.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9477.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9477.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9477.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9488.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9488.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9488.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9488.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9488.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9510.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9510.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9510.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9510.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9510.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9544.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9544.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9544.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9544.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9574.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9574.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9574.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9574.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9574.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9586.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9586.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9586.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9586.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9586.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9604.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9604.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9604.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9604.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9604.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9612.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9612.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9612.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9612.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9612.
    dead port 1/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9638.
    dead port 2/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9638.
    dead port 3/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9638.
    dead port 4/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9638.
    dead port 5/5 on $pmux $flatten\spram_I.\spram_I.$procmux$9638.
    dead port 2/2 on $mux $flatten\usb_I.$procmux$12925.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12628.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12630.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12632.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12639.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12641.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12647.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12655.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12657.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12664.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12673.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12675.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12683.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12693.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12695.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12704.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12714.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12727.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12730.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12733.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12735.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12737.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12750.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12753.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12755.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12757.
    dead port 1/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12770.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12772.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12774.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12786.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12788.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12799.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12811.
    dead port 2/2 on $mux $flatten\usb_I.\rx_pkt_I.$procmux$12824.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12419.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12426.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12434.
    dead port 1/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12445.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12447.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12449.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12459.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12461.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12470.
    dead port 2/2 on $mux $flatten\usb_I.\tx_pkt_I.$procmux$12481.
Removed 1216 multiplexer ports.
<suppressed ~272 debug messages>

50.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $mux cell $flatten\cpu_I.$procmux$9696: { }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$9715: { }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$9733: $auto$opt_reduce.cc:134:opt_mux$20333
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10014: { $flatten\cpu_I.$procmux$10016_CMP $auto$opt_reduce.cc:134:opt_mux$20335 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10027: { $auto$opt_reduce.cc:134:opt_mux$20337 $flatten\cpu_I.$procmux$10015_CMP }
    Consolidated identical input bits for $mux cell $flatten\bram_I.$procmux$12367:
      Old ports: A=0, B=65280, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507
      New ports: A=1'0, B=1'1, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8]
      New connections: { $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [31:9] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [7:0] } = { 16'0000000000000000 $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\bram_I.$procmux$12376:
      Old ports: A=0, B=255, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504
      New ports: A=1'0, B=1'1, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0]
      New connections: $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [31:1] = { 24'000000000000000000000000 $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504 [0] }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10040: { $flatten\cpu_I.$procmux$10018_CMP $auto$opt_reduce.cc:134:opt_mux$20339 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10267: { $flatten\cpu_I.$procmux$10018_CMP $flatten\cpu_I.$procmux$10017_CMP $flatten\cpu_I.$procmux$10015_CMP }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10327: { \cpu_I.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_mux$20341 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10369: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$procmux$10018_CMP }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10466: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$procmux$10018_CMP }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10509: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$procmux$10018_CMP $auto$opt_reduce.cc:134:opt_mux$20343 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10615: { \cpu_I.is_lb_lh_lw_lbu_lhu \cpu_I.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_mux$20345 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10787: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$procmux$10020_CMP $flatten\cpu_I.$procmux$10019_CMP $flatten\cpu_I.$procmux$10017_CMP }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10813: { \cpu_I.is_lb_lh_lw_lbu_lhu \cpu_I.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_mux$20347 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10977: { $auto$opt_reduce.cc:134:opt_mux$20351 $auto$opt_reduce.cc:134:opt_mux$20349 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$11147: $auto$opt_reduce.cc:134:opt_mux$20353
    New ctrl vector for $pmux cell $flatten\usb_I.\phy_I.$procmux$3710: { $auto$opt_reduce.cc:134:opt_mux$20361 $auto$opt_reduce.cc:134:opt_mux$20359 $flatten\usb_I.\phy_I.$procmux$3719_CMP $flatten\usb_I.\phy_I.$procmux$3718_CMP $auto$opt_reduce.cc:134:opt_mux$20357 $auto$opt_reduce.cc:134:opt_mux$20355 }
    New ctrl vector for $pmux cell $flatten\usb_I.\phy_I.$procmux$3727: { $auto$opt_reduce.cc:134:opt_mux$20369 $auto$opt_reduce.cc:134:opt_mux$20367 $flatten\usb_I.\phy_I.$procmux$3736_CMP $flatten\usb_I.\phy_I.$procmux$3735_CMP $auto$opt_reduce.cc:134:opt_mux$20365 $auto$opt_reduce.cc:134:opt_mux$20363 }
    New ctrl vector for $pmux cell $flatten\usb_I.\rx_ll_I.$procmux$12838: { $flatten\usb_I.\rx_ll_I.$procmux$12846_CMP $flatten\usb_I.\rx_ll_I.$procmux$12845_CMP $flatten\usb_I.\rx_ll_I.$procmux$12844_CMP $flatten\usb_I.\rx_ll_I.$procmux$12843_CMP $flatten\usb_I.\rx_ll_I.$procmux$12842_CMP $flatten\usb_I.\rx_ll_I.$procmux$12841_CMP $auto$opt_reduce.cc:134:opt_mux$20371 }
    New ctrl vector for $pmux cell $flatten\usb_I.\rx_ll_I.$procmux$12870: { $flatten\usb_I.\rx_ll_I.$procmux$12874_CMP $auto$opt_reduce.cc:134:opt_mux$20373 $flatten\usb_I.\rx_ll_I.$procmux$12871_CMP }
    New ctrl vector for $pmux cell $flatten\usb_I.\rx_ll_I.$procmux$12881: { $flatten\usb_I.\rx_ll_I.$procmux$12888_CMP $flatten\usb_I.\rx_ll_I.$procmux$12887_CMP $flatten\usb_I.\rx_ll_I.$procmux$12886_CMP $auto$opt_reduce.cc:134:opt_mux$20375 $flatten\usb_I.\rx_ll_I.$procmux$12884_CMP $flatten\usb_I.\rx_ll_I.$procmux$12883_CMP $flatten\usb_I.\rx_ll_I.$procmux$12882_CMP }
    Consolidated identical input bits for $mux cell $flatten\bram_I.$procmux$12349:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513
      New ports: A=1'0, B=1'1, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24]
      New connections: { $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [31:25] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [23:0] } = { $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\bram_I.$procmux$12358:
      Old ports: A=0, B=16711680, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510
      New ports: A=1'0, B=1'1, Y=$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16]
      New connections: { $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [31:17] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [15:0] } = { 8'00000000 $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510 [16] 16'0000000000000000 }
  Optimizing cells in module \top.
Performed a total of 25 changes.

50.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

50.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\cpu_I.$procdff$20062 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\cpu_I.$procdff$20023 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\cpu_I.$procdff$20023 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\cpu_I.$procdff$20022 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\cpu_I.$procdff$20022 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 16 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 17 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 18 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 19 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 20 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 21 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 22 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 23 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 24 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 25 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 26 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 27 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 28 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 29 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 30 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 31 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 32 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 33 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 34 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 35 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 36 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 37 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 38 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 39 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 40 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 41 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 42 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 43 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 44 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 45 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 46 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 47 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 48 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 49 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 50 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 51 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 52 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 53 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 54 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 55 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 56 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 57 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 58 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 59 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 60 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 61 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 62 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 1-bit at position 63 on $flatten\cpu_I.$procdff$20020 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\usb_I.\ep_status_I.$procdff$20297 ($dff) from module top.
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19659 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19592 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19525 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19458 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19247 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$19036 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$18825 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$18614 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$18403 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$18192 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$17981 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$17770 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$17559 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$17348 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$17137 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$16926 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$16715 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$16504 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$16293 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$16082 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$15871 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$15660 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$15449 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$15238 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$15027 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$14816 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$14605 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$14394 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$14183 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13972 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13761 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13550 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13339 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13176 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$13061 ($dlatch) from module top (changing to combinatorial circuit).
Handling always-active async load on $flatten\spram_I.\spram_I.$auto$proc_dlatch.cc:427:proc_dlatch$12994 ($dlatch) from module top (changing to combinatorial circuit).

50.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 29 unused cells and 430 unused wires.
<suppressed ~42 debug messages>

50.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

50.10.9. Rerunning OPT passes. (Maybe there is more to do..)

50.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~233 debug messages>

50.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10137: $auto$opt_reduce.cc:134:opt_mux$20377
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10154: { $flatten\cpu_I.$procmux$10018_CMP $auto$opt_reduce.cc:134:opt_mux$20379 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$10574: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$procmux$10020_CMP $flatten\cpu_I.$procmux$10019_CMP $flatten\cpu_I.$procmux$10018_CMP $flatten\cpu_I.$procmux$10017_CMP $auto$opt_reduce.cc:134:opt_mux$20381 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$12066: { $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:364$2641_Y $auto$opt_reduce.cc:134:opt_mux$20383 }
  Optimizing cells in module \top.
Performed a total of 4 changes.

50.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

50.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\usb_I.\ep_status_I.$procdff$20290 ($dff) from module top.

50.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

50.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

50.10.16. Rerunning OPT passes. (Maybe there is more to do..)

50.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~233 debug messages>

50.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.10.20. Executing OPT_DFF pass (perform DFF optimizations).

50.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

50.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.10.23. Rerunning OPT passes. (Maybe there is more to do..)

50.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~233 debug messages>

50.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.10.27. Executing OPT_DFF pass (perform DFF optimizations).

50.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.10.30. Finished OPT passes. (There is nothing left to do.)

50.11. Executing FSM pass (extract and optimize FSM).

50.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.cpu_I.cpu_state.
Not marking top.cpu_I.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.cpu_I.mem_wordsize.
Not marking top.usb_I.phy_I.dn_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.phy_I.dp_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.rx_ll_I.dec_eop_state_1 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.rx_ll_I.dec_rep_state_1 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.rx_ll_I.dec_sync_state_1 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.rx_ll_I.samp_cnt as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.usb_I.rx_pkt_I.state.
Not marking top.usb_I.trans_I.epfw_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking top.usb_I.tx_ll_I.out_sym as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.usb_I.tx_ll_I.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.usb_I.tx_pkt_I.state.

50.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu_I.cpu_state' from module `\top'.
  found $dff cell for state register: $flatten\cpu_I.$procdff$20045
  root of input selection tree: $flatten\cpu_I.$0\cpu_state[7:0]
  found reset state: 8'10000000 (guessed from mux tree)
  found ctrl input: $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1917$3232_Y
  found ctrl input: \dfu_helper_I.rst
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$20377
  found ctrl input: $flatten\cpu_I.$procmux$10017_CMP
  found ctrl input: $flatten\cpu_I.$procmux$10018_CMP
  found ctrl input: $flatten\cpu_I.$procmux$10019_CMP
  found ctrl input: $flatten\cpu_I.$procmux$10020_CMP
  found ctrl input: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y
  found ctrl input: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y
  found ctrl input: $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1851$3195_Y
  found state code: 8'01000000
  found ctrl input: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1810$3173_Y
  found ctrl input: \cpu_I.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \cpu_I.mem_done
  found ctrl input: \cpu_I.is_sll_srl_sra
  found ctrl input: \cpu_I.is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$20345
  found ctrl input: \cpu_I.is_slli_srli_srai
  found ctrl input: \cpu_I.is_lb_lh_lw_lbu_lhu
  found state code: 8'00000001
  found ctrl input: \cpu_I.decoder_trigger
  found ctrl input: \cpu_I.instr_jal
  found state code: 8'00100000
  found state code: 8'10000000
  found ctrl output: $flatten\cpu_I.$procmux$10022_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10020_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10019_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10018_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10017_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10016_CMP
  found ctrl output: $flatten\cpu_I.$procmux$10015_CMP
  found ctrl output: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$20345 \dfu_helper_I.rst $auto$opt_reduce.cc:134:opt_mux$20377 \cpu_I.mem_done \cpu_I.instr_jal \cpu_I.decoder_trigger \cpu_I.is_lb_lh_lw_lbu_lhu \cpu_I.is_slli_srli_srai \cpu_I.is_sb_sh_sw \cpu_I.is_sll_srl_sra \cpu_I.is_beq_bne_blt_bge_bltu_bgeu $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1810$3173_Y $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1851$3195_Y $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1917$3232_Y }
  ctrl outputs: { $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$0\cpu_state[7:0] $flatten\cpu_I.$procmux$10015_CMP $flatten\cpu_I.$procmux$10016_CMP $flatten\cpu_I.$procmux$10017_CMP $flatten\cpu_I.$procmux$10018_CMP $flatten\cpu_I.$procmux$10019_CMP $flatten\cpu_I.$procmux$10020_CMP $flatten\cpu_I.$procmux$10022_CMP }
  transition: 8'10000000 15'-0------------0 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 15'-1------------0 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 15'--------------1 -> 8'10000000 16'0100000000000001
  transition: 8'01000000 15'-0---0--------0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 15'-0--01--------0 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 15'-0--11--------0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 15'-1------------0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 15'--------------1 -> 8'10000000 16'1100000000000000
  transition: 8'00100000 15'00----0000----0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 15'00----001-----0 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 15'00----00-1----0 -> 8'00000100 16'0000001000000010
  transition: 8'00100000 15'-0----1-------0 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 15'-0-----1------0 -> 8'00000100 16'0000001000000010
  transition: 8'00100000 15'10------------0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 15'-1------------0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 15'--------------1 -> 8'10000000 16'0100000000000010
  transition: 8'00001000 15'-0--------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 15'-0-0------1---0 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 15'-0-1------1---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 15'-1------------0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 15'--------------1 -> 8'10000000 16'0100000000001000
  transition: 8'00000100 15'-0---------0--0 -> 8'00000100 16'0000001000010000
  transition: 8'00000100 15'-0---------1--0 -> 8'01000000 16'0010000000010000
  transition: 8'00000100 15'-1------------0 -> 8'01000000 16'0010000000010000
  transition: 8'00000100 15'--------------1 -> 8'10000000 16'0100000000010000
  transition: 8'00000010 15'-0----------0-0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 15'-0----------100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 15'-0----------110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 15'-1------------0 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 15'--------------1 -> 8'10000000 16'0100000000100000
  transition: 8'00000001 15'-0----------0-0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 15'-0----------100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 15'-0----------110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 15'-1------------0 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 15'--------------1 -> 8'10000000 16'0100000001000000
Extracting FSM `\cpu_I.mem_wordsize' from module `\top'.
  found $dff cell for state register: $flatten\cpu_I.$procdff$20032
  root of input selection tree: $flatten\cpu_I.$0\mem_wordsize[1:0]
  found ctrl input: \dfu_helper_I.rst
  found ctrl input: $flatten\cpu_I.$procmux$10015_CMP
  found ctrl input: $flatten\cpu_I.$procmux$10016_CMP
  found ctrl input: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y
  found ctrl input: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y
  found ctrl input: \cpu_I.mem_do_rdata
  found ctrl input: \cpu_I.instr_lw
  found ctrl input: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1866$3200_Y
  found ctrl input: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1865$3199_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \cpu_I.mem_do_wdata
  found ctrl input: \cpu_I.instr_sw
  found ctrl input: \cpu_I.instr_sh
  found ctrl input: \cpu_I.instr_sb
  found ctrl output: $flatten\cpu_I.$procmux$12320_CMP
  found ctrl output: $flatten\cpu_I.$procmux$12308_CMP
  found ctrl output: $flatten\cpu_I.$procmux$12315_CMP
  ctrl inputs: { \dfu_helper_I.rst \cpu_I.mem_do_rdata \cpu_I.mem_do_wdata \cpu_I.instr_lw \cpu_I.instr_sb \cpu_I.instr_sh \cpu_I.instr_sw $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1865$3199_Y $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1866$3200_Y $flatten\cpu_I.$procmux$10015_CMP $flatten\cpu_I.$procmux$10016_CMP }
  ctrl outputs: { $flatten\cpu_I.$0\mem_wordsize[1:0] $flatten\cpu_I.$procmux$12308_CMP $flatten\cpu_I.$procmux$12315_CMP $flatten\cpu_I.$procmux$12320_CMP }
  transition:       2'00 13'0------0---00 ->       2'00 5'00001
  transition:       2'00 13'0------1----- ->       2'00 5'00001
  transition:       2'00 13'0-------0---1 ->       2'00 5'00001
  transition:       2'00 13'0-0-000-1---1 ->       2'00 5'00001
  transition:       2'00 13'0-0-1---1---1 ->       2'10 5'10001
  transition:       2'00 13'0-0--1--1---1 ->       2'01 5'01001
  transition:       2'00 13'0-0---1-1---1 ->       2'00 5'00001
  transition:       2'00 13'0-1-----1---1 ->       2'00 5'00001
  transition:       2'00 13'0-------0--1- ->       2'00 5'00001
  transition:       2'00 13'00-0----1001- ->       2'00 5'00001
  transition:       2'00 13'00------11-1- ->       2'10 5'10001
  transition:       2'00 13'00------1-11- ->       2'01 5'01001
  transition:       2'00 13'00-1----1--1- ->       2'00 5'00001
  transition:       2'00 13'01------1--1- ->       2'00 5'00001
  transition:       2'00 13'1------------ ->       2'00 5'00001
  transition:       2'10 13'0------0---00 ->       2'10 5'10100
  transition:       2'10 13'0------1----- ->       2'00 5'00100
  transition:       2'10 13'0-------0---1 ->       2'10 5'10100
  transition:       2'10 13'0-0-000-1---1 ->       2'10 5'10100
  transition:       2'10 13'0-0-1---1---1 ->       2'10 5'10100
  transition:       2'10 13'0-0--1--1---1 ->       2'01 5'01100
  transition:       2'10 13'0-0---1-1---1 ->       2'00 5'00100
  transition:       2'10 13'0-1-----1---1 ->       2'10 5'10100
  transition:       2'10 13'0-------0--1- ->       2'10 5'10100
  transition:       2'10 13'00-0----1001- ->       2'10 5'10100
  transition:       2'10 13'00------11-1- ->       2'10 5'10100
  transition:       2'10 13'00------1-11- ->       2'01 5'01100
  transition:       2'10 13'00-1----1--1- ->       2'00 5'00100
  transition:       2'10 13'01------1--1- ->       2'10 5'10100
  transition:       2'10 13'1------------ ->       2'10 5'10100
  transition:       2'01 13'0------0---00 ->       2'01 5'01010
  transition:       2'01 13'0------1----- ->       2'00 5'00010
  transition:       2'01 13'0-------0---1 ->       2'01 5'01010
  transition:       2'01 13'0-0-000-1---1 ->       2'01 5'01010
  transition:       2'01 13'0-0-1---1---1 ->       2'10 5'10010
  transition:       2'01 13'0-0--1--1---1 ->       2'01 5'01010
  transition:       2'01 13'0-0---1-1---1 ->       2'00 5'00010
  transition:       2'01 13'0-1-----1---1 ->       2'01 5'01010
  transition:       2'01 13'0-------0--1- ->       2'01 5'01010
  transition:       2'01 13'00-0----1001- ->       2'01 5'01010
  transition:       2'01 13'00------11-1- ->       2'10 5'10010
  transition:       2'01 13'00------1-11- ->       2'01 5'01010
  transition:       2'01 13'00-1----1--1- ->       2'00 5'00010
  transition:       2'01 13'01------1--1- ->       2'01 5'01010
  transition:       2'01 13'1------------ ->       2'01 5'01010
Extracting FSM `\usb_I.rx_pkt_I.state' from module `\top'.
  found $adff cell for state register: $flatten\usb_I.\rx_pkt_I.$procdff$20253
  root of input selection tree: \usb_I.rx_pkt_I.state_nxt
  found reset state: 4'0000 (from async reset)
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:375$860_Y
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$procmux$12658_CMP
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:341$846_Y
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:337$843_Y
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$0\state_prev_error[0:0]
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$procmux$12738_CMP
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:245$797_Y
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$0\state_prev_idle[0:0]
  found ctrl input: \usb_I.rx_ll_I.dec_valid_1
  found ctrl input: \usb_I.rx_ll_I.dec_eop_state_1 [2]
  found ctrl input: \usb_I.rx_ll_I.dec_rep_state_1 [3]
  found state code: 4'0011
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:180$778_Y
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:158$772_Y
  found ctrl input: \usb_I.rx_pkt_I.llu_byte_stb
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:173$776_Y
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:153$771_Y
  found ctrl input: \usb_I.rx_pkt_I.pid_valid
  found ctrl input: \usb_I.rx_pkt_I.pid_is_sof
  found ctrl input: \usb_I.rx_pkt_I.pid_is_token
  found ctrl input: \usb_I.rx_pkt_I.pid_is_data
  found ctrl input: \usb_I.rx_pkt_I.pid_is_handshake
  found state code: 4'0111
  found state code: 4'0100
  found state code: 4'0010
  found ctrl input: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:126$767_Y
  found state code: 4'0001
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$0\state_prev_idle[0:0]
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$0\state_prev_error[0:0]
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:245$797_Y
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:337$843_Y
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:341$846_Y
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:375$860_Y
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$procmux$12658_CMP
  found ctrl output: $flatten\usb_I.\rx_pkt_I.$procmux$12738_CMP
  ctrl inputs: { \usb_I.rx_ll_I.dec_valid_1 \usb_I.rx_ll_I.dec_rep_state_1 [3] \usb_I.rx_ll_I.dec_eop_state_1 [2] $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:180$778_Y $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:173$776_Y $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:158$772_Y $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:153$771_Y $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:126$767_Y \usb_I.rx_pkt_I.pid_is_handshake \usb_I.rx_pkt_I.pid_is_data \usb_I.rx_pkt_I.pid_is_token \usb_I.rx_pkt_I.pid_is_sof \usb_I.rx_pkt_I.pid_valid \usb_I.rx_pkt_I.llu_byte_stb }
  ctrl outputs: { $flatten\usb_I.\rx_pkt_I.$procmux$12738_CMP $flatten\usb_I.\rx_pkt_I.$procmux$12658_CMP $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:375$860_Y $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:341$846_Y $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:337$843_Y $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:245$797_Y $flatten\usb_I.\rx_pkt_I.$0\state_prev_error[0:0] $flatten\usb_I.\rx_pkt_I.$0\state_prev_idle[0:0] \usb_I.rx_pkt_I.state_nxt }
  transition:     4'0000 14'-------0------ ->     4'0000 12'000000010000
  transition:     4'0000 14'-------1------ ->     4'0001 12'000000010001
  transition:     4'0100 14'-----0-------0 ->     4'0100 12'000010000100
  transition:     4'0100 14'-----0-------1 ->     4'0101 12'000010000101
  transition:     4'0100 14'-----1-------- ->     4'0011 12'000010000011
  transition:     4'0010 14'------------0- ->     4'0011 12'100000000011
  transition:     4'0010 14'--------00001- ->     4'0011 12'100000000011
  transition:     4'0010 14'--------10001- ->     4'0110 12'100000000110
  transition:     4'0010 14'---------1001- ->     4'0111 12'100000000111
  transition:     4'0010 14'----------101- ->     4'0100 12'100000000100
  transition:     4'0010 14'-----------11- ->     4'0100 12'100000000100
  transition:     4'0110 14'-----0-------0 ->     4'0110 12'010000000110
  transition:     4'0110 14'-----0-------1 ->     4'0011 12'010000000011
  transition:     4'0110 14'----01-------- ->     4'0011 12'010000000011
  transition:     4'0110 14'----11-------- ->     4'0000 12'010000000000
  transition:     4'0001 14'-------------0 ->     4'0001 12'000001000001
  transition:     4'0001 14'-------------1 ->     4'0010 12'000001000010
  transition:     4'0101 14'-----0-------0 ->     4'0101 12'000100000101
  transition:     4'0101 14'-----0-------1 ->     4'0110 12'000100000110
  transition:     4'0101 14'-----1-------- ->     4'0011 12'000100000011
  transition:     4'0011 14'------0------- ->     4'0011 12'000000100011
  transition:     4'0011 14'------1------- ->     4'0000 12'000000100000
  transition:     4'0111 14'0------------- ->     4'0111 12'001000000111
  transition:     4'0111 14'100----------- ->     4'0111 12'001000000111
  transition:     4'0111 14'110----------- ->     4'0011 12'001000000011
  transition:     4'0111 14'1-10---------- ->     4'0011 12'001000000011
  transition:     4'0111 14'1-11---------- ->     4'0000 12'001000000000
Extracting FSM `\usb_I.tx_pkt_I.state' from module `\top'.
  found $adff cell for state register: $flatten\usb_I.\tx_pkt_I.$procdff$20196
  root of input selection tree: \usb_I.tx_pkt_I.state_nxt
  found reset state: 4'0000 (from async reset)
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1011_Y
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$procmux$12409_CMP
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:177$1010_Y
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1012_Y
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$0\ll_start[0:0]
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:203$1028_Y
  found ctrl input: \usb_I.tx_pkt_I.next
  found state code: 4'0101
  found ctrl input: $flatten\usb_I.\tx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:112$985_Y
  found state code: 4'0100
  found ctrl input: \usb_I.tx_pkt_I.pid_is_handshake
  found ctrl input: \usb_I.tx_pkt_I.len [10]
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: \usb_I.trans_I.txpkt_start_i
  found state code: 4'0001
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$0\ll_start[0:0]
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:177$1010_Y
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1011_Y
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1012_Y
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:203$1028_Y
  found ctrl output: $flatten\usb_I.\tx_pkt_I.$procmux$12409_CMP
  ctrl inputs: { $flatten\usb_I.\tx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:112$985_Y \usb_I.tx_pkt_I.len [10] \usb_I.tx_pkt_I.next \usb_I.tx_pkt_I.pid_is_handshake \usb_I.trans_I.txpkt_start_i }
  ctrl outputs: { $flatten\usb_I.\tx_pkt_I.$procmux$12409_CMP $flatten\usb_I.\tx_pkt_I.$0\ll_start[0:0] $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:203$1028_Y $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1012_Y $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1011_Y $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:177$1010_Y \usb_I.tx_pkt_I.state_nxt }
  transition:     4'0000 5'----0 ->     4'0000 10'0010000000
  transition:     4'0000 5'----1 ->     4'0001 10'0010000001
  transition:     4'0100 5'--0-- ->     4'0100 10'1000000100
  transition:     4'0100 5'--1-- ->     4'0101 10'1000000101
  transition:     4'0010 5'--0-- ->     4'0010 10'0001000010
  transition:     4'0010 5'-010- ->     4'0011 10'0001000011
  transition:     4'0010 5'-110- ->     4'0100 10'0001000100
  transition:     4'0010 5'--11- ->     4'0000 10'0001000000
  transition:     4'0001 5'----- ->     4'0010 10'0100000010
  transition:     4'0101 5'--0-- ->     4'0101 10'0000100101
  transition:     4'0101 5'--1-- ->     4'0000 10'0000100000
  transition:     4'0011 5'0---- ->     4'0011 10'0000010011
  transition:     4'0011 5'1---- ->     4'0100 10'0000010100

50.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\usb_I.tx_pkt_I.state$20409' from module `\top'.
Optimizing FSM `$fsm$\usb_I.rx_pkt_I.state$20399' from module `\top'.
Optimizing FSM `$fsm$\cpu_I.mem_wordsize$20394' from module `\top'.
Optimizing FSM `$fsm$\cpu_I.cpu_state$20384' from module `\top'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$20377.

50.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 77 unused cells and 77 unused wires.
<suppressed ~78 debug messages>

50.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu_I.cpu_state$20384' from module `\top'.
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\cpu_I.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\cpu_I.mem_wordsize$20394' from module `\top'.
  Removing unused output signal $flatten\cpu_I.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\cpu_I.$0\mem_wordsize[1:0] [1].
Optimizing FSM `$fsm$\usb_I.rx_pkt_I.state$20399' from module `\top'.
  Removing unused output signal \usb_I.rx_pkt_I.state_nxt [0].
  Removing unused output signal \usb_I.rx_pkt_I.state_nxt [1].
  Removing unused output signal \usb_I.rx_pkt_I.state_nxt [2].
  Removing unused output signal \usb_I.rx_pkt_I.state_nxt [3].
  Removing unused output signal $flatten\usb_I.\rx_pkt_I.$procmux$12658_CMP.
  Removing unused output signal $flatten\usb_I.\rx_pkt_I.$procmux$12738_CMP.
Optimizing FSM `$fsm$\usb_I.tx_pkt_I.state$20409' from module `\top'.
  Removing unused output signal \usb_I.tx_pkt_I.state_nxt [0].
  Removing unused output signal \usb_I.tx_pkt_I.state_nxt [1].
  Removing unused output signal \usb_I.tx_pkt_I.state_nxt [2].
  Removing unused output signal \usb_I.tx_pkt_I.state_nxt [3].

50.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu_I.cpu_state$20384' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\cpu_I.mem_wordsize$20394' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\usb_I.rx_pkt_I.state$20399' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------1
  0100 -> ------1-
  0010 -> -----1--
  0110 -> ----1---
  0001 -> ---1----
  0101 -> --1-----
  0011 -> -1------
  0111 -> 1-------
Recoding FSM `$fsm$\usb_I.tx_pkt_I.state$20409' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----1
  0100 -> ----1-
  0010 -> ---1--
  0001 -> --1---
  0101 -> -1----
  0011 -> 1-----

50.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu_I.cpu_state$20384' from module `top':
-------------------------------------

  Information on FSM $fsm$\cpu_I.cpu_state$20384 (\cpu_I.cpu_state):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1917$3232_Y
    1: $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1851$3195_Y
    2: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y
    3: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1810$3173_Y
    4: \cpu_I.is_beq_bne_blt_bge_bltu_bgeu
    5: \cpu_I.is_sll_srl_sra
    6: \cpu_I.is_sb_sh_sw
    7: \cpu_I.is_slli_srli_srai
    8: \cpu_I.is_lb_lh_lw_lbu_lhu
    9: \cpu_I.decoder_trigger
   10: \cpu_I.instr_jal
   11: \cpu_I.mem_done
   12: \dfu_helper_I.rst
   13: $auto$opt_reduce.cc:134:opt_mux$20345

  Output signals:
    0: $flatten\cpu_I.$procmux$10022_CMP
    1: $flatten\cpu_I.$procmux$10020_CMP
    2: $flatten\cpu_I.$procmux$10019_CMP
    3: $flatten\cpu_I.$procmux$10018_CMP
    4: $flatten\cpu_I.$procmux$10017_CMP
    5: $flatten\cpu_I.$procmux$10016_CMP
    6: $flatten\cpu_I.$procmux$10015_CMP
    7: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'-0-----------0   ->     0 8'00000001
      1:     0 14'-------------1   ->     0 8'00000001
      2:     0 14'-1-----------0   ->     1 8'00000001
      3:     1 14'-------------1   ->     0 8'10000000
      4:     1 14'-0--0--------0   ->     1 8'10000000
      5:     1 14'-0-11--------0   ->     1 8'10000000
      6:     1 14'-1-----------0   ->     1 8'10000000
      7:     1 14'-0-01--------0   ->     2 8'10000000
      8:     2 14'-------------1   ->     0 8'00000010
      9:     2 14'-1-----------0   ->     1 8'00000010
     10:     2 14'00---0000----0   ->     3 8'00000010
     11:     2 14'10-----------0   ->     3 8'00000010
     12:     2 14'00---00-1----0   ->     4 8'00000010
     13:     2 14'-0----1------0   ->     4 8'00000010
     14:     2 14'00---001-----0   ->     5 8'00000010
     15:     2 14'-0---1-------0   ->     6 8'00000010
     16:     3 14'-------------1   ->     0 8'00001000
     17:     3 14'-0-------0---0   ->     1 8'00001000
     18:     3 14'-01------1---0   ->     1 8'00001000
     19:     3 14'-1-----------0   ->     1 8'00001000
     20:     3 14'-00------1---0   ->     3 8'00001000
     21:     4 14'-------------1   ->     0 8'00010000
     22:     4 14'-0--------1--0   ->     1 8'00010000
     23:     4 14'-1-----------0   ->     1 8'00010000
     24:     4 14'-0--------0--0   ->     4 8'00010000
     25:     5 14'-------------1   ->     0 8'00100000
     26:     5 14'-0---------110   ->     1 8'00100000
     27:     5 14'-1-----------0   ->     1 8'00100000
     28:     5 14'-0---------100   ->     5 8'00100000
     29:     5 14'-0---------0-0   ->     5 8'00100000
     30:     6 14'-------------1   ->     0 8'01000000
     31:     6 14'-0---------110   ->     1 8'01000000
     32:     6 14'-1-----------0   ->     1 8'01000000
     33:     6 14'-0---------100   ->     6 8'01000000
     34:     6 14'-0---------0-0   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\cpu_I.mem_wordsize$20394' from module `top':
-------------------------------------

  Information on FSM $fsm$\cpu_I.mem_wordsize$20394 (\cpu_I.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\cpu_I.$procmux$10016_CMP
    1: $flatten\cpu_I.$procmux$10015_CMP
    2: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1866$3200_Y
    3: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1865$3199_Y
    4: $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1836$3191_Y
    5: $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1292$3044_Y
    6: \cpu_I.instr_sw
    7: \cpu_I.instr_sh
    8: \cpu_I.instr_sb
    9: \cpu_I.instr_lw
   10: \cpu_I.mem_do_wdata
   11: \cpu_I.mem_do_rdata
   12: \dfu_helper_I.rst

  Output signals:
    0: $flatten\cpu_I.$procmux$12320_CMP
    1: $flatten\cpu_I.$procmux$12315_CMP
    2: $flatten\cpu_I.$procmux$12308_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'0------0---00   ->     0 3'001
      1:     0 13'0-------0---1   ->     0 3'001
      2:     0 13'0-0-000-1---1   ->     0 3'001
      3:     0 13'0-0---1-1---1   ->     0 3'001
      4:     0 13'0-1-----1---1   ->     0 3'001
      5:     0 13'00-0----1001-   ->     0 3'001
      6:     0 13'0-------0--1-   ->     0 3'001
      7:     0 13'00-1----1--1-   ->     0 3'001
      8:     0 13'01------1--1-   ->     0 3'001
      9:     0 13'0------1-----   ->     0 3'001
     10:     0 13'1------------   ->     0 3'001
     11:     0 13'0-0-1---1---1   ->     1 3'001
     12:     0 13'00------11-1-   ->     1 3'001
     13:     0 13'0-0--1--1---1   ->     2 3'001
     14:     0 13'00------1-11-   ->     2 3'001
     15:     1 13'0-0---1-1---1   ->     0 3'100
     16:     1 13'00-1----1--1-   ->     0 3'100
     17:     1 13'0------1-----   ->     0 3'100
     18:     1 13'0------0---00   ->     1 3'100
     19:     1 13'0-------0---1   ->     1 3'100
     20:     1 13'0-0-000-1---1   ->     1 3'100
     21:     1 13'0-0-1---1---1   ->     1 3'100
     22:     1 13'0-1-----1---1   ->     1 3'100
     23:     1 13'00-0----1001-   ->     1 3'100
     24:     1 13'00------11-1-   ->     1 3'100
     25:     1 13'0-------0--1-   ->     1 3'100
     26:     1 13'01------1--1-   ->     1 3'100
     27:     1 13'1------------   ->     1 3'100
     28:     1 13'0-0--1--1---1   ->     2 3'100
     29:     1 13'00------1-11-   ->     2 3'100
     30:     2 13'0-0---1-1---1   ->     0 3'010
     31:     2 13'00-1----1--1-   ->     0 3'010
     32:     2 13'0------1-----   ->     0 3'010
     33:     2 13'0-0-1---1---1   ->     1 3'010
     34:     2 13'00------11-1-   ->     1 3'010
     35:     2 13'0------0---00   ->     2 3'010
     36:     2 13'0-------0---1   ->     2 3'010
     37:     2 13'0-0-000-1---1   ->     2 3'010
     38:     2 13'0-0--1--1---1   ->     2 3'010
     39:     2 13'0-1-----1---1   ->     2 3'010
     40:     2 13'00-0----1001-   ->     2 3'010
     41:     2 13'00------1-11-   ->     2 3'010
     42:     2 13'0-------0--1-   ->     2 3'010
     43:     2 13'01------1--1-   ->     2 3'010
     44:     2 13'1------------   ->     2 3'010

-------------------------------------

FSM `$fsm$\usb_I.rx_pkt_I.state$20399' from module `top':
-------------------------------------

  Information on FSM $fsm$\usb_I.rx_pkt_I.state$20399 (\usb_I.rx_pkt_I.state):

  Number of input signals:   14
  Number of output signals:   6
  Number of state bits:       8

  Input signals:
    0: \usb_I.rx_pkt_I.llu_byte_stb
    1: \usb_I.rx_pkt_I.pid_valid
    2: \usb_I.rx_pkt_I.pid_is_sof
    3: \usb_I.rx_pkt_I.pid_is_token
    4: \usb_I.rx_pkt_I.pid_is_data
    5: \usb_I.rx_pkt_I.pid_is_handshake
    6: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:126$767_Y
    7: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:153$771_Y
    8: $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:158$772_Y
    9: $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:173$776_Y
   10: $flatten\usb_I.\rx_pkt_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:180$778_Y
   11: \usb_I.rx_ll_I.dec_eop_state_1 [2]
   12: \usb_I.rx_ll_I.dec_rep_state_1 [3]
   13: \usb_I.rx_ll_I.dec_valid_1

  Output signals:
    0: $flatten\usb_I.\rx_pkt_I.$0\state_prev_idle[0:0]
    1: $flatten\usb_I.\rx_pkt_I.$0\state_prev_error[0:0]
    2: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:245$797_Y
    3: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:337$843_Y
    4: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:341$846_Y
    5: $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:375$860_Y

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'-------0------   ->     0 6'000001
      1:     0 14'-------1------   ->     4 6'000001
      2:     1 14'-----0-------0   ->     1 6'001000
      3:     1 14'-----0-------1   ->     5 6'001000
      4:     1 14'-----1--------   ->     6 6'001000
      5:     2 14'----------101-   ->     1 6'000000
      6:     2 14'-----------11-   ->     1 6'000000
      7:     2 14'--------10001-   ->     3 6'000000
      8:     2 14'------------0-   ->     6 6'000000
      9:     2 14'--------00001-   ->     6 6'000000
     10:     2 14'---------1001-   ->     7 6'000000
     11:     3 14'----11--------   ->     0 6'000000
     12:     3 14'-----0-------0   ->     3 6'000000
     13:     3 14'-----0-------1   ->     6 6'000000
     14:     3 14'----01--------   ->     6 6'000000
     15:     4 14'-------------1   ->     2 6'000100
     16:     4 14'-------------0   ->     4 6'000100
     17:     5 14'-----0-------1   ->     3 6'010000
     18:     5 14'-----0-------0   ->     5 6'010000
     19:     5 14'-----1--------   ->     6 6'010000
     20:     6 14'------1-------   ->     0 6'000010
     21:     6 14'------0-------   ->     6 6'000010
     22:     7 14'1-11----------   ->     0 6'100000
     23:     7 14'1-10----------   ->     6 6'100000
     24:     7 14'110-----------   ->     6 6'100000
     25:     7 14'100-----------   ->     7 6'100000
     26:     7 14'0-------------   ->     7 6'100000

-------------------------------------

FSM `$fsm$\usb_I.tx_pkt_I.state$20409' from module `top':
-------------------------------------

  Information on FSM $fsm$\usb_I.tx_pkt_I.state$20409 (\usb_I.tx_pkt_I.state):

  Number of input signals:    5
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \usb_I.trans_I.txpkt_start_i
    1: \usb_I.tx_pkt_I.pid_is_handshake
    2: \usb_I.tx_pkt_I.next
    3: \usb_I.tx_pkt_I.len [10]
    4: $flatten\usb_I.\tx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:112$985_Y

  Output signals:
    0: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:177$1010_Y
    1: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1011_Y
    2: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1012_Y
    3: $flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:203$1028_Y
    4: $flatten\usb_I.\tx_pkt_I.$0\ll_start[0:0]
    5: $flatten\usb_I.\tx_pkt_I.$procmux$12409_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 6'001000
      1:     0 5'----1   ->     3 6'001000
      2:     1 5'--0--   ->     1 6'100000
      3:     1 5'--1--   ->     4 6'100000
      4:     2 5'--11-   ->     0 6'000100
      5:     2 5'-110-   ->     1 6'000100
      6:     2 5'--0--   ->     2 6'000100
      7:     2 5'-010-   ->     5 6'000100
      8:     3 5'-----   ->     2 6'010000
      9:     4 5'--1--   ->     0 6'000010
     10:     4 5'--0--   ->     4 6'000010
     11:     5 5'1----   ->     1 6'000001
     12:     5 5'0----   ->     5 6'000001

-------------------------------------

50.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu_I.cpu_state$20384' from module `\top'.
Mapping FSM `$fsm$\cpu_I.mem_wordsize$20394' from module `\top'.
Mapping FSM `$fsm$\usb_I.rx_pkt_I.state$20399' from module `\top'.
Mapping FSM `$fsm$\usb_I.tx_pkt_I.state$20409' from module `\top'.

50.12. Executing OPT pass (performing simple optimizations).

50.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~35 debug messages>

50.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

50.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $flatten\cpu_I.$procmux$10323.
    dead port 2/5 on $pmux $flatten\cpu_I.$procmux$10787.
    dead port 1/3 on $pmux $flatten\cpu_I.$procmux$10974.
Removed 3 multiplexer ports.
<suppressed ~228 debug messages>

50.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$20338: { \cpu_I.cpu_state [6:4] \cpu_I.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$20336: \cpu_I.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$20334: { \cpu_I.cpu_state [6] \cpu_I.cpu_state [4:0] }
  Optimizing cells in module \top.
Performed a total of 3 changes.

50.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$20325 ($adff) from module top (D = \cpu_I.mem_wdata [1:0], Q = \boot_sel).
Adding EN signal on $procdff$20324 ($adff) from module top (D = \cpu_I.mem_wdata [2], Q = \boot_now).
Adding EN signal on $flatten\wb_48m_xclk_I.$procdff$20304 ($dff) from module top (D = \wb_48m_xclk_I.m_rdata, Q = \wb_48m_xclk_I.m_rdata_i).
Adding SRST signal on $flatten\wb_48m_xclk_I.$procdff$20303 ($dff) from module top (D = \wb_48m_xclk_I.m_rdata_i, Q = \wb_48m_xclk_I.s_rdata, rval = 16'0000000000000000).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.\crc_16_I.$procdff$20005 ($dff) from module top (D = \usb_I.tx_pkt_I.crc_16_I.state_nxt, Q = \usb_I.tx_pkt_I.crc_16_I.state).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.$procdff$20194 ($dff) from module top (D = $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001_Y [3:0], Q = \usb_I.tx_pkt_I.shift_bit).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.$procdff$20193 ($dff) from module top (D = $flatten\usb_I.\tx_pkt_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172$1007_Y, Q = \usb_I.tx_pkt_I.shift_data).
Adding SRST signal on $auto$opt_dff.cc:793:run$20810 ($dffe) from module top (D = \usb_I.tx_pkt_I.shift_load [7], Q = \usb_I.tx_pkt_I.shift_data [7], rval = 1'0).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.$procdff$20192 ($dff) from module top (D = $flatten\usb_I.\tx_pkt_I.$or$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:178$1014_Y, Q = \usb_I.tx_pkt_I.shift_last_byte).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.$procdff$20191 ($dff) from module top (D = \usb_I.tx_pkt_I.state [5], Q = \usb_I.tx_pkt_I.shift_data_crc).
Adding EN signal on $flatten\usb_I.\tx_pkt_I.$procdff$20189 ($dff) from module top (D = $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024_Y [10:0], Q = \usb_I.tx_pkt_I.len).
Adding EN signal on $flatten\usb_I.\tx_ll_I.$procdff$20204 ($adff) from module top (D = $flatten\usb_I.\tx_ll_I.$0\state[2:0], Q = \usb_I.tx_ll_I.state).
Adding EN signal on $flatten\usb_I.\tx_ll_I.$procdff$20202 ($adff) from module top (D = $flatten\usb_I.\tx_ll_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:95$966_Y, Q = \usb_I.tx_ll_I.bs_now).
Adding EN signal on $flatten\usb_I.\tx_ll_I.$procdff$20201 ($adff) from module top (D = $flatten\usb_I.\tx_ll_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$964_Y [2:0], Q = \usb_I.tx_ll_I.bs_cnt).
Adding SRST signal on $flatten\usb_I.\tx_ll_I.$procdff$20200 ($dff) from module top (D = $flatten\usb_I.\tx_ll_I.$xor$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:103$972_Y, Q = \usb_I.tx_ll_I.lvl_prev, rval = 1'1).
Adding EN signal on $flatten\usb_I.\tx_ll_I.$procdff$20198 ($adff) from module top (D = $flatten\usb_I.\tx_ll_I.$procmux$12491_Y, Q = \usb_I.tx_ll_I.out_sym).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20228 ($dff) from module top (D = $flatten\usb_I.\trans_I.$procmux$12572_Y, Q = \usb_I.trans_I.mc_a_reg).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20225 ($dff) from module top (D = \usb_I.trans_I.cel_state_i, Q = \usb_I.trans_I.trans_cel).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20224 ($dff) from module top (D = $flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:286$898_Y, Q = \usb_I.trans_I.trans_dir).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20223 ($dff) from module top (D = \usb_I.rx_pkt_I.token_data [10:7], Q = \usb_I.trans_I.trans_endp).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20222 ($dff) from module top (D = $flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:284$897_Y, Q = \usb_I.trans_I.trans_is_setup).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20219 ($dff) from module top (D = $flatten\usb_I.\trans_I.$0\bd_state[2:0], Q = \usb_I.trans_I.bd_state).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20216 ($dff) from module top (D = $flatten\usb_I.\trans_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:363$909_Y, Q = \usb_I.trans_I.ep_bd_idx_cur).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20215 ($dff) from module top (D = \usb_I.ep_status_I.p_dout_3 [5], Q = \usb_I.trans_I.ep_bd_ctrl).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20214 ($dff) from module top (D = \usb_I.ep_status_I.p_dout_3 [4], Q = \usb_I.trans_I.ep_bd_dual).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20213 ($dff) from module top (D = \usb_I.ep_status_I.p_dout_3 [2:0], Q = \usb_I.trans_I.ep_type).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20210 ($dff) from module top (D = $flatten\usb_I.\trans_I.$xor$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:401$930_Y, Q = \usb_I.trans_I.txpkt_pid).
Adding SRST signal on $flatten\usb_I.\trans_I.$procdff$20207 ($dff) from module top (D = $flatten\usb_I.\trans_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425$940_Y, Q = \usb_I.trans_I.bd_length, rval = 11'00000000000).
Adding SRST signal on $flatten\usb_I.\trans_I.$procdff$20206 ($dff) from module top (D = $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429$942_Y, Q = \usb_I.trans_I.xfer_length, rval = 10'0000000000).
Adding EN signal on $flatten\usb_I.\trans_I.$procdff$20205 ($dff) from module top (D = $flatten\usb_I.\trans_I.$procmux$12516_Y, Q = \usb_I.trans_I.pkt_pid).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.\crc_5_I.$procdff$20004 ($dff) from module top (D = \usb_I.rx_pkt_I.crc_5_I.state_nxt, Q = \usb_I.rx_pkt_I.crc_5_I.state).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.\crc_16_I.$procdff$20005 ($dff) from module top (D = \usb_I.rx_pkt_I.crc_16_I.state_nxt, Q = \usb_I.rx_pkt_I.crc_16_I.state).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20250 ($dff) from module top (D = { \usb_I.rx_ll_I.dec_bit_1 \usb_I.rx_pkt_I.data [7:1] }, Q = \usb_I.rx_pkt_I.data).
Adding SRST signal on $flatten\usb_I.\rx_pkt_I.$procdff$20249 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$procmux$12615_Y, Q = \usb_I.rx_pkt_I.bit_cnt, rval = 4'0110).
Adding EN signal on $auto$opt_dff.cc:731:run$20845 ($sdff) from module top (D = $flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792_Y [3:0], Q = \usb_I.rx_pkt_I.bit_cnt).
Adding SRST signal on $flatten\usb_I.\rx_pkt_I.$procdff$20248 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$procmux$12610_Y, Q = \usb_I.rx_pkt_I.bit_eop_ok, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20847 ($sdff) from module top (D = $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:234$795_Y, Q = \usb_I.rx_pkt_I.bit_eop_ok).
Adding SRST signal on $flatten\usb_I.\rx_pkt_I.$procdff$20247 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$procmux$12605_Y, Q = \usb_I.rx_pkt_I.crc_in_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:731:run$20849 ($sdff) from module top (D = 1'0, Q = \usb_I.rx_pkt_I.crc_in_first).
Adding SRST signal on $flatten\usb_I.\rx_pkt_I.$procdff$20245 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$procmux$12595_Y, Q = \usb_I.rx_pkt_I.crc16_ok, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20851 ($sdff) from module top (D = \usb_I.rx_pkt_I.crc16_match, Q = \usb_I.rx_pkt_I.crc16_ok).
Adding SRST signal on $flatten\usb_I.\rx_pkt_I.$procdff$20244 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$procmux$12600_Y, Q = \usb_I.rx_pkt_I.crc5_ok, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20853 ($sdff) from module top (D = \usb_I.rx_pkt_I.crc5_match, Q = \usb_I.rx_pkt_I.crc5_ok).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20243 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:306$823_Y, Q = \usb_I.rx_pkt_I.pid_valid).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20241 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:329$841_Y, Q = \usb_I.rx_pkt_I.pid_is_handshake).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20240 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:328$836_Y, Q = \usb_I.rx_pkt_I.pid_is_data).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20239 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:327$833_Y, Q = \usb_I.rx_pkt_I.pid_is_token).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20238 ($dff) from module top (D = $flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:307$806_Y, Q = \usb_I.rx_pkt_I.pid_is_sof).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20237 ($dff) from module top (D = \usb_I.rx_pkt_I.data [4:1], Q = \usb_I.rx_pkt_I.pid).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20236 ($dff) from module top (D = { \usb_I.rx_ll_I.dec_bit_1 \usb_I.rx_pkt_I.data [7:1] }, Q = \usb_I.rx_pkt_I.token_data [7:0]).
Adding EN signal on $flatten\usb_I.\rx_pkt_I.$procdff$20235 ($dff) from module top (D = \usb_I.rx_pkt_I.data [3:1], Q = \usb_I.rx_pkt_I.token_data [10:8]).
Adding SRST signal on $flatten\usb_I.\rx_ll_I.$procdff$20262 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12881_Y, Q = \usb_I.rx_ll_I.samp_cnt, rval = 3'101).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20260 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:115$755_Y, Q = \usb_I.rx_ll_I.dec_bit_1).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20259 ($dff) from module top (D = { \usb_I.phy_I.dp_state [1] \usb_I.phy_I.dn_state [1] }, Q = \usb_I.rx_ll_I.dec_sym_1).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20257 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12870_Y, Q = \usb_I.rx_ll_I.dec_eop_state_1).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20256 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12865_Y, Q = \usb_I.rx_ll_I.dec_sync_state_1).
Adding SRST signal on $auto$opt_dff.cc:793:run$20867 ($dffe) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12855_Y, Q = \usb_I.rx_ll_I.dec_sync_state_1, rval = 4'0000).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20255 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12848_Y, Q = \usb_I.rx_ll_I.dec_rep_state_1).
Adding SRST signal on $auto$opt_dff.cc:793:run$20869 ($dffe) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12838_Y, Q = \usb_I.rx_ll_I.dec_rep_state_1, rval = 4'0000).
Adding EN signal on $flatten\usb_I.\rx_ll_I.$procdff$20254 ($dff) from module top (D = $flatten\usb_I.\rx_ll_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:183$762_Y, Q = \usb_I.rx_ll_I.dec_bs_skip_1).
Adding EN signal on $flatten\usb_I.\ep_status_I.$procdff$20288 ($dff) from module top (D = \usb_I.ep_status_I.dout_2, Q = \usb_I.ep_status_I.p_dout_3).
Adding EN signal on $flatten\usb_I.\ep_status_I.$procdff$20287 ($dff) from module top (D = $flatten\usb_I.\ep_status_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:82$728_Y, Q = \usb_I.ep_status_I.s_dout_3).
Adding SRST signal on $auto$opt_dff.cc:793:run$20873 ($dffe) from module top (D = \usb_I.ep_status_I.dout_2, Q = \usb_I.ep_status_I.s_dout_3, rval = 16'0000000000000000).
Adding SRST signal on $flatten\usb_I.$procdff$20286 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:413$2418_Y, Q = \usb_I.sof_clear, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20285 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:412$2415_Y, Q = \usb_I.rst_clear, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20284 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:414$2421_Y, Q = \usb_I.evt_rd_ack, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20282 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:410$2409_Y, Q = \usb_I.cr_bus_we, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20280 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:411$2412_Y, Q = \usb_I.cel_rel, rval = 1'0).
Adding EN signal on $flatten\usb_I.$procdff$20279 ($adff) from module top (D = \cpu_I.mem_wdata [6:0], Q = \usb_I.cr_addr).
Adding EN signal on $flatten\usb_I.$procdff$20278 ($adff) from module top (D = \cpu_I.mem_wdata [7], Q = \usb_I.cr_addr_chk).
Adding EN signal on $flatten\usb_I.$procdff$20277 ($adff) from module top (D = \cpu_I.mem_wdata [12], Q = \usb_I.cr_cel_ena).
Adding EN signal on $flatten\usb_I.$procdff$20276 ($adff) from module top (D = \cpu_I.mem_wdata [15], Q = \usb_I.cr_pu_ena).
Adding SRST signal on $flatten\usb_I.$procdff$20275 ($dff) from module top (D = \cpu_I.mem_addr [13], Q = \usb_I.eps_bus_req, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20274 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:498$2434_Y, Q = \usb_I.eps_bus_write, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20273 ($dff) from module top (D = $flatten\usb_I.$and$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:497$2433_Y, Q = \usb_I.eps_bus_read, rval = 1'0).
Adding SRST signal on $flatten\usb_I.$procdff$20270 ($dff) from module top (D = $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623$2460_Y, Q = \usb_I.timeout_suspend, rval = 20'11011100110110000000).
Adding SRST signal on $flatten\usb_I.$procdff$20269 ($dff) from module top (D = $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632$2464_Y, Q = \usb_I.timeout_reset, rval = 20'10001010110100000000).
Adding SRST signal on $flatten\usb_I.$procdff$20267 ($dff) from module top (D = \usb_I.cr_pu_ena, Q = \usb_I.pad_pu, rval = 1'0).
Adding EN signal on $flatten\sys_mgr_I.$procdff$20003 ($adff) from module top (D = $flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999_Y [2:0], Q = \sys_mgr_I.rst_cnt [2:0]).
Adding SRST signal on $flatten\dfu_helper_I.\btn_flt_I.$procdff$20011 ($dff) from module top (D = $flatten\dfu_helper_I.\btn_flt_I.$procmux$3751_Y, Q = \dfu_helper_I.btn_flt_I.state, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20891 ($sdff) from module top (D = 1'1, Q = \dfu_helper_I.btn_flt_I.state).
Adding EN signal on $flatten\dfu_helper_I.$procdff$20181 ($adff) from module top (D = $flatten\dfu_helper_I.$procmux$12390_Y, Q = \dfu_helper_I.wb_sel).
Adding EN signal on $flatten\cpu_I.$procdff$20162 ($dff) from module top (D = \cpu_I.mem_rdata, Q = \cpu_I.mem_rdata_q).
Adding EN signal on $flatten\cpu_I.$procdff$20157 ($dff) from module top (D = $flatten\cpu_I.$0\mem_state[1:0], Q = \cpu_I.mem_state).
Adding EN signal on $flatten\cpu_I.$procdff$20156 ($dff) from module top (D = $flatten\cpu_I.$procmux$12036_Y, Q = \cpu_I.mem_wstrb).
Adding EN signal on $flatten\cpu_I.$procdff$20155 ($dff) from module top (D = \cpu_I.mem_la_wdata, Q = \cpu_I.mem_wdata).
Adding EN signal on $flatten\cpu_I.$procdff$20154 ($dff) from module top (D = \cpu_I.mem_la_addr, Q = \cpu_I.mem_addr).
Adding EN signal on $flatten\cpu_I.$procdff$20152 ($dff) from module top (D = $flatten\cpu_I.$0\mem_valid[0:0], Q = \cpu_I.mem_valid).
Adding SRST signal on $flatten\cpu_I.$procdff$20136 ($dff) from module top (D = $flatten\cpu_I.$reduce_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:846$2749_Y, Q = \cpu_I.is_compare, rval = 1'0).
Adding EN signal on $flatten\cpu_I.$procdff$20135 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:860$2769_Y, Q = \cpu_I.is_alu_reg_reg).
Adding EN signal on $flatten\cpu_I.$procdff$20134 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:859$2768_Y, Q = \cpu_I.is_alu_reg_imm).
Adding SRST signal on $flatten\cpu_I.$procdff$20132 ($dff) from module top (D = $flatten\cpu_I.$procmux$11417_Y, Q = \cpu_I.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20937 ($sdff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:856$2765_Y, Q = \cpu_I.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\cpu_I.$procdff$20129 ($dff) from module top (D = $flatten\cpu_I.$reduce_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:842$2745_Y, Q = \cpu_I.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\cpu_I.$procdff$20128 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1091$2998_Y, Q = \cpu_I.is_sll_srl_sra).
Adding EN signal on $flatten\cpu_I.$procdff$20127 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:858$2767_Y, Q = \cpu_I.is_sb_sh_sw).
Adding EN signal on $flatten\cpu_I.$procdff$20126 ($dff) from module top (D = $flatten\cpu_I.$logic_or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1082$2987_Y, Q = \cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\cpu_I.$procdff$20125 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1076$2978_Y, Q = \cpu_I.is_slli_srli_srai).
Adding EN signal on $flatten\cpu_I.$procdff$20124 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:857$2766_Y, Q = \cpu_I.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\cpu_I.$procdff$20122 ($dff) from module top (D = 1'0, Q = \cpu_I.compressed_instr).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:793:run$20945 ($dffe) from module top.
Adding EN signal on $flatten\cpu_I.$procdff$20121 ($dff) from module top (D = { \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [31] \cpu_I.mem_rdata_latched [19:12] \cpu_I.mem_rdata_latched [20] \cpu_I.mem_rdata_latched [30:21] 1'0 }, Q = \cpu_I.decoded_imm_uj).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:793:run$20946 ($dffe) from module top.
Adding EN signal on $flatten\cpu_I.$procdff$20120 ($dff) from module top (D = $flatten\cpu_I.$procmux$11463_Y, Q = \cpu_I.decoded_imm).
Adding EN signal on $flatten\cpu_I.$procdff$20119 ($dff) from module top (D = \cpu_I.mem_rdata_latched [24:20], Q = \cpu_I.decoded_rs2).
Adding EN signal on $flatten\cpu_I.$procdff$20118 ($dff) from module top (D = \cpu_I.mem_rdata_latched [19:15], Q = \cpu_I.decoded_rs1).
Adding EN signal on $flatten\cpu_I.$procdff$20117 ($dff) from module top (D = \cpu_I.mem_rdata_latched [11:7], Q = \cpu_I.decoded_rd).
Adding EN signal on $flatten\cpu_I.$procdff$20113 ($dff) from module top (D = 1'0, Q = \cpu_I.instr_retirq).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:793:run$20951 ($dffe) from module top.
Adding EN signal on $flatten\cpu_I.$procdff$20110 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1068$2945_Y, Q = \cpu_I.instr_ecall_ebreak).
Adding SRST signal on $flatten\cpu_I.$procdff$20105 ($dff) from module top (D = $flatten\cpu_I.$procmux$11573_Y, Q = \cpu_I.instr_and, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20953 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1059$2914_Y, Q = \cpu_I.instr_and).
Adding SRST signal on $flatten\cpu_I.$procdff$20104 ($dff) from module top (D = $flatten\cpu_I.$procmux$11577_Y, Q = \cpu_I.instr_or, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20955 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1058$2910_Y, Q = \cpu_I.instr_or).
Adding SRST signal on $flatten\cpu_I.$procdff$20103 ($dff) from module top (D = $flatten\cpu_I.$procmux$11581_Y, Q = \cpu_I.instr_sra, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20957 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1057$2906_Y, Q = \cpu_I.instr_sra).
Adding SRST signal on $flatten\cpu_I.$procdff$20102 ($dff) from module top (D = $flatten\cpu_I.$procmux$11585_Y, Q = \cpu_I.instr_srl, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20959 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1056$2902_Y, Q = \cpu_I.instr_srl).
Adding SRST signal on $flatten\cpu_I.$procdff$20101 ($dff) from module top (D = $flatten\cpu_I.$procmux$11589_Y, Q = \cpu_I.instr_xor, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20961 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1055$2898_Y, Q = \cpu_I.instr_xor).
Adding SRST signal on $flatten\cpu_I.$procdff$20100 ($dff) from module top (D = $flatten\cpu_I.$procmux$11593_Y, Q = \cpu_I.instr_sltu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20963 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1054$2894_Y, Q = \cpu_I.instr_sltu).
Adding SRST signal on $flatten\cpu_I.$procdff$20099 ($dff) from module top (D = $flatten\cpu_I.$procmux$11597_Y, Q = \cpu_I.instr_slt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20965 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1053$2890_Y, Q = \cpu_I.instr_slt).
Adding SRST signal on $flatten\cpu_I.$procdff$20098 ($dff) from module top (D = $flatten\cpu_I.$procmux$11601_Y, Q = \cpu_I.instr_sll, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20967 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1052$2886_Y, Q = \cpu_I.instr_sll).
Adding SRST signal on $flatten\cpu_I.$procdff$20097 ($dff) from module top (D = $flatten\cpu_I.$procmux$11605_Y, Q = \cpu_I.instr_sub, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20969 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1051$2882_Y, Q = \cpu_I.instr_sub).
Adding SRST signal on $flatten\cpu_I.$procdff$20096 ($dff) from module top (D = $flatten\cpu_I.$procmux$11609_Y, Q = \cpu_I.instr_add, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20971 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1050$2878_Y, Q = \cpu_I.instr_add).
Adding EN signal on $flatten\cpu_I.$procdff$20095 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1048$2874_Y, Q = \cpu_I.instr_srai).
Adding EN signal on $flatten\cpu_I.$procdff$20094 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1047$2870_Y, Q = \cpu_I.instr_srli).
Adding EN signal on $flatten\cpu_I.$procdff$20093 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1046$2866_Y, Q = \cpu_I.instr_slli).
Adding SRST signal on $flatten\cpu_I.$procdff$20092 ($dff) from module top (D = $flatten\cpu_I.$procmux$11619_Y, Q = \cpu_I.instr_andi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20976 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1044$2862_Y, Q = \cpu_I.instr_andi).
Adding SRST signal on $flatten\cpu_I.$procdff$20091 ($dff) from module top (D = $flatten\cpu_I.$procmux$11623_Y, Q = \cpu_I.instr_ori, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20978 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1043$2860_Y, Q = \cpu_I.instr_ori).
Adding SRST signal on $flatten\cpu_I.$procdff$20090 ($dff) from module top (D = $flatten\cpu_I.$procmux$11627_Y, Q = \cpu_I.instr_xori, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20980 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1042$2858_Y, Q = \cpu_I.instr_xori).
Adding SRST signal on $flatten\cpu_I.$procdff$20089 ($dff) from module top (D = $flatten\cpu_I.$procmux$11631_Y, Q = \cpu_I.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20982 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1041$2856_Y, Q = \cpu_I.instr_sltiu).
Adding SRST signal on $flatten\cpu_I.$procdff$20088 ($dff) from module top (D = $flatten\cpu_I.$procmux$11635_Y, Q = \cpu_I.instr_slti, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20984 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1040$2854_Y, Q = \cpu_I.instr_slti).
Adding SRST signal on $flatten\cpu_I.$procdff$20087 ($dff) from module top (D = $flatten\cpu_I.$procmux$11639_Y, Q = \cpu_I.instr_addi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20986 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1039$2852_Y, Q = \cpu_I.instr_addi).
Adding EN signal on $flatten\cpu_I.$procdff$20086 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1037$2850_Y, Q = \cpu_I.instr_sw).
Adding EN signal on $flatten\cpu_I.$procdff$20085 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1036$2848_Y, Q = \cpu_I.instr_sh).
Adding EN signal on $flatten\cpu_I.$procdff$20084 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1035$2846_Y, Q = \cpu_I.instr_sb).
Adding EN signal on $flatten\cpu_I.$procdff$20083 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1033$2844_Y, Q = \cpu_I.instr_lhu).
Adding EN signal on $flatten\cpu_I.$procdff$20082 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1032$2842_Y, Q = \cpu_I.instr_lbu).
Adding EN signal on $flatten\cpu_I.$procdff$20081 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1031$2840_Y, Q = \cpu_I.instr_lw).
Adding EN signal on $flatten\cpu_I.$procdff$20080 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1030$2838_Y, Q = \cpu_I.instr_lh).
Adding EN signal on $flatten\cpu_I.$procdff$20079 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1029$2836_Y, Q = \cpu_I.instr_lb).
Adding SRST signal on $flatten\cpu_I.$procdff$20078 ($dff) from module top (D = $flatten\cpu_I.$procmux$11659_Y, Q = \cpu_I.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20996 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1027$2834_Y, Q = \cpu_I.instr_bgeu).
Adding SRST signal on $flatten\cpu_I.$procdff$20077 ($dff) from module top (D = $flatten\cpu_I.$procmux$11663_Y, Q = \cpu_I.instr_bltu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$20998 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1026$2832_Y, Q = \cpu_I.instr_bltu).
Adding SRST signal on $flatten\cpu_I.$procdff$20076 ($dff) from module top (D = $flatten\cpu_I.$procmux$11667_Y, Q = \cpu_I.instr_bge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21000 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1025$2830_Y, Q = \cpu_I.instr_bge).
Adding SRST signal on $flatten\cpu_I.$procdff$20075 ($dff) from module top (D = $flatten\cpu_I.$procmux$11671_Y, Q = \cpu_I.instr_blt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21002 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1024$2828_Y, Q = \cpu_I.instr_blt).
Adding SRST signal on $flatten\cpu_I.$procdff$20074 ($dff) from module top (D = $flatten\cpu_I.$procmux$11675_Y, Q = \cpu_I.instr_bne, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21004 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1023$2826_Y, Q = \cpu_I.instr_bne).
Adding SRST signal on $flatten\cpu_I.$procdff$20073 ($dff) from module top (D = $flatten\cpu_I.$procmux$11679_Y, Q = \cpu_I.instr_beq, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21006 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1022$2824_Y, Q = \cpu_I.instr_beq).
Adding EN signal on $flatten\cpu_I.$procdff$20072 ($dff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:852$2756_Y, Q = \cpu_I.instr_jalr).
Adding EN signal on $flatten\cpu_I.$procdff$20071 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:851$2753_Y, Q = \cpu_I.instr_jal).
Adding EN signal on $flatten\cpu_I.$procdff$20070 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:850$2752_Y, Q = \cpu_I.instr_auipc).
Adding EN signal on $flatten\cpu_I.$procdff$20069 ($dff) from module top (D = $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:849$2751_Y, Q = \cpu_I.instr_lui).
Adding SRST signal on $flatten\cpu_I.$procdff$20058 ($dff) from module top (D = $flatten\cpu_I.$procmux$10369_Y, Q = \cpu_I.latched_rd, rval = 5'00010).
Adding EN signal on $auto$opt_dff.cc:731:run$21012 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10369_Y, Q = \cpu_I.latched_rd).
Adding SRST signal on $flatten\cpu_I.$procdff$20057 ($dff) from module top (D = $flatten\cpu_I.$procmux$10395_Y, Q = \cpu_I.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21020 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10395_Y, Q = \cpu_I.latched_is_lb).
Adding SRST signal on $flatten\cpu_I.$procdff$20056 ($dff) from module top (D = $flatten\cpu_I.$procmux$10408_Y, Q = \cpu_I.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21030 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10408_Y, Q = \cpu_I.latched_is_lh).
Adding SRST signal on $flatten\cpu_I.$procdff$20055 ($dff) from module top (D = $flatten\cpu_I.$procmux$10421_Y, Q = \cpu_I.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21040 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10421_Y, Q = \cpu_I.latched_is_lu).
Adding EN signal on $flatten\cpu_I.$procdff$20053 ($dff) from module top (D = \cpu_I.compressed_instr, Q = \cpu_I.latched_compr).
Adding SRST signal on $flatten\cpu_I.$procdff$20052 ($dff) from module top (D = $flatten\cpu_I.$procmux$10466_Y, Q = \cpu_I.latched_branch, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21055 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10466_Y, Q = \cpu_I.latched_branch).
Adding SRST signal on $flatten\cpu_I.$procdff$20051 ($dff) from module top (D = $flatten\cpu_I.$procmux$10502_Y, Q = \cpu_I.latched_stalu, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21059 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10502_Y, Q = \cpu_I.latched_stalu).
Adding SRST signal on $flatten\cpu_I.$procdff$20050 ($dff) from module top (D = $flatten\cpu_I.$procmux$10509_Y, Q = \cpu_I.latched_store, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:731:run$21067 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10509_Y, Q = \cpu_I.latched_store).
Adding SRST signal on $flatten\cpu_I.$procdff$20039 ($dff) from module top (D = $flatten\cpu_I.$procmux$10133_Y, Q = \cpu_I.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\cpu_I.$procdff$20036 ($dff) from module top (D = $flatten\cpu_I.$procmux$10773_Y, Q = \cpu_I.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:731:run$21078 ($sdff) from module top (D = 1'0, Q = \cpu_I.mem_do_wdata).
Adding SRST signal on $flatten\cpu_I.$procdff$20035 ($dff) from module top (D = $flatten\cpu_I.$procmux$10777_Y, Q = \cpu_I.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:731:run$21080 ($sdff) from module top (D = 1'0, Q = \cpu_I.mem_do_rdata).
Adding SRST signal on $flatten\cpu_I.$procdff$20034 ($dff) from module top (D = $flatten\cpu_I.$procmux$10848_Y, Q = \cpu_I.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:731:run$21082 ($sdff) from module top (D = $flatten\cpu_I.$procmux$10848_Y, Q = \cpu_I.mem_do_rinst).
Adding SRST signal on $flatten\cpu_I.$procdff$20033 ($dff) from module top (D = $flatten\cpu_I.$procmux$10873_Y, Q = \cpu_I.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:731:run$21096 ($sdff) from module top (D = $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1552$3127_Y, Q = \cpu_I.mem_do_prefetch).
Adding SRST signal on $flatten\cpu_I.$procdff$20026 ($dff) from module top (D = $flatten\cpu_I.$procmux$10267_Y, Q = \cpu_I.reg_out, rval = 1024).
Adding EN signal on $flatten\cpu_I.$procdff$20025 ($dff) from module top (D = $flatten\cpu_I.$procmux$10977_Y, Q = \cpu_I.reg_op2).
Adding EN signal on $flatten\cpu_I.$procdff$20024 ($dff) from module top (D = $flatten\cpu_I.$procmux$11000_Y [31], Q = \cpu_I.reg_op1 [31]).
Adding EN signal on $flatten\cpu_I.$procdff$20024 ($dff) from module top (D = $flatten\cpu_I.$procmux$11000_Y [30:0], Q = \cpu_I.reg_op1 [30:0]).
Adding SRST signal on $flatten\cpu_I.$procdff$20023 ($dff) from module top (D = $flatten\cpu_I.$procmux$11064_Y, Q = \cpu_I.reg_next_pc [31:2], rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:731:run$21156 ($sdff) from module top (D = $flatten\cpu_I.$procmux$11053_Y, Q = \cpu_I.reg_next_pc [31:2]).
Adding SRST signal on $flatten\cpu_I.$procdff$20022 ($dff) from module top (D = $flatten\cpu_I.$procmux$11076_Y, Q = \cpu_I.reg_pc [31:2], rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:731:run$21158 ($sdff) from module top (D = $flatten\cpu_I.$3\current_pc[31:0] [31:2], Q = \cpu_I.reg_pc [31:2]).
Adding SRST signal on $flatten\cpu_I.$procdff$20015 ($dff) from module top (D = $flatten\cpu_I.$procmux$10351_Y, Q = \cpu_I.trap, rval = 1'0).

50.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 212 unused cells and 267 unused wires.
<suppressed ~215 debug messages>

50.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

50.12.9. Rerunning OPT passes. (Maybe there is more to do..)

50.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

50.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

50.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:793:run$21054 ($dffe) from module top.

50.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 31 unused wires.
<suppressed ~2 debug messages>

50.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

50.12.16. Rerunning OPT passes. (Maybe there is more to do..)

50.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

50.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.12.20. Executing OPT_DFF pass (perform DFF optimizations).

50.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

50.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.12.23. Rerunning OPT passes. (Maybe there is more to do..)

50.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

50.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.12.27. Executing OPT_DFF pass (perform DFF optimizations).

50.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.12.30. Finished OPT passes. (There is nothing left to do.)

50.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port top.$flatten\bram_I.$meminit$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:0$2535 (bram_I.mem).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20462 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20458 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20716 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20451 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20708 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20700 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$20906 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$20904 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20796 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20429 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20616 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20618 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20608 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20612 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20602 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20606 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20598 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$20902 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20622 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20579 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$20900 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20435 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$21016 ($ne).
Removed cell top.$flatten\cpu_I.$procmux$12064 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12074 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12076 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12080 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$11164 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$11023 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12019 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$11006 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$11004 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10998 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10996 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20569 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$20898 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\cpu_I.$procmux$12018_CMP0 ($eq).
Removed cell top.$flatten\cpu_I.$procmux$10846 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10785 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12016 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20550 ($eq).
Removed cell top.$flatten\cpu_I.$procmux$10497 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10419 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10417 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10406 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10404 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10393 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10391 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10364 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10341 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10321 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10270 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10265 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$10263 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20544 ($eq).
Removed cell top.$flatten\cpu_I.$procmux$9998 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$9995 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12006 ($mux).
Removed cell top.$flatten\cpu_I.$procmux$12025 ($mux).
Removed top 11 bits (of 31) from FF cell top.$auto$opt_dff.cc:793:run$20946 ($dffe).
Removed top 31 bits (of 32) from port B of cell top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189 ($sub).
Removed top 29 bits (of 32) from port B of cell top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182 ($sub).
Removed top 29 bits (of 32) from port B of cell top.$flatten\cpu_I.$ge$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814$3174 ($ge).
Removed top 29 bits (of 32) from port B of cell top.$flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539$3123 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296$3046 ($add).
Removed cell top.$flatten\cpu_I.$procmux$12010 ($mux).
Removed top 1 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1048$2873 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1041$2855 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1031$2839 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1023$2825 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:860$2769 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:859$2768 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:858$2767 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:857$2766 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:850$2752 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:849$2751 ($eq).
Removed top 30 bits (of 32) from mux cell top.$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:601$2732 ($mux).
Removed top 3 bits (of 4) from port A of cell top.$flatten\cpu_I.$shl$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:403$2673 ($shl).
Removed top 24 bits (of 32) from mux cell top.$flatten\cpu_I.$procmux$12302 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\cpu_I.$procmux$12305_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell top.$flatten\cpu_I.$procmux$12311 ($pmux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\pb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:102$2572 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\pb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:102$2571 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\pb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:102$2570 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\pb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:102$2569 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\pb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:102$2568 ($eq).
Removed top 16 bits (of 32) from port B of cell top.$flatten\pb_I.$or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:152$2563 ($or).
Removed top 24 bits (of 32) from port B of cell top.$flatten\pb_I.$or$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:152$2561 ($or).
Removed cell top.$flatten\bram_I.$procmux$12382 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12379 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12373 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12370 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12364 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12361 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12355 ($mux).
Removed cell top.$flatten\bram_I.$procmux$12352 ($mux).
Removed top 23 bits (of 24) from port B of cell top.$flatten\dfu_helper_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113$2490 ($add).
Removed top 4 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20479 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$21084 ($ne).
Removed top 4 bits (of 7) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$21088 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$21090 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20483 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179$872 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179$872 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:201$873 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:202$874 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:203$875 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:204$876 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:205$877 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:206$878 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:207$879 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\usb_I.\trans_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:303$901 ($eq).
Removed cell top.$flatten\usb_I.\trans_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:375$919 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\trans_I.$procmux$12550_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell top.$flatten\usb_I.\trans_I.$procmux$12552 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\usb_I.\trans_I.$procmux$12555 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\usb_I.\trans_I.$procmux$12575_CMP0 ($eq).
Removed top 29 bits (of 32) from port A of cell top.$flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:307$806 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:308$807 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:311$813 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:313$817 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20530 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20443 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20509 ($eq).
Removed top 29 bits (of 32) from mux cell top.$flatten\usb_I.\rx_pkt_I.\crc_5_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3552 ($mux).
Removed top 1 bits (of 16) from port B of cell top.$flatten\usb_I.\rx_pkt_I.\crc_16_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:44$3547 ($eq).
Removed top 16 bits (of 32) from mux cell top.$flatten\usb_I.\rx_pkt_I.\crc_16_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3544 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\usb_I.\rx_ll_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:98$743 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12843_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12844_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12845_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell top.$flatten\usb_I.\rx_ll_I.$procmux$12853 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12860_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12861_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12862_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12873_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12886_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12887_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\usb_I.\rx_ll_I.$procmux$12888_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\tx_pkt_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:137$988 ($eq).
Removed top 28 bits (of 32) from port A of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001 ($sub).
Removed top 1 bits (of 8) from mux cell top.$flatten\usb_I.\tx_pkt_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172$1007 ($mux).
Removed top 21 bits (of 32) from mux cell top.$flatten\usb_I.\tx_pkt_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1023 ($mux).
Removed top 21 bits (of 32) from port A of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024 ($sub).
Removed top 21 bits (of 32) from port Y of cell top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20501 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$20496 ($eq).
Removed top 16 bits (of 32) from mux cell top.$flatten\usb_I.\tx_pkt_I.\crc_16_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3544 ($mux).
Removed top 30 bits (of 32) from port A of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962 ($add).
Removed top 29 bits (of 32) from mux cell top.$flatten\usb_I.\tx_ll_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$964 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\usb_I.\tx_ll_I.$procmux$12494_CMP0 ($eq).
Removed cell top.$flatten\usb_I.\tx_ll_I.$procmux$12510 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3719_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3720_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3721_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3722_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3723_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3724_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3725_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3736_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3737_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3738_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3739_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3740_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3741_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\usb_I.\phy_I.$procmux$3742_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\usb_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:411$2410 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962 ($add).
Removed top 24 bits (of 32) from wire top.$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:32$2497_EN[31:0]$2504.
Removed top 16 bits (of 32) from wire top.$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_DATA[31:0]$2506.
Removed top 16 bits (of 32) from wire top.$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:33$2498_EN[31:0]$2507.
Removed top 8 bits (of 32) from wire top.$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_DATA[31:0]$2509.
Removed top 8 bits (of 32) from wire top.$flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:34$2499_EN[31:0]$2510.
Removed top 16 bits (of 32) from wire top.$flatten\cpu_I.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire top.$flatten\cpu_I.$3\mem_rdata_word[31:0].
Removed top 27 bits (of 32) from wire top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182_Y.
Removed top 27 bits (of 32) from wire top.$flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189_Y.
Removed top 28 bits (of 32) from wire top.$flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999_Y.
Removed top 3 bits (of 4) from wire top.$flatten\usb_I.\rx_ll_I.$procmux$12853_Y.
Removed top 28 bits (of 32) from wire top.$flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792_Y.
Removed top 29 bits (of 32) from wire top.$flatten\usb_I.\rx_pkt_I.\crc_5_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3552_Y.
Removed top 1 bits (of 4) from wire top.$flatten\usb_I.\trans_I.$procmux$12552_Y.
Removed top 1 bits (of 4) from wire top.$flatten\usb_I.\trans_I.$procmux$12555_Y.
Removed top 29 bits (of 32) from wire top.$flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962_Y.
Removed top 29 bits (of 32) from wire top.$flatten\usb_I.\tx_ll_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$964_Y.
Removed top 28 bits (of 32) from wire top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001_Y.
Removed top 21 bits (of 32) from wire top.$flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024_Y.
Removed top 5 bits (of 8) from wire top.$flatten\usb_I.\tx_pkt_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172$1007_Y.
Removed top 14 bits (of 16) from wire top.ub_rdata.
Removed top 1 bits (of 6) from wire top.wb_ack.
Removed top 24 bits (of 32) from wire top.wb_rdata[2].

50.14. Executing PEEPOPT pass (run peephole optimizers).

50.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 71 unused wires.
<suppressed ~1 debug messages>

50.16. Executing SHARE pass (SAT-based resource sharing).

50.17. Executing TECHMAP pass (map to technology primitives).

50.17.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

50.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

50.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3238 ($add).
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296$3046 ($add).
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539$3123 ($add).
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548$3124 ($add).
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785$3168 ($add).
  creating $macc model for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848$3193 ($add).
  creating $macc model for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3237 ($sub).
  creating $macc model for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182 ($sub).
  creating $macc model for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189 ($sub).
  creating $macc model for $flatten\dfu_helper_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113$2490 ($add).
  creating $macc model for $flatten\dfu_helper_I.\btn_flt_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74$3415 ($add).
  creating $macc model for $flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999 ($add).
  creating $macc model for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540$2479 ($add).
  creating $macc model for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623$2460 ($add).
  creating $macc model for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632$2464 ($add).
  creating $macc model for $flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792 ($sub).
  creating $macc model for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179$872 ($add).
  creating $macc model for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415$933 ($add).
  creating $macc model for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429$942 ($add).
  creating $macc model for $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258$889 ($sub).
  creating $macc model for $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425$939 ($sub).
  creating $macc model for $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958 ($add).
  creating $macc model for $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962 ($add).
  creating $macc model for $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001 ($sub).
  creating $macc model for $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024 ($sub).
  creating $alu model for $macc $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024.
  creating $alu model for $macc $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001.
  creating $alu model for $macc $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962.
  creating $alu model for $macc $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958.
  creating $alu model for $macc $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425$939.
  creating $alu model for $macc $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258$889.
  creating $alu model for $macc $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429$942.
  creating $alu model for $macc $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415$933.
  creating $alu model for $macc $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179$872.
  creating $alu model for $macc $flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792.
  creating $alu model for $macc $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632$2464.
  creating $alu model for $macc $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623$2460.
  creating $alu model for $macc $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540$2479.
  creating $alu model for $macc $flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999.
  creating $alu model for $macc $flatten\dfu_helper_I.\btn_flt_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74$3415.
  creating $alu model for $macc $flatten\dfu_helper_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113$2490.
  creating $alu model for $macc $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189.
  creating $alu model for $macc $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182.
  creating $alu model for $macc $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3237.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848$3193.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785$3168.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548$3124.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539$3123.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296$3046.
  creating $alu model for $macc $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3238.
  creating $alu model for $flatten\cpu_I.$ge$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814$3174 ($ge): new $alu
  creating $alu model for $flatten\cpu_I.$lt$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221$3241 ($lt): new $alu
  creating $alu model for $flatten\cpu_I.$lt$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1222$3242 ($lt): merged with $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3237.
  creating $alu model for $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1220$3240 ($eq): merged with $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3237.
  creating $alu cell for $flatten\cpu_I.$ge$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814$3174: $auto$alumacc.cc:485:replace_alu$21187
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296$3046: $auto$alumacc.cc:485:replace_alu$21196
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539$3123: $auto$alumacc.cc:485:replace_alu$21199
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548$3124: $auto$alumacc.cc:485:replace_alu$21202
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785$3168: $auto$alumacc.cc:485:replace_alu$21205
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848$3193: $auto$alumacc.cc:485:replace_alu$21208
  creating $alu cell for $flatten\cpu_I.$lt$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221$3241: $auto$alumacc.cc:485:replace_alu$21211
  creating $alu cell for $flatten\cpu_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3238: $auto$alumacc.cc:485:replace_alu$21218
  creating $alu cell for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219$3237, $flatten\cpu_I.$lt$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1222$3242, $flatten\cpu_I.$eq$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1220$3240: $auto$alumacc.cc:485:replace_alu$21221
  creating $alu cell for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821$3182: $auto$alumacc.cc:485:replace_alu$21228
  creating $alu cell for $flatten\cpu_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829$3189: $auto$alumacc.cc:485:replace_alu$21231
  creating $alu cell for $flatten\dfu_helper_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113$2490: $auto$alumacc.cc:485:replace_alu$21234
  creating $alu cell for $flatten\dfu_helper_I.\btn_flt_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74$3415: $auto$alumacc.cc:485:replace_alu$21237
  creating $alu cell for $flatten\sys_mgr_I.$add$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80$1999: $auto$alumacc.cc:485:replace_alu$21240
  creating $alu cell for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540$2479: $auto$alumacc.cc:485:replace_alu$21243
  creating $alu cell for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623$2460: $auto$alumacc.cc:485:replace_alu$21246
  creating $alu cell for $flatten\usb_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632$2464: $auto$alumacc.cc:485:replace_alu$21249
  creating $alu cell for $flatten\usb_I.\rx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224$792: $auto$alumacc.cc:485:replace_alu$21252
  creating $alu cell for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179$872: $auto$alumacc.cc:485:replace_alu$21255
  creating $alu cell for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415$933: $auto$alumacc.cc:485:replace_alu$21258
  creating $alu cell for $flatten\usb_I.\trans_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429$942: $auto$alumacc.cc:485:replace_alu$21261
  creating $alu cell for $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258$889: $auto$alumacc.cc:485:replace_alu$21264
  creating $alu cell for $flatten\usb_I.\trans_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425$939: $auto$alumacc.cc:485:replace_alu$21267
  creating $alu cell for $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80$958: $auto$alumacc.cc:485:replace_alu$21270
  creating $alu cell for $flatten\usb_I.\tx_ll_I.$add$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94$962: $auto$alumacc.cc:485:replace_alu$21273
  creating $alu cell for $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154$1001: $auto$alumacc.cc:485:replace_alu$21276
  creating $alu cell for $flatten\usb_I.\tx_pkt_I.$sub$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193$1024: $auto$alumacc.cc:485:replace_alu$21279
  created 27 $alu and 0 $macc cells.

50.21. Executing OPT pass (performing simple optimizations).

50.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

50.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

50.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$11000: { \cpu_I.cpu_state [2] \cpu_I.cpu_state [4] $auto$opt_reduce.cc:134:opt_mux$21283 }
    New ctrl vector for $pmux cell $flatten\cpu_I.$procmux$12008: { $flatten\cpu_I.$logic_and$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:364$2641_Y $flatten\cpu_I.$procmux$12018_CMP $auto$opt_reduce.cc:134:opt_mux$21285 }
  Optimizing cells in module \top.
Performed a total of 2 changes.

50.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

50.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:793:run$20931 ($dffe) from module top (D = $flatten\cpu_I.$procmux$12066_Y, Q = \cpu_I.mem_valid, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:793:run$20909 ($dffe) from module top (D = $flatten\cpu_I.$procmux$12008_Y, Q = \cpu_I.mem_state, rval = 2'00).

50.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

50.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.21.9. Rerunning OPT passes. (Maybe there is more to do..)

50.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

50.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.21.13. Executing OPT_DFF pass (perform DFF optimizations).

50.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.21.16. Finished OPT passes. (There is nothing left to do.)

50.22. Executing MEMORY pass.

50.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

50.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

50.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.bram_I.mem write port 0.
  Analyzing top.bram_I.mem write port 1.
  Analyzing top.bram_I.mem write port 2.
  Analyzing top.bram_I.mem write port 3.

50.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\bram_I.mem'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.

50.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

50.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.bram_I.mem by address:
  Merging ports 0, 1 (address \cpu_I.mem_addr [9:2]).
  Merging ports 0, 2 (address \cpu_I.mem_addr [9:2]).
  Merging ports 0, 3 (address \cpu_I.mem_addr [9:2]).

50.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

50.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

50.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.bram_I.mem:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=32 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \bram_I.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \bram_I.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \bram_I.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \bram_I.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \bram_I.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \bram_I.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \bram_I.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \bram_I.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=50, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=2, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \bram_I.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \bram_I.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: bram_I.mem.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: bram_I.mem.1.0.0

50.25. Executing TECHMAP pass (map to technology primitives).

50.25.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

50.25.2. Continuing TECHMAP pass.
Using template $paramod$44b23e544e67292f120169b1c8d02ca85bba930a\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$0ad4a8af08e146cc20fe29619a91012ff8267219\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$af4d040b34e0305eb42eaa77301c8193ed9c4535\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3cca485e24ef5457a87332cb58bcd2a241d89045\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~137 debug messages>

50.26. Executing ICE40_BRAMINIT pass.
Processing usb_I.trans_I.mc_rom_I : usb_trans_mc.hex

50.27. Executing OPT pass (performing simple optimizations).

50.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~117 debug messages>

50.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\cpu_I.$procdff$20027 ($dff) from module top (D = $flatten\cpu_I.$0\reg_sh[4:0] [1:0], Q = \cpu_I.reg_sh [1:0]).

50.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 28 unused cells and 112 unused wires.
<suppressed ~35 debug messages>

50.27.5. Rerunning OPT passes. (Removed registers in this run.)

50.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.27.8. Executing OPT_DFF pass (perform DFF optimizations).

50.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.27.10. Finished fast OPT passes.

50.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

50.29. Executing OPT pass (performing simple optimizations).

50.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

50.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap$techmap21331\bram_I.mem.1.0.0.$reduce_or$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:222$21330: { $auto$wreduce.cc:454:run$21165 [23] $flatten\bram_I.$0$memwr$\mem$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:35$2500_EN[31:0]$2513 [31] }
    New input vector for $reduce_or cell $techmap$techmap21328\bram_I.mem.0.0.0.$reduce_or$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:222$21327: { $auto$wreduce.cc:454:run$21161 [7] $auto$wreduce.cc:454:run$21163 [15] }
    Consolidated identical input bits for $pmux cell $flatten\cpu_I.$procmux$10259:
      Old ports: A=\cpu_I.mem_rdata_word, B={ \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15:0] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7:0] }, Y=$flatten\cpu_I.$procmux$10259_Y
      New ports: A=\cpu_I.mem_rdata_word [31:8], B={ \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15] \cpu_I.mem_rdata_word [15:7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] \cpu_I.mem_rdata_word [7] }, Y=$flatten\cpu_I.$procmux$10259_Y [31:8]
      New connections: $flatten\cpu_I.$procmux$10259_Y [7:0] = \cpu_I.mem_rdata_word [7:0]
    Consolidated identical input bits for $pmux cell $flatten\cpu_I.$procmux$12327:
      Old ports: A=\cpu_I.reg_op2, B={ \cpu_I.reg_op2 [15:0] \cpu_I.reg_op2 [15:0] \cpu_I.reg_op2 [7:0] \cpu_I.reg_op2 [7:0] \cpu_I.reg_op2 [7:0] \cpu_I.reg_op2 [7:0] }, Y=\cpu_I.mem_la_wdata
      New ports: A=\cpu_I.reg_op2 [31:8], B={ \cpu_I.reg_op2 [15:0] \cpu_I.reg_op2 [15:0] \cpu_I.reg_op2 [7:0] \cpu_I.reg_op2 [7:0] }, Y=\cpu_I.mem_la_wdata [31:8]
      New connections: \cpu_I.mem_la_wdata [7:0] = \cpu_I.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1192$3014:
      Old ports: A={ \cpu_I.reg_next_pc [31:2] 2'00 }, B={ \cpu_I.reg_out [31:1] 1'0 }, Y=\cpu_I.next_pc
      New ports: A={ \cpu_I.reg_next_pc [31:2] 1'0 }, B=\cpu_I.reg_out [31:1], Y=\cpu_I.next_pc [31:1]
      New connections: \cpu_I.next_pc [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083:
      Old ports: A={ \cpu_I.reg_next_pc [31:2] 2'00 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$21334 1'0 }, Y=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083_Y
      New ports: A={ \cpu_I.reg_next_pc [31:2] 1'0 }, B=$auto$opt_expr.cc:205:group_cell_inputs$21334, Y=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083_Y [31:1]
      New connections: $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1621$3136:
      Old ports: A={ \cpu_I.reg_pc [31:2] 2'00 }, B=0, Y=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1621$3136_Y
      New ports: A=\cpu_I.reg_pc [31:2], B=30'000000000000000000000000000000, Y=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1621$3136_Y [31:2]
      New connections: $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1621$3136_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:366$2657:
      Old ports: A={ \cpu_I.reg_op1 [31:2] 2'00 }, B={ \cpu_I.next_pc [31:2] 2'00 }, Y=\cpu_I.mem_la_addr
      New ports: A=\cpu_I.reg_op1 [31:2], B=\cpu_I.next_pc [31:2], Y=\cpu_I.mem_la_addr [31:2]
      New connections: \cpu_I.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [2] $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [0] }
      New connections: { $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [3] $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [1] } = { $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [2] $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:395$2672_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:601$2732:
      Old ports: A=2'11, B=2'00, Y=$flatten\cpu_I.$procmux$12014_Y
      New ports: A=1'1, B=1'0, Y=$flatten\cpu_I.$procmux$12014_Y [0]
      New connections: $flatten\cpu_I.$procmux$12014_Y [1] = $flatten\cpu_I.$procmux$12014_Y [0]
    Consolidated identical input bits for $mux cell $flatten\dfu_helper_I.\btn_flt_I.$procmux$3763:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0]
      New connections: $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [3:1] = { $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0] $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0] $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\usb_I.\rx_pkt_I.\crc_16_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3544:
      Old ports: A=16'0000000000000000, B=16'1000000000000101, Y=\usb_I.rx_pkt_I.crc_16_I.state_upd_mux
      New ports: A=1'0, B=1'1, Y=\usb_I.rx_pkt_I.crc_16_I.state_upd_mux [0]
      New connections: \usb_I.rx_pkt_I.crc_16_I.state_upd_mux [15:1] = { \usb_I.rx_pkt_I.crc_16_I.state_upd_mux [0] 12'000000000000 \usb_I.rx_pkt_I.crc_16_I.state_upd_mux [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\usb_I.\rx_pkt_I.\crc_5_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3552:
      Old ports: A=3'000, B=3'101, Y=\usb_I.rx_pkt_I.crc_5_I.state_upd_mux [2:0]
      New ports: A=1'0, B=1'1, Y=\usb_I.rx_pkt_I.crc_5_I.state_upd_mux [0]
      New connections: \usb_I.rx_pkt_I.crc_5_I.state_upd_mux [2:1] = { \usb_I.rx_pkt_I.crc_5_I.state_upd_mux [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\usb_I.\trans_I.$procmux$12552:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$21174 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$21174 [1]
      New connections: { $auto$wreduce.cc:454:run$21174 [2] $auto$wreduce.cc:454:run$21174 [0] } = { $auto$wreduce.cc:454:run$21174 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\usb_I.\trans_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:340$903:
      Old ports: A={ 8'00000000 \usb_I.trans_I.ep_data_toggle \usb_I.trans_I.ep_bd_idx_nxt \usb_I.trans_I.ep_bd_ctrl \usb_I.trans_I.ep_bd_dual 1'0 \usb_I.trans_I.ep_type }, B={ \usb_I.trans_I.bd_state \usb_I.trans_I.trans_is_setup 2'00 \usb_I.trans_I.xfer_length }, Y=\usb_I.ep_status_I.p_din_0
      New ports: A={ 6'000000 \usb_I.trans_I.ep_data_toggle \usb_I.trans_I.ep_bd_idx_nxt \usb_I.trans_I.ep_bd_ctrl \usb_I.trans_I.ep_bd_dual 1'0 \usb_I.trans_I.ep_type }, B={ \usb_I.trans_I.bd_state \usb_I.trans_I.trans_is_setup \usb_I.trans_I.xfer_length }, Y={ \usb_I.ep_status_I.p_din_0 [15:12] \usb_I.ep_status_I.p_din_0 [9:0] }
      New connections: \usb_I.ep_status_I.p_din_0 [11:10] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\usb_I.\tx_ll_I.$procmux$12503:
      Old ports: A=3'000, B=6'110111, Y=$flatten\usb_I.\tx_ll_I.$procmux$12503_Y
      New ports: A=2'00, B=4'1011, Y=$flatten\usb_I.\tx_ll_I.$procmux$12503_Y [1:0]
      New connections: $flatten\usb_I.\tx_ll_I.$procmux$12503_Y [2] = $flatten\usb_I.\tx_ll_I.$procmux$12503_Y [1]
    Consolidated identical input bits for $mux cell $flatten\usb_I.\tx_pkt_I.\crc_16_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:37$3544:
      Old ports: A=16'0000000000000000, B=16'1000000000000101, Y=\usb_I.tx_pkt_I.crc_16_I.state_upd_mux
      New ports: A=1'0, B=1'1, Y=\usb_I.tx_pkt_I.crc_16_I.state_upd_mux [0]
      New connections: \usb_I.tx_pkt_I.crc_16_I.state_upd_mux [15:1] = { \usb_I.tx_pkt_I.crc_16_I.state_upd_mux [0] 12'000000000000 \usb_I.tx_pkt_I.crc_16_I.state_upd_mux [0] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\cpu_I.$procmux$9992:
      Old ports: A={ \cpu_I.reg_next_pc [31:2] 2'00 }, B=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083_Y, Y={ $flatten\cpu_I.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$21200 [1:0] }
      New ports: A={ \cpu_I.reg_next_pc [31:2] 1'0 }, B=$flatten\cpu_I.$ternary$/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1479$3083_Y [31:1], Y={ $flatten\cpu_I.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$21200 [1] }
      New connections: $auto$alumacc.cc:501:replace_alu$21200 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\dfu_helper_I.\btn_flt_I.$procmux$3769:
      Old ports: A=$flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0], B=4'0001, Y=\dfu_helper_I.btn_flt_I.cnt_move
      New ports: A={ $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0] $flatten\dfu_helper_I.\btn_flt_I.$2\cnt_move[3:0] [0] }, B=2'01, Y=\dfu_helper_I.btn_flt_I.cnt_move [1:0]
      New connections: \dfu_helper_I.btn_flt_I.cnt_move [3:2] = { \dfu_helper_I.btn_flt_I.cnt_move [1] \dfu_helper_I.btn_flt_I.cnt_move [1] }
    Consolidated identical input bits for $mux cell $flatten\usb_I.\trans_I.$procmux$12555:
      Old ports: A=$auto$wreduce.cc:454:run$21174 [2:0], B=3'100, Y=$auto$wreduce.cc:454:run$21175 [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$21174 [1] $auto$wreduce.cc:454:run$21174 [1] }, B=2'10, Y=$auto$wreduce.cc:454:run$21175 [2:1]
      New connections: $auto$wreduce.cc:454:run$21175 [0] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\usb_I.\trans_I.$procmux$12558:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$21175 [2:0] }, B=4'1000, Y=$flatten\usb_I.\trans_I.$procmux$12558_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$21175 [2:1] }, B=3'100, Y=$flatten\usb_I.\trans_I.$procmux$12558_Y [3:1]
      New connections: $flatten\usb_I.\trans_I.$procmux$12558_Y [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 21 changes.

50.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\usb_I.\ep_status_I.$procdff$20294 ($dff) from module top (D = \cpu_I.mem_wdata [11:10], Q = \usb_I.ep_status_I.din_1 [11:10], rval = 2'00).

50.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

50.29.9. Rerunning OPT passes. (Maybe there is more to do..)

50.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

50.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:793:run$20920 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:793:run$20920 ($dffe) from module top.

50.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

50.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.29.16. Rerunning OPT passes. (Maybe there is more to do..)

50.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

50.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

50.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.29.20. Executing OPT_DFF pass (perform DFF optimizations).

50.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.29.23. Finished OPT passes. (There is nothing left to do.)

50.30. Executing ICE40_WRAPCARRY pass (wrap carries).

50.31. Executing TECHMAP pass (map to technology primitives).

50.31.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

50.31.2. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

50.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ice40_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_ice40_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ice40_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2585 debug messages>

50.32. Executing OPT pass (performing simple optimizations).

50.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1879 debug messages>

50.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2766 debug messages>
Removed a total of 922 cells.

50.32.3. Executing OPT_DFF pass (perform DFF optimizations).

50.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 426 unused cells and 2722 unused wires.
<suppressed ~436 debug messages>

50.32.5. Finished fast OPT passes.

50.33. Executing ICE40_OPT pass (performing simple optimizations).

50.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21187.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$21187.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21196.slice[0].carry: CO=\cpu_I.reg_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21199.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$21199.B [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21228.slice[0].carry: CO=\cpu_I.reg_sh [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21231.slice[0].carry: CO=\cpu_I.reg_sh [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21240.slice[0].carry: CO=\sys_mgr_I.rst_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21252.slice[0].carry: CO=\usb_I.rx_pkt_I.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21252.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$21252.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21255.slice[0].carry: CO=\usb_I.trans_I.mc_pc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21270.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$21270.B [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21270.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21273.slice[0].carry: CO=\usb_I.tx_ll_I.bs_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21276.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$21276.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$21279.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$21279.A [0]

50.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~37 debug messages>

50.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26529 ($_DFFE_PP_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12870.B_AND_S [2], Q = \usb_I.rx_ll_I.dec_eop_state_1 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26528 ($_DFFE_PP_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12870.Y_B [1], Q = \usb_I.rx_ll_I.dec_eop_state_1 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26527 ($_DFFE_PP_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12870.Y_B [0], Q = \usb_I.rx_ll_I.dec_eop_state_1 [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26524 ($_SDFFCE_PN0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12855.B_AND_S [3], Q = \usb_I.rx_ll_I.dec_sync_state_1 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26523 ($_SDFFCE_PN0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12855.Y_B [2], Q = \usb_I.rx_ll_I.dec_sync_state_1 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26522 ($_SDFFCE_PN0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12855.Y_B [1], Q = \usb_I.rx_ll_I.dec_sync_state_1 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26520 ($_SDFFCE_PP0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12838.B_AND_S [3], Q = \usb_I.rx_ll_I.dec_rep_state_1 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26519 ($_SDFFCE_PP0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12838.Y_B [2], Q = \usb_I.rx_ll_I.dec_rep_state_1 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$26518 ($_SDFFCE_PP0P_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12838.Y_B [1], Q = \usb_I.rx_ll_I.dec_rep_state_1 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$25922 ($_SDFF_PP0_) from module top (D = $flatten\usb_I.\rx_ll_I.$procmux$12881.Y_B [1], Q = \usb_I.rx_ll_I.samp_cnt [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23063 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [31], Q = \cpu_I.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23062 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [30], Q = \cpu_I.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23061 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [29], Q = \cpu_I.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23060 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [28], Q = \cpu_I.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23059 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [27], Q = \cpu_I.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23058 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [26], Q = \cpu_I.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23057 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [25], Q = \cpu_I.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23056 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [24], Q = \cpu_I.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23055 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [23], Q = \cpu_I.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23054 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [22], Q = \cpu_I.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23053 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [21], Q = \cpu_I.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23052 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [20], Q = \cpu_I.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23051 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [19], Q = \cpu_I.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23050 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [18], Q = \cpu_I.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23049 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [17], Q = \cpu_I.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23048 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [16], Q = \cpu_I.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23047 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [15], Q = \cpu_I.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23046 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [14], Q = \cpu_I.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23045 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [13], Q = \cpu_I.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23044 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [12], Q = \cpu_I.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23043 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [11], Q = \cpu_I.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23042 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [10], Q = \cpu_I.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23041 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [9], Q = \cpu_I.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23040 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [8], Q = \cpu_I.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23039 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [7], Q = \cpu_I.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23038 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [6], Q = \cpu_I.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23037 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [5], Q = \cpu_I.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23036 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [4], Q = \cpu_I.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23035 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [3], Q = \cpu_I.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23034 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [2], Q = \cpu_I.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:377:simplemap_ff$23033 ($_DFFE_PP_) from module top (D = $flatten\cpu_I.$procmux$11463.Y_B [1], Q = \cpu_I.decoded_imm [1], rval = 1'0).

50.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 10 unused wires.
<suppressed ~43 debug messages>

50.33.6. Rerunning OPT passes. (Removed registers in this run.)

50.33.7. Running ICE40 specific optimizations.

50.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

50.33.10. Executing OPT_DFF pass (perform DFF optimizations).

50.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

50.33.12. Rerunning OPT passes. (Removed registers in this run.)

50.33.13. Running ICE40 specific optimizations.

50.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.33.16. Executing OPT_DFF pass (perform DFF optimizations).

50.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.33.18. Finished OPT passes. (There is nothing left to do.)

50.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

50.35. Executing TECHMAP pass (map to technology primitives).

50.35.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

50.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~925 debug messages>

50.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$21196.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21199.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21228.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21231.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21240.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21252.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21252.slice[3].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21255.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21270.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21270.slice[2].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21273.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21276.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$21279.slice[0].carry ($lut).

50.38. Executing ICE40_OPT pass (performing simple optimizations).

50.38.1. Running ICE40 specific optimizations.

50.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~385 debug messages>

50.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~573 debug messages>
Removed a total of 191 cells.

50.38.4. Executing OPT_DFF pass (perform DFF optimizations).

50.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4772 unused wires.
<suppressed ~1 debug messages>

50.38.6. Rerunning OPT passes. (Removed registers in this run.)

50.38.7. Running ICE40 specific optimizations.

50.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

50.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50.38.10. Executing OPT_DFF pass (perform DFF optimizations).

50.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

50.38.12. Finished OPT passes. (There is nothing left to do.)

50.39. Executing TECHMAP pass (map to technology primitives).

50.39.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

50.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

50.40. Executing ABC pass (technology mapping using ABC).

50.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 3902 gates and 5137 wires to a netlist network with 1233 inputs and 871 outputs.

50.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1180.
ABC: Participating nodes from both networks       =    2517.
ABC: Participating nodes from the first network   =    1185. (  73.51 % of nodes)
ABC: Participating nodes from the second network  =    1332. (  82.63 % of nodes)
ABC: Node pairs (any polarity)                    =    1185. (  73.51 % of names can be moved)
ABC: Node pairs (same polarity)                   =     990. (  61.41 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

50.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1611
ABC RESULTS:        internal signals:     3033
ABC RESULTS:           input signals:     1233
ABC RESULTS:          output signals:      871
Removing temp directory.

50.41. Executing ICE40_WRAPCARRY pass (wrap carries).

50.42. Executing TECHMAP pass (map to technology primitives).

50.42.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

50.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 58 unused cells and 3240 unused wires.

50.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1952
  1-LUT               53
  2-LUT              290
  3-LUT              794
  4-LUT              815
  with \SB_CARRY    (#0)  341
  with \SB_CARRY    (#1)  338

Eliminating LUTs.
Number of LUTs:     1952
  1-LUT               53
  2-LUT              290
  3-LUT              794
  4-LUT              815
  with \SB_CARRY    (#0)  341
  with \SB_CARRY    (#1)  338

Combining LUTs.
Number of LUTs:     1913
  1-LUT               53
  2-LUT              249
  3-LUT              764
  4-LUT              847
  with \SB_CARRY    (#0)  341
  with \SB_CARRY    (#1)  338

Eliminated 0 LUTs.
Combined 39 LUTs.
<suppressed ~12821 debug messages>

50.44. Executing TECHMAP pass (map to technology primitives).

50.44.1. Executing Verilog-2005 frontend: /Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

50.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$fd2847bd008edd03070f42355fdb14fda0191818\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$62f6ec4235bf971942cc23ec48b54028446d4b76\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$e4f0672b1b304c5f823c392f5c998838e860eb67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$2148a1805a1c3b3bf66b2f659d4ba0e8506227b2\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$2d6fae636640ca92cde9fb82060ffcee093de506\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$5b94a2723bee3981c7b2df99b2c284c32a3097be\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$510a7340b4f60ca9990f7505cadf24dcdeae0f32\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$c5352692fcf710c9e879e052ae147ebb6cc22ba7\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$7ee0028c4374eebfc180a68ee762b314b03436b0\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$4f8066b1ac1b63eb4f02643acff28e860271e033\$lut for cells of type $lut.
Using template $paramod$d151c38cd9b2f723ca2e7bae80e30ea6d32d7878\$lut for cells of type $lut.
Using template $paramod$f68b885f17b14c72d437092fb932e0559426ddc1\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$819f824e90d407579321ff4ae3796163f4cb4e5e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$3d99f909fcac8a2aa9ff34c7066c9ede5cea31d7\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$573269cdf5f92479a3d66b4e920186d363a31a37\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$5cceef04e3eecfb0b1ae51e18b3dc86e00640937\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$bdd467ff8cd1dcb7f29205d35672ee06332199f2\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$c82d7aa204724568255de10e493596086641f722\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$6a0e81b59311b6e9b1de7926ed0ede1a2d604f37\$lut for cells of type $lut.
Using template $paramod$7e0277340d3f34d16bb7c3938d5c21ff955fcc9d\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$92ae337dcfbfd75c23b894780eb529dcdde84bb2\$lut for cells of type $lut.
Using template $paramod$5cdc22d0bd3ca14398fe93d6a434826313da339f\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$070c25fd511137f15d1e71bbe71a249842a7ac16\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4329 debug messages>
Removed 0 unused cells and 4115 unused wires.

50.45. Executing AUTONAME pass.
Renamed 54035 objects in module top (55 iterations).
<suppressed ~4169 debug messages>

50.46. Executing HIERARCHY pass (managing design hierarchy).

50.46.1. Analyzing design hierarchy..
Top module:  \top

50.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

50.47. Printing statistics.

=== top ===

   Number of wires:               1829
   Number of wire bits:          10055
   Number of public wires:        1829
   Number of public wire bits:   10055
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3241
     SB_CARRY                      376
     SB_DFF                        145
     SB_DFFE                       343
     SB_DFFER                       15
     SB_DFFES                        1
     SB_DFFESR                     146
     SB_DFFESS                       4
     SB_DFFR                       107
     SB_DFFS                         3
     SB_DFFSR                      116
     SB_DFFSS                       23
     SB_GB                           1
     SB_IO                           6
     SB_LUT4                      1934
     SB_PLL40_2F_PAD                 1
     SB_RAM40_4K                    12
     SB_RAM40_4KNR                   4
     SB_SPI                          1
     SB_SPRAM256KA                   2
     SB_WARMBOOT                     1

50.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

50.49. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 078e6d5694, CPU: user 85.29s system 0.26s
Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )
Time spent: 21% 31x opt_expr (18 sec), 17% 7x techmap (14 sec), ...
