Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep 23 16:51:35 2024
| Host         : EESBACHIMAN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file llrf3p0_digitizer_top_timing_summary_routed.rpt -pb llrf3p0_digitizer_top_timing_summary_routed.pb -rpx llrf3p0_digitizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : llrf3p0_digitizer_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 188 register/latch pins with no clock driven by root clock pin: lmk04808_inst/scl_cnt_q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.282        0.000                      0                 4101        0.031        0.000                      0                 4101        0.116        0.000                       0                  3807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
dac_clk  {0.000 2.000}        4.000           250.000         
sys_clk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dac_clk             0.282        0.000                      0                 3921        0.119        0.000                      0                 3921        0.116        0.000                       0                  3687  
sys_clk             4.027        0.000                      0                  180        0.031        0.000                      0                  180        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dac_clk
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.829ns (53.509%)  route 1.589ns (46.491%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 9.490 - 4.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.014     5.796    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X6Y222         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y222         FDRE (Prop_fdre_C_Q)         0.518     6.314 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/Q
                         net (fo=2, routed)           0.952     7.266    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg_n_0_[4]
    SLICE_X6Y222         LUT3 (Prop_lut3_I0_O)        0.124     7.390 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28/O
                         net (fo=1, routed)           0.000     7.390    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.903 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.903    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.020    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5_n_0
    SLICE_X6Y224         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.146    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4_n_0
    SLICE_X6Y225         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.263    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3_n_0
    SLICE_X6Y226         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.586 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_2/O[1]
                         net (fo=1, routed)           0.628     9.214    dac_lut_cordic/q_int[21]
    SLICE_X7Y227         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.890     9.490    dac_lut_cordic/dac_dco_BUFG
    SLICE_X7Y227         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_4/C
                         clock pessimism              0.270     9.760    
                         clock uncertainty           -0.035     9.725    
    SLICE_X7Y227         FDRE (Setup_fdre_C_D)       -0.229     9.496    dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_4
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.126ns (59.119%)  route 1.470ns (40.881%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 9.401 - 4.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.948     5.730    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X8Y212         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.518     6.248 f  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.266     7.514    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign
    SLICE_X25Y219        LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out[3]_i_2__5/O
                         net (fo=1, routed)           0.195     7.833    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out[3]_i_2__5_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.413 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.413    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[3]_i_1__5_n_0
    SLICE_X24Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.527    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[7]_i_1__6_n_0
    SLICE_X24Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.641    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[11]_i_1__6_n_0
    SLICE_X24Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.755    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[15]_i_1__6_n_0
    SLICE_X24Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.869    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[19]_i_1__6_n_0
    SLICE_X24Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     8.992    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[23]_i_1__6_n_0
    SLICE_X24Y225        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.326 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     9.326    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]_i_1__8_n_6
    SLICE_X24Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.801     9.401    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X24Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]/C
                         clock pessimism              0.270     9.671    
                         clock uncertainty           -0.035     9.636    
    SLICE_X24Y225        FDRE (Setup_fdre_C_D)        0.062     9.698    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.001ns (56.091%)  route 1.566ns (43.909%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 9.413 - 4.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.026     5.808    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X5Y213         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y213         FDRE (Prop_fdre_C_Q)         0.456     6.264 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.557     7.821    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign
    SLICE_X20Y223        LUT3 (Prop_lut3_I2_O)        0.124     7.945 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out[3]_i_5__5/O
                         net (fo=1, routed)           0.000     7.945    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out[3]_i_5__5_n_0
    SLICE_X20Y223        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.458 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.458    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[3]_i_1__6_n_0
    SLICE_X20Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.575 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009     8.584    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[7]_i_1__7_n_0
    SLICE_X20Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.701 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.701    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[11]_i_1__7_n_0
    SLICE_X20Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.818 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.818    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[15]_i_1__7_n_0
    SLICE_X20Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.935 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.935    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[19]_i_1__7_n_0
    SLICE_X20Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     9.052    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[23]_i_1__7_n_0
    SLICE_X20Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[25]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     9.375    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_int[25]
    SLICE_X20Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.813     9.413    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X20Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[25]/C
                         clock pessimism              0.270     9.683    
                         clock uncertainty           -0.035     9.648    
    SLICE_X20Y229        FDRE (Setup_fdre_C_D)        0.109     9.757    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/q_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.725ns (51.973%)  route 1.594ns (48.027%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 9.492 - 4.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.014     5.796    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X6Y222         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y222         FDRE (Prop_fdre_C_Q)         0.518     6.314 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/Q
                         net (fo=2, routed)           0.952     7.266    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg_n_0_[4]
    SLICE_X6Y222         LUT3 (Prop_lut3_I0_O)        0.124     7.390 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28/O
                         net (fo=1, routed)           0.000     7.390    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.903 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.903    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.020    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5_n_0
    SLICE_X6Y224         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.146    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4_n_0
    SLICE_X6Y225         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.263    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3_n_0
    SLICE_X6Y226         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.482 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_2/O[0]
                         net (fo=1, routed)           0.633     9.115    dac_lut_cordic/q_int[20]
    SLICE_X7Y228         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.892     9.492    dac_lut_cordic/dac_dco_BUFG
    SLICE_X7Y228         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_5/C
                         clock pessimism              0.270     9.762    
                         clock uncertainty           -0.035     9.727    
    SLICE_X7Y228         FDRE (Setup_fdre_C_D)       -0.211     9.516    dac_lut_cordic/q_mul_pip1_reg[41]_psdsp_5
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 2.096ns (60.185%)  route 1.387ns (39.815%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 9.417 - 4.000 ) 
    Source Clock Delay      (SCD):    5.807ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.025     5.807    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X2Y216         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y216         FDRE (Prop_fdre_C_Q)         0.518     6.325 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.387     7.711    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign
    SLICE_X17Y226        LUT3 (Prop_lut3_I2_O)        0.124     7.835 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out[3]_i_4__8/O
                         net (fo=1, routed)           0.000     7.835    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out[3]_i_4__8_n_0
    SLICE_X17Y226        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.385 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     8.385    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[3]_i_1__8_n_0
    SLICE_X17Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.499    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[7]_i_1__9_n_0
    SLICE_X17Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.613 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[11]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.613    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[11]_i_1__9_n_0
    SLICE_X17Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.727 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.727    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[15]_i_1__9_n_0
    SLICE_X17Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.841 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.841    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[19]_i_1__9_n_0
    SLICE_X17Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.955    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[23]_i_1__9_n_0
    SLICE_X17Y232        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.289 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[25]_i_1__12/O[1]
                         net (fo=1, routed)           0.000     9.289    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_int[25]
    SLICE_X17Y232        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.817     9.417    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X17Y232        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[25]/C
                         clock pessimism              0.270     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X17Y232        FDRE (Setup_fdre_C_D)        0.062     9.714    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 2.145ns (61.420%)  route 1.347ns (38.580%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 9.411 - 4.000 ) 
    Source Clock Delay      (SCD):    5.807ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.025     5.807    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X2Y216         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y216         FDRE (Prop_fdre_C_Q)         0.518     6.325 f  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.002     7.327    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/sign
    SLICE_X15Y221        LUT1 (Prop_lut1_I0_O)        0.124     7.451 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out[3]_i_2__8/O
                         net (fo=1, routed)           0.336     7.787    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out[3]_i_2__8_n_0
    SLICE_X16Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.382 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     8.382    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[3]_i_1__8_n_0
    SLICE_X16Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.499    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[7]_i_1__9_n_0
    SLICE_X16Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[11]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.616    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[11]_i_1__9_n_0
    SLICE_X16Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     8.742    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[15]_i_1__9_n_0
    SLICE_X16Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.859    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[19]_i_1__9_n_0
    SLICE_X16Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.976    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[23]_i_1__9_n_0
    SLICE_X16Y227        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.299 r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     9.299    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]_i_1__11_n_6
    SLICE_X16Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.811     9.411    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X16Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]/C
                         clock pessimism              0.270     9.681    
                         clock uncertainty           -0.035     9.646    
    SLICE_X16Y227        FDRE (Setup_fdre_C_D)        0.109     9.755    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/i_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/q_mul_pip1_reg[41]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.946ns (60.023%)  route 1.296ns (39.977%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 9.489 - 4.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.014     5.796    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X6Y222         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y222         FDRE (Prop_fdre_C_Q)         0.518     6.314 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg[4]/Q
                         net (fo=2, routed)           0.952     7.266    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_q_reg_n_0_[4]
    SLICE_X6Y222         LUT3 (Prop_lut3_I0_O)        0.124     7.390 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28/O
                         net (fo=1, routed)           0.000     7.390    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_28_n_0
    SLICE_X6Y222         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.903 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.903    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_6_n_0
    SLICE_X6Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.020    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_5_n_0
    SLICE_X6Y224         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.146    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_4_n_0
    SLICE_X6Y225         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.263    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_3_n_0
    SLICE_X6Y226         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_2_n_0
    SLICE_X6Y227         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.703 r  dac_lut_cordic/mp2iq_reg_gen_i[17].mp2iq_single_reg_i/q_mul_pip_reg_i_1/O[1]
                         net (fo=1, routed)           0.335     9.038    dac_lut_cordic/q_int[25]
    SLICE_X7Y226         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.889     9.489    dac_lut_cordic/dac_dco_BUFG
    SLICE_X7Y226         FDRE                                         r  dac_lut_cordic/q_mul_pip1_reg[41]_psdsp/C
                         clock pessimism              0.270     9.759    
                         clock uncertainty           -0.035     9.724    
    SLICE_X7Y226         FDRE (Setup_fdre_C_D)       -0.222     9.502    dac_lut_cordic/q_mul_pip1_reg[41]_psdsp
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 2.002ns (57.175%)  route 1.500ns (42.825%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 9.403 - 4.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.948     5.730    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X8Y212         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.491     7.738    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign
    SLICE_X25Y220        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.318 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.318    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[3]_i_1__5_n_0
    SLICE_X25Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.432    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[7]_i_1__6_n_0
    SLICE_X25Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.546    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[11]_i_1__6_n_0
    SLICE_X25Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.660    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[15]_i_1__6_n_0
    SLICE_X25Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     8.783    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[19]_i_1__6_n_0
    SLICE_X25Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.897 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.897    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[23]_i_1__6_n_0
    SLICE_X25Y226        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.231 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[25]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     9.231    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_int[25]
    SLICE_X25Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.803     9.403    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X25Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[25]/C
                         clock pessimism              0.270     9.673    
                         clock uncertainty           -0.035     9.638    
    SLICE_X25Y226        FDRE (Setup_fdre_C_D)        0.062     9.700    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/q_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 2.064ns (60.450%)  route 1.350ns (39.550%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 9.408 - 4.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        2.026     5.808    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X5Y213         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y213         FDRE (Prop_fdre_C_Q)         0.456     6.264 f  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.012     7.275    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/sign
    SLICE_X16Y218        LUT1 (Prop_lut1_I0_O)        0.124     7.399 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out[3]_i_2__6/O
                         net (fo=1, routed)           0.330     7.729    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out[3]_i_2__6_n_0
    SLICE_X17Y219        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.309 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.309    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[3]_i_1__6_n_0
    SLICE_X17Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.423    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[7]_i_1__7_n_0
    SLICE_X17Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.537    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[11]_i_1__7_n_0
    SLICE_X17Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.651    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[15]_i_1__7_n_0
    SLICE_X17Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[19]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.765    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[19]_i_1__7_n_0
    SLICE_X17Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009     8.888    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[23]_i_1__7_n_0
    SLICE_X17Y225        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.222 r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     9.222    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]_i_1__9_n_6
    SLICE_X17Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.808     9.408    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X17Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]/C
                         clock pessimism              0.270     9.678    
                         clock uncertainty           -0.035     9.643    
    SLICE_X17Y225        FDRE (Setup_fdre_C_D)        0.062     9.705    dac_lut_cordic/mp2iq_reg_gen_i[11].mp2iq_single_reg_i/i_out_reg[25]
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk rise@4.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 2.015ns (57.817%)  route 1.470ns (42.183%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 9.401 - 4.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.948     5.730    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X8Y212         FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y212         FDRE (Prop_fdre_C_Q)         0.518     6.248 f  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign_int_q_reg[25]/Q
                         net (fo=80, routed)          1.266     7.514    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/sign
    SLICE_X25Y219        LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out[3]_i_2__5/O
                         net (fo=1, routed)           0.195     7.833    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out[3]_i_2__5_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.413 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.413    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[3]_i_1__5_n_0
    SLICE_X24Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.527    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[7]_i_1__6_n_0
    SLICE_X24Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.641    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[11]_i_1__6_n_0
    SLICE_X24Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.755    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[15]_i_1__6_n_0
    SLICE_X24Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     8.869    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[19]_i_1__6_n_0
    SLICE_X24Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     8.992    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[23]_i_1__6_n_0
    SLICE_X24Y225        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.215 r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     9.215    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[25]_i_1__8_n_7
    SLICE_X24Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    4.000     4.000 r  
    D17                                               0.000     4.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     4.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     4.911 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     7.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     7.600 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        1.801     9.401    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X24Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[24]/C
                         clock pessimism              0.270     9.671    
                         clock uncertainty           -0.035     9.636    
    SLICE_X24Y225        FDRE (Setup_fdre_C_D)        0.062     9.698    dac_lut_cordic/mp2iq_reg_gen_i[10].mp2iq_single_reg_i/i_out_reg[24]
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.698     2.043    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y224        FDRE (Prop_fdre_C_Q)         0.141     2.184 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[11]/Q
                         net (fo=1, routed)           0.056     2.240    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[11]
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.971     2.433    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[11]/C
                         clock pessimism             -0.390     2.043    
    SLICE_X15Y224        FDRE (Hold_fdre_C_D)         0.078     2.121    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.699     2.044    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.141     2.185 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[19]/Q
                         net (fo=1, routed)           0.056     2.241    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[19]
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.972     2.434    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[19]/C
                         clock pessimism             -0.390     2.044    
    SLICE_X15Y226        FDRE (Hold_fdre_C_D)         0.078     2.122    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.701     2.046    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_fdre_C_Q)         0.141     2.187 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[23]/Q
                         net (fo=1, routed)           0.056     2.243    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[23]
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.974     2.436    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[23]/C
                         clock pessimism             -0.390     2.046    
    SLICE_X15Y227        FDRE (Hold_fdre_C_D)         0.078     2.124    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/q_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.705     2.050    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X19Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y213        FDRE (Prop_fdre_C_Q)         0.141     2.191 r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_out_reg[3]/Q
                         net (fo=1, routed)           0.056     2.247    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/qin_int[8]_31[3]
    SLICE_X19Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/q_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.981     2.443    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X19Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/q_q_reg[3]/C
                         clock pessimism             -0.393     2.050    
    SLICE_X19Y213        FDRE (Hold_fdre_C_D)         0.078     2.128    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/q_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.698     2.043    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y224        FDRE (Prop_fdre_C_Q)         0.141     2.184 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[10]/Q
                         net (fo=1, routed)           0.056     2.240    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[10]
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.971     2.433    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y224        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[10]/C
                         clock pessimism             -0.390     2.043    
    SLICE_X15Y224        FDRE (Hold_fdre_C_D)         0.076     2.119    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.699     2.044    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.141     2.185 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[18]/Q
                         net (fo=1, routed)           0.056     2.241    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[18]
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.972     2.434    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[18]/C
                         clock pessimism             -0.390     2.044    
    SLICE_X15Y226        FDRE (Hold_fdre_C_D)         0.076     2.120    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.701     2.046    dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_fdre_C_Q)         0.141     2.187 r  dac_lut_cordic/mp2iq_reg_gen_i[14].mp2iq_single_reg_i/q_out_reg[22]/Q
                         net (fo=1, routed)           0.056     2.243    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/qin_int[15]_59[22]
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.974     2.436    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X15Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[22]/C
                         clock pessimism             -0.390     2.046    
    SLICE_X15Y227        FDRE (Hold_fdre_C_D)         0.076     2.122    dac_lut_cordic/mp2iq_reg_gen_i[15].mp2iq_single_reg_i/q_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[2].mp2iq_single_reg_i/i_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/i_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.701     2.046    dac_lut_cordic/mp2iq_reg_gen_i[2].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X32Y211        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[2].mp2iq_single_reg_i/i_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y211        FDRE (Prop_fdre_C_Q)         0.141     2.187 r  dac_lut_cordic/mp2iq_reg_gen_i[2].mp2iq_single_reg_i/i_out_reg[8]/Q
                         net (fo=1, routed)           0.059     2.246    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/iin_int[3]_10[4]
    SLICE_X32Y211        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/i_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.976     2.438    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X32Y211        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/i_q_reg[8]/C
                         clock pessimism             -0.392     2.046    
    SLICE_X32Y211        FDRE (Hold_fdre_C_D)         0.076     2.122    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/i_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.701     2.046    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X30Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_fdre_C_Q)         0.141     2.187 r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[15]/Q
                         net (fo=1, routed)           0.062     2.248    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/qin_int[4]_15[14]
    SLICE_X30Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.976     2.438    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X30Y213        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[15]/C
                         clock pessimism             -0.392     2.046    
    SLICE_X30Y213        FDRE (Hold_fdre_C_D)         0.078     2.124    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[12].mp2iq_single_reg_i/q_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.699     2.044    dac_lut_cordic/mp2iq_reg_gen_i[12].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X19Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[12].mp2iq_single_reg_i/q_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y227        FDRE (Prop_fdre_C_Q)         0.141     2.185 r  dac_lut_cordic/mp2iq_reg_gen_i[12].mp2iq_single_reg_i/q_out_reg[15]/Q
                         net (fo=1, routed)           0.080     2.265    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/qin_int[13]_51[15]
    SLICE_X18Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3686, routed)        0.973     2.435    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X18Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_q_reg[15]/C
                         clock pessimism             -0.378     2.057    
    SLICE_X18Y227        FDRE (Hold_fdre_C_D)         0.083     2.140    dac_lut_cordic/mp2iq_reg_gen_i[13].mp2iq_single_reg_i/q_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dac_dco_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y90     dac_lut_cordic/q_mul_pip_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y92     dac_lut_cordic/i_mul_pip_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  dac_dco_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y91     noniq_dac_186mhz_inst0/q_mul_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y93     noniq_dac_186mhz_inst0/i_mul_reg_reg/CLK
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y228   ODDR_inst_dci/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y232   ODDR_inst_gen_i[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y220   ODDR_inst_gen_i[10].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y208   ODDR_inst_gen_i[11].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y204   ODDR_inst_gen_i[12].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[34]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[35]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[38]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[39]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[40]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X27Y223   dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/q_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X27Y223   dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/q_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X27Y223   dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/q_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X27Y223   dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/q_out_reg[19]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y228   dac_lut_cordic/i_mul_q_reg[23]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X11Y228   dac_lut_cordic/i_mul_q_reg[24]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y231   dac_lut_cordic/i_mul_q_reg[31]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y231   dac_lut_cordic/i_mul_q_reg[32]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[34]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[35]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[37]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[38]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[39]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[40]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 lmk04808_inst/scl_cnt_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lmk04808_inst/scl_cnt_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.924ns (15.402%)  route 5.075ns (84.598%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 15.119 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.737     5.422    lmk04808_inst/sysclk_IBUF_BUFG
    SLICE_X37Y182        FDRE                                         r  lmk04808_inst/scl_cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182        FDRE (Prop_fdre_C_Q)         0.456     5.878 r  lmk04808_inst/scl_cnt_q_reg[6]/Q
                         net (fo=1, routed)           3.192     9.070    lmk_spi_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.166 r  lmk_spi_clk_BUFG_inst/O
                         net (fo=189, routed)         1.883    11.049    lmk04808_inst/lmk_spi_clk_BUFG
    SLICE_X37Y182        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372    11.421 r  lmk04808_inst/scl_cnt_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.421    lmk04808_inst/scl_cnt_q_reg[4]_i_1_n_5
    SLICE_X37Y182        FDRE                                         r  lmk04808_inst/scl_cnt_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620    15.119    lmk04808_inst/sysclk_IBUF_BUFG
    SLICE_X37Y182        FDRE                                         r  lmk04808_inst/scl_cnt_q_reg[6]/C
                         clock pessimism              0.302    15.422    
                         clock uncertainty           -0.035    15.386    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)        0.062    15.448    lmk04808_inst/scl_cnt_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -11.421    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[dac_rst]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.084ns (23.845%)  route 3.462ns (76.155%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 r  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 f  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT2 (Prop_lut2_I0_O)        0.150     7.873 f  q[dac_rst]_i_2/O
                         net (fo=3, routed)           1.080     8.953    q[dac_rst]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I0_O)        0.354     9.307 r  q[dac_rst]_i_1/O
                         net (fo=1, routed)           0.683     9.991    d[lmk_init]
    SLICE_X12Y186        FDPE                                         r  q_reg[dac_rst]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.638    15.137    sysclk_IBUF_BUFG
    SLICE_X12Y186        FDPE                                         r  q_reg[dac_rst]/C
                         clock pessimism              0.277    15.415    
                         clock uncertainty           -0.035    15.379    
    SLICE_X12Y186        FDPE (Setup_fdpe_C_CE)      -0.393    14.986    q_reg[dac_rst]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.456%)  route 3.428ns (80.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          1.040     9.700    sel
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][0]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y189        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.456%)  route 3.428ns (80.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          1.040     9.700    sel
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][1]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y189        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.456%)  route 3.428ns (80.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          1.040     9.700    sel
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][2]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y189        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.456%)  route 3.428ns (80.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          1.040     9.700    sel
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y189        FDCE                                         r  q_reg[rst_wait_cnt][3]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y189        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][3]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[pwr_sync]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.058ns (25.367%)  route 3.113ns (74.633%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 r  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 f  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT2 (Prop_lut2_I0_O)        0.150     7.873 f  q[dac_rst]_i_2/O
                         net (fo=3, routed)           1.080     8.953    q[dac_rst]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I0_O)        0.328     9.281 r  q[pwr_sync]_i_1/O
                         net (fo=1, routed)           0.334     9.615    d[pwr_sync]
    SLICE_X12Y191        FDCE                                         r  q_reg[pwr_sync]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.642    15.141    sysclk_IBUF_BUFG
    SLICE_X12Y191        FDCE                                         r  q_reg[pwr_sync]/C
                         clock pessimism              0.277    15.419    
                         clock uncertainty           -0.035    15.383    
    SLICE_X12Y191        FDCE (Setup_fdce_C_CE)      -0.169    15.214    q_reg[pwr_sync]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.117%)  route 3.288ns (79.883%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          0.900     9.561    sel
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][4]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y190        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][4]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.117%)  route 3.288ns (79.883%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          0.900     9.561    sel
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][5]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y190        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][5]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.117%)  route 3.288ns (79.883%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.760     5.445    sysclk_IBUF_BUFG
    SLICE_X13Y194        FDCE                                         r  q_reg[rst_wait_cnt][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDCE (Prop_fdce_C_Q)         0.456     5.901 f  q_reg[rst_wait_cnt][23]/Q
                         net (fo=2, routed)           0.858     6.758    q_reg[rst_wait_cnt][23]
    SLICE_X12Y194        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  q[pwr_en]_i_2/O
                         net (fo=3, routed)           0.841     7.723    q[pwr_en]_i_2_n_0
    SLICE_X12Y193        LUT5 (Prop_lut5_I1_O)        0.124     7.847 r  q[rst_wait_cnt][0]_i_4/O
                         net (fo=1, routed)           0.689     8.536    q[rst_wait_cnt][0]_i_4_n_0
    SLICE_X12Y193        LUT6 (Prop_lut6_I5_O)        0.124     8.660 r  q[rst_wait_cnt][0]_i_1/O
                         net (fo=29, routed)          0.900     9.561    sel
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.641    15.140    sysclk_IBUF_BUFG
    SLICE_X13Y190        FDCE                                         r  q_reg[rst_wait_cnt][6]/C
                         clock pessimism              0.277    15.418    
                         clock uncertainty           -0.035    15.382    
    SLICE_X13Y190        FDCE (Setup_fdce_C_CE)      -0.205    15.177    q_reg[rst_wait_cnt][6]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.096 r  q_reg[hb_cnt][20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.096    q_reg[hb_cnt][20]_i_1_n_7
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][20]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][20]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.107 r  q_reg[hb_cnt][20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.107    q_reg[hb_cnt][20]_i_1_n_5
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][22]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][22]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.132 r  q_reg[hb_cnt][20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.132    q_reg[hb_cnt][20]_i_1_n_6
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][21]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][21]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.132 r  q_reg[hb_cnt][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    q_reg[hb_cnt][20]_i_1_n_4
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y200         FDCE                                         r  q_reg[hb_cnt][23]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y200         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][23]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.081 r  q_reg[hb_cnt][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.081    q_reg[hb_cnt][20]_i_1_n_0
    SLICE_X7Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.135 r  q_reg[hb_cnt][24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.135    q_reg[hb_cnt][24]_i_1_n_7
    SLICE_X7Y201         FDCE                                         r  q_reg[hb_cnt][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y201         FDCE                                         r  q_reg[hb_cnt][24]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y201         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][24]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.653     1.598    sysclk_IBUF_BUFG
    SLICE_X7Y199         FDCE                                         r  q_reg[hb_cnt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  q_reg[hb_cnt][16]/Q
                         net (fo=1, routed)           0.105     1.844    q_reg[hb_cnt_n_0_][16]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.041 r  q_reg[hb_cnt][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    q_reg[hb_cnt][16]_i_1_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.081 r  q_reg[hb_cnt][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.081    q_reg[hb_cnt][20]_i_1_n_0
    SLICE_X7Y201         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.171 r  q_reg[hb_cnt][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.171    q_reg[hb_cnt][24]_i_1_n_6
    SLICE_X7Y201         FDCE                                         r  q_reg[hb_cnt][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.019     2.213    sysclk_IBUF_BUFG
    SLICE_X7Y201         FDCE                                         r  q_reg[hb_cnt][25]/C
                         clock pessimism             -0.253     1.959    
    SLICE_X7Y201         FDCE (Hold_fdce_C_D)         0.105     2.064    q_reg[hb_cnt][25]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ad9781_inst/spi_data_reg_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad9781_inst/spi_data_reg_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     1.569    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X10Y192        FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y192        FDCE (Prop_fdce_C_Q)         0.164     1.733 r  ad9781_inst/spi_data_reg_q_reg[5]/Q
                         net (fo=1, routed)           0.108     1.841    ad9781_inst/spi_data_reg_q_reg_n_0_[5]
    SLICE_X10Y191        LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  ad9781_inst/spi_data_reg_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.886    ad9781_inst/spi_data_reg_d[6]
    SLICE_X10Y191        FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.896     2.089    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X10Y191        FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[6]/C
                         clock pessimism             -0.504     1.585    
    SLICE_X10Y191        FDCE (Hold_fdce_C_D)         0.121     1.706    ad9781_inst/spi_data_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 q_reg[lmk_done]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[gpio_led][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.286%)  route 0.127ns (43.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.626     1.571    sysclk_IBUF_BUFG
    SLICE_X10Y197        FDCE                                         r  q_reg[lmk_done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y197        FDCE (Prop_fdce_C_Q)         0.164     1.735 r  q_reg[lmk_done]/Q
                         net (fo=2, routed)           0.127     1.862    spi_init_d[0]
    SLICE_X9Y196         FDRE                                         r  q_reg[gpio_led][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.896     2.090    sysclk_IBUF_BUFG
    SLICE_X9Y196         FDRE                                         r  q_reg[gpio_led][0]/C
                         clock pessimism             -0.482     1.608    
    SLICE_X9Y196         FDRE (Hold_fdre_C_D)         0.070     1.678    q_reg[gpio_led][0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ad9781_inst/spi_data_reg_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad9781_inst/spi_data_reg_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     1.569    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X8Y192         FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDCE (Prop_fdce_C_Q)         0.164     1.733 r  ad9781_inst/spi_data_reg_q_reg[12]/Q
                         net (fo=1, routed)           0.082     1.815    ad9781_inst/spi_data_reg_q_reg_n_0_[12]
    SLICE_X9Y192         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  ad9781_inst/spi_data_reg_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.860    ad9781_inst/spi_data_reg_d[13]
    SLICE_X9Y192         FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.896     2.089    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X9Y192         FDCE                                         r  ad9781_inst/spi_data_reg_q_reg[13]/C
                         clock pessimism             -0.507     1.582    
    SLICE_X9Y192         FDCE (Hold_fdce_C_D)         0.091     1.673    ad9781_inst/spi_data_reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ad9781_inst/spi_init_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad9781_inst/spi_init_go_q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.626     1.571    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X8Y199         FDCE                                         r  ad9781_inst/spi_init_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y199         FDCE (Prop_fdce_C_Q)         0.148     1.719 r  ad9781_inst/spi_init_q_reg[0]/Q
                         net (fo=2, routed)           0.073     1.792    ad9781_inst/spi_init_d[1]
    SLICE_X8Y199         LUT2 (Prop_lut2_I0_O)        0.098     1.890 r  ad9781_inst/spi_init_go_q_i_1/O
                         net (fo=1, routed)           0.000     1.890    ad9781_inst/spi_init_go_d
    SLICE_X8Y199         FDCE                                         r  ad9781_inst/spi_init_go_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     2.091    ad9781_inst/sysclk_IBUF_BUFG
    SLICE_X8Y199         FDCE                                         r  ad9781_inst/spi_init_go_q_reg/C
                         clock pessimism             -0.520     1.571    
    SLICE_X8Y199         FDCE (Hold_fdce_C_D)         0.120     1.691    ad9781_inst/spi_init_go_q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y195   ad9781_inst/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y194   ad9781_inst/bit_count_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y195   ad9781_inst/FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y194   ad9781_inst/bit_count_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y194   ad9781_inst/bit_count_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y196   ad9781_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y195   ad9781_inst/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y195   ad9781_inst/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y194   ad9781_inst/bit_count_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y194   ad9781_inst/bit_count_q_reg[1]/C



