

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_335_3'
================================================================
* Date:           Sun Jun 19 18:34:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_32_13_s_fu_111  |exp_32_13_s  |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_3  |       62|       62|        60|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    5596|    4297|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     273|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    5869|    4386|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mux_42_32_1_1_U72          |mux_42_32_1_1          |        0|   0|     0|    20|    0|
    |sdiv_51ns_32s_32_55_1_U73  |sdiv_51ns_32s_32_55_1  |        0|   0|  5596|  4277|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   0|  5596|  4297|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln335_fu_144_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln335_fu_138_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_64                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |conv_i_i84_cast_reg_217              |  51|   0|   51|          0|
    |grp_exp_32_13_s_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_222                          |   3|   0|    3|          0|
    |i_fu_64                              |   3|   0|    3|          0|
    |op_V_1_reg_232                       |  32|   0|   32|          0|
    |i_1_reg_222                          |  64|  32|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 273|  32|  212|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_din1   |  out|   32|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_dout0  |   in|   32|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_start  |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_ready  |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_done   |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|grp_exp_32_13_s_fu_651_p_idle   |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_3|  return value|
|m_V_0_01_reload                 |   in|   32|     ap_none|                       m_V_0_01_reload|        scalar|
|m_V_1_02_reload                 |   in|   32|     ap_none|                       m_V_1_02_reload|        scalar|
|m_V_2_03_reload                 |   in|   32|     ap_none|                       m_V_2_03_reload|        scalar|
|m_V_3_04_reload                 |   in|   32|     ap_none|                       m_V_3_04_reload|        scalar|
|conv_i_i84                      |   in|   32|     ap_none|                            conv_i_i84|        scalar|
|out_r_address0                  |  out|    2|   ap_memory|                                 out_r|         array|
|out_r_ce0                       |  out|    1|   ap_memory|                                 out_r|         array|
|out_r_we0                       |  out|    1|   ap_memory|                                 out_r|         array|
|out_r_d0                        |  out|   32|   ap_memory|                                 out_r|         array|
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+

