/******************************************************************************
* Copyright (C) 2023 Advanced Micro Devices, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/
/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xil_types.h"
#include "xtime_l.h"
//#include "edgedrnn.h"
#include "DPD_hardware_test.h"
#include "DPD_hardware_params.h"
#include "dma.h"
#include "math.h"

#define VALIDATE_RNN 1
#define SUCCESS 0
#define FAIL 1

int serial_transfer(dma_t* p_dma_obj, short* p_snd_buf, int* p_rcv_buf);

int main()
{

	printf("Start\n");
	dma_t* p_dma_obj;
	p_dma_obj = dma_create(
		XPAR_AXI_DMA_0_DEVICE_ID,
		AQI, // #TODO what is this?
		AQF, // #TODO what is this?
		XPAR_AXI_DMA_0_M_AXI_MM2S_DATA_WIDTH/8,
		INP_SIZE, // #TODO what is this?
		RNN_SIZE // #TODO what is this?
	);

	int status = 0;
	short* p_snd_buf = NULL;
	int* p_rcv_buf = NULL;
	p_snd_buf = dma_set_snd_buf(p_dma_obj, p_snd_buf);
	p_rcv_buf = dma_set_rcv_buf(p_dma_obj, p_rcv_buf);

	//Set up the ARM PS
	init_platform();
	printf("Platform initiated\n");

	status = serial_transfer(p_dma_obj, p_snd_buf, p_rcv_buf);

	#ifdef VALIDATE_RNN
		if (status == 0)
		{
			printf("Benchmark Successful: RNN Outputs Correct!!!\r\n");
		} else {
			printf("Benchmark Failed: RNN Outputs Wrong!!!\r\n");
		}
	#endif

	free(p_snd_buf);
	free(p_rcv_buf);
	free(p_dma_obj);
	cleanup_platform();
	return 0;
}


int serial_transfer(dma_t* p_dma_obj, short* p_snd_buf, int* p_rcv_buf)
{
	int snd_pointer = 0; // Pointer to send data
	int rcv_pointer = 0; // Pointer to receive data
	int snd_buf_length = dma_get_snd_buf_length(p_dma_obj);
	int rcv_buf_length = dma_get_rcv_buf_length(p_dma_obj);
	int err_rnn = 0;


	//----------------------------------------------
	// Performance Evaluation
	//----------------------------------------------
	XTime tStart, tEnd;
	float step_ops = 2*(float)RNN_PARAM_SIZE;  // Number of operations in the network (per time step)
	float total_ops = step_ops*(float)DPD_HARDWARE_TEST_STIM_NUM_COLS; // Total ops in this test
	float total_latency = 0.;
	float min_latency = 0.;
	float max_latency = 0.;
	float mean_latency = 0.;
	float latency[DPD_HARDWARE_TEST_STIM_NUM_COLS] = {0.}; // Save latency of every
//	int cl_out = 0;

	int total_error = 0;
	for(int i = 0; i < DPD_HARDWARE_TEST_STIM_NUM_COLS; i++)
	{
		printf("\n\rTimestep:	%d", i);
		XTime_GetTime(&tStart);
		dma_set_snd_buf_addr(p_dma_obj, (short*) (DPD_hardware_test_stim + snd_pointer));
		dma_snd(p_dma_obj); // Kick-off MM2S Transfer
		dma_rcv(p_dma_obj); // Kick-off S2MM Transfer
//		cl_out = classification_layer(p_rcv_buf); // #TODO what is this used for?
		XTime_GetTime(&tEnd);


#ifdef VALIDATE_RNN
		// Validate RNN Outputs
		for (int j = 0; j < RNN_SIZE; j++)
		{
			if (j + FPGA_DELAY < DPD_HARDWARE_TEST_STIM_NUM_COLS) {
				err_rnn = *(p_rcv_buf + j) - DPD_hardware_test_gold_rnn[j + rcv_pointer + FPGA_DELAY];
				if (err_rnn != 0)
					total_error += err_rnn;
			}
		}
//		printf("	Total error = %d", total_error);

//		if (cl_out != edgedrnn_test_gold_fc[i])
//		{
//			printf("Error: Idx = %4d | cl_out = %d | gold = %d", i, cl_out, edgedrnn_test_gold_fc[i]);
//			return FAIL;
//		}
		rcv_pointer += rcv_buf_length; // Increment send pointer
#endif
		snd_pointer += snd_buf_length; // Increment send pointer
		latency[i] = 1.0 * (float)(tEnd - tStart) / ((float)(COUNTS_PER_SECOND)/(float)1000000);
	}

	// Get Total Latency
	min_latency = latency[0];
	max_latency = latency[0];
	for(int i = 0; i < DPD_HARDWARE_TEST_STIM_NUM_COLS; i++)
	{
		total_latency += latency[i];
		min_latency = min_latency > latency[i] ? latency[i] : min_latency;
		max_latency = max_latency < latency[i] ? latency[i] : max_latency;
	}
	mean_latency = total_latency/(float)DPD_HARDWARE_TEST_STIM_NUM_COLS;

	// Print Benchmark Results
	printf("Ops per Time Step            = %f\n\r", step_ops);
	printf("Total Time Steps             = %d\n\r", DPD_HARDWARE_TEST_STIM_NUM_COLS);
	printf("Total Ops                    = %f\n\r", total_ops);
	printf("Total Latency        (us)    = %f\n\r", total_latency);
	printf("Min Latency          (us)    = %f\n\r", min_latency);
	printf("Max Latency          (us)    = %f\n\r", max_latency);
	printf("Mean Latency         (us)    = %f\n\r", mean_latency);
	printf("Min Eff. Throughput  (GOp/s) = %f\n\r", step_ops/max_latency/1000.0);
	printf("Max Eff. Throughput  (GOp/s) = %f\n\r", step_ops/min_latency/1000.0);
	printf("Mean Eff. Throughput (GOp/s) = %f\n\r", step_ops/mean_latency/1000.0);

	if (total_error == 0) return SUCCESS;
	else return FAIL;
}
