
Ejercicio_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004718  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  080048e8  080048e8  000148e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004af4  08004af4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004af4  08004af4  00014af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004afc  08004afc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004afc  08004afc  00014afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b00  08004b00  00014b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  20000078  08004b7c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  08004b7c  0002060c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8d4  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e9  00000000  00000000  0002d97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0002fc68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  000307a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002314f  00000000  00000000  000311e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2c9  00000000  00000000  0005432f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc0c9  00000000  00000000  000635f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012f6c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003640  00000000  00000000  0012f714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080048d0 	.word	0x080048d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	080048d0 	.word	0x080048d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b8:	f000 fcf2 	bl	8000fa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005bc:	f000 f80a 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();			//Inicialización del mógulo GPIO
 80005c0:	f000 f874 	bl	80006ac <MX_GPIO_Init>
  uartInit();				//Inicio del módulo UART3
 80005c4:	f000 fbdc 	bl	8000d80 <uartInit>
  /* USER CODE BEGIN 2 */

  debounceFSM_init();			//Inicio de MEF que ve el estado del boton de usuario
 80005c8:	f000 fb30 	bl	8000c2c <debounceFSM_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  debounceFSM_update();		//Evalua el estado del boton de usuario
 80005cc:	f000 fb3e 	bl	8000c4c <debounceFSM_update>
 80005d0:	e7fc      	b.n	80005cc <main+0x18>
	...

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	; 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 031c 	add.w	r3, r7, #28
 80005de:	2234      	movs	r2, #52	; 0x34
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 f9aa 	bl	800393c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 0308 	add.w	r3, r7, #8
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	4b29      	ldr	r3, [pc, #164]	; (80006a4 <SystemClock_Config+0xd0>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	4a28      	ldr	r2, [pc, #160]	; (80006a4 <SystemClock_Config+0xd0>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	; 0x40
 8000608:	4b26      	ldr	r3, [pc, #152]	; (80006a4 <SystemClock_Config+0xd0>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	4b23      	ldr	r3, [pc, #140]	; (80006a8 <SystemClock_Config+0xd4>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a22      	ldr	r2, [pc, #136]	; (80006a8 <SystemClock_Config+0xd4>)
 800061e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b20      	ldr	r3, [pc, #128]	; (80006a8 <SystemClock_Config+0xd4>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000630:	2301      	movs	r3, #1
 8000632:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000634:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000638:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800063e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000642:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000644:	2304      	movs	r3, #4
 8000646:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000648:	23a8      	movs	r3, #168	; 0xa8
 800064a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064c:	2302      	movs	r3, #2
 800064e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000650:	2307      	movs	r3, #7
 8000652:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000654:	2302      	movs	r3, #2
 8000656:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000658:	f107 031c 	add.w	r3, r7, #28
 800065c:	4618      	mov	r0, r3
 800065e:	f001 ffb7 	bl	80025d0 <HAL_RCC_OscConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000668:	f000 f8ce 	bl	8000808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066c:	230f      	movs	r3, #15
 800066e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000670:	2302      	movs	r3, #2
 8000672:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000678:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800067c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800067e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000682:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000684:	f107 0308 	add.w	r3, r7, #8
 8000688:	2105      	movs	r1, #5
 800068a:	4618      	mov	r0, r3
 800068c:	f001 f92c 	bl	80018e8 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000696:	f000 f8b7 	bl	8000808 <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3750      	adds	r7, #80	; 0x50
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40007000 	.word	0x40007000

080006ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08c      	sub	sp, #48	; 0x30
 80006b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	61bb      	str	r3, [r7, #24]
 80006c6:	4b4c      	ldr	r3, [pc, #304]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ca:	4a4b      	ldr	r2, [pc, #300]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006cc:	f043 0304 	orr.w	r3, r3, #4
 80006d0:	6313      	str	r3, [r2, #48]	; 0x30
 80006d2:	4b49      	ldr	r3, [pc, #292]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	f003 0304 	and.w	r3, r3, #4
 80006da:	61bb      	str	r3, [r7, #24]
 80006dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	4b45      	ldr	r3, [pc, #276]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a44      	ldr	r2, [pc, #272]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b42      	ldr	r3, [pc, #264]	; (80007f8 <MX_GPIO_Init+0x14c>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006f6:	617b      	str	r3, [r7, #20]
 80006f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a3d      	ldr	r2, [pc, #244]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b3b      	ldr	r3, [pc, #236]	; (80007f8 <MX_GPIO_Init+0x14c>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	4b37      	ldr	r3, [pc, #220]	; (80007f8 <MX_GPIO_Init+0x14c>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4a36      	ldr	r2, [pc, #216]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000720:	f043 0308 	orr.w	r3, r3, #8
 8000724:	6313      	str	r3, [r2, #48]	; 0x30
 8000726:	4b34      	ldr	r3, [pc, #208]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	f003 0308 	and.w	r3, r3, #8
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	4b30      	ldr	r3, [pc, #192]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a2f      	ldr	r2, [pc, #188]	; (80007f8 <MX_GPIO_Init+0x14c>)
 800073c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	4b29      	ldr	r3, [pc, #164]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a28      	ldr	r2, [pc, #160]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b26      	ldr	r3, [pc, #152]	; (80007f8 <MX_GPIO_Init+0x14c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000770:	4822      	ldr	r0, [pc, #136]	; (80007fc <MX_GPIO_Init+0x150>)
 8000772:	f000 ff3d 	bl	80015f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2140      	movs	r1, #64	; 0x40
 800077a:	4821      	ldr	r0, [pc, #132]	; (8000800 <MX_GPIO_Init+0x154>)
 800077c:	f000 ff38 	bl	80015f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000780:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000786:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800078a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	481b      	ldr	r0, [pc, #108]	; (8000804 <MX_GPIO_Init+0x158>)
 8000798:	f000 fd7e 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800079c:	f244 0381 	movw	r3, #16513	; 0x4081
 80007a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a2:	2301      	movs	r3, #1
 80007a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ae:	f107 031c 	add.w	r3, r7, #28
 80007b2:	4619      	mov	r1, r3
 80007b4:	4811      	ldr	r0, [pc, #68]	; (80007fc <MX_GPIO_Init+0x150>)
 80007b6:	f000 fd6f 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80007ba:	2340      	movs	r3, #64	; 0x40
 80007bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007be:	2301      	movs	r3, #1
 80007c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c6:	2300      	movs	r3, #0
 80007c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007ca:	f107 031c 	add.w	r3, r7, #28
 80007ce:	4619      	mov	r1, r3
 80007d0:	480b      	ldr	r0, [pc, #44]	; (8000800 <MX_GPIO_Init+0x154>)
 80007d2:	f000 fd61 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80007d6:	2380      	movs	r3, #128	; 0x80
 80007d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007da:	2300      	movs	r3, #0
 80007dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4805      	ldr	r0, [pc, #20]	; (8000800 <MX_GPIO_Init+0x154>)
 80007ea:	f000 fd55 	bl	8001298 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ee:	bf00      	nop
 80007f0:	3730      	adds	r7, #48	; 0x30
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020400 	.word	0x40020400
 8000800:	40021800 	.word	0x40021800
 8000804:	40020800 	.word	0x40020800

08000808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800080c:	b672      	cpsid	i
}
 800080e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000810:	e7fe      	b.n	8000810 <Error_Handler+0x8>
	...

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b10      	ldr	r3, [pc, #64]	; (8000860 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000822:	4a0f      	ldr	r2, [pc, #60]	; (8000860 <HAL_MspInit+0x4c>)
 8000824:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000828:	6453      	str	r3, [r2, #68]	; 0x44
 800082a:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <HAL_MspInit+0x4c>)
 800082c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800082e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083e:	4a08      	ldr	r2, [pc, #32]	; (8000860 <HAL_MspInit+0x4c>)
 8000840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000844:	6413      	str	r3, [r2, #64]	; 0x40
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <HAL_MspInit+0x4c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	; 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a19      	ldr	r2, [pc, #100]	; (80008e8 <HAL_UART_MspInit+0x84>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d12c      	bne.n	80008e0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b18      	ldr	r3, [pc, #96]	; (80008ec <HAL_UART_MspInit+0x88>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	4a17      	ldr	r2, [pc, #92]	; (80008ec <HAL_UART_MspInit+0x88>)
 8000890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000894:	6413      	str	r3, [r2, #64]	; 0x40
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <HAL_UART_MspInit+0x88>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <HAL_UART_MspInit+0x88>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a10      	ldr	r2, [pc, #64]	; (80008ec <HAL_UART_MspInit+0x88>)
 80008ac:	f043 0308 	orr.w	r3, r3, #8
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <HAL_UART_MspInit+0x88>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0308 	and.w	r3, r3, #8
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80008be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c4:	2302      	movs	r3, #2
 80008c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008cc:	2303      	movs	r3, #3
 80008ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008d0:	2307      	movs	r3, #7
 80008d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	4805      	ldr	r0, [pc, #20]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 80008dc:	f000 fcdc 	bl	8001298 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80008e0:	bf00      	nop
 80008e2:	3728      	adds	r7, #40	; 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40004800 	.word	0x40004800
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40020c00 	.word	0x40020c00

080008f4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b0a0      	sub	sp, #128	; 0x80
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800090c:	f107 0310 	add.w	r3, r7, #16
 8000910:	225c      	movs	r2, #92	; 0x5c
 8000912:	2100      	movs	r1, #0
 8000914:	4618      	mov	r0, r3
 8000916:	f003 f811 	bl	800393c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000922:	d14e      	bne.n	80009c2 <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000928:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800092a:	2300      	movs	r3, #0
 800092c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800092e:	f107 0310 	add.w	r3, r7, #16
 8000932:	4618      	mov	r0, r3
 8000934:	f001 f8f2 	bl	8001b1c <HAL_RCCEx_PeriphCLKConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800093e:	f7ff ff63 	bl	8000808 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b21      	ldr	r3, [pc, #132]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a20      	ldr	r2, [pc, #128]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800095e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000962:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096c:	2303      	movs	r3, #3
 800096e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000970:	230a      	movs	r3, #10
 8000972:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000974:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000978:	4619      	mov	r1, r3
 800097a:	4815      	ldr	r0, [pc, #84]	; (80009d0 <HAL_PCD_MspInit+0xdc>)
 800097c:	f000 fc8c 	bl	8001298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000980:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000984:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000986:	2300      	movs	r3, #0
 8000988:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800098e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000992:	4619      	mov	r1, r3
 8000994:	480e      	ldr	r0, [pc, #56]	; (80009d0 <HAL_PCD_MspInit+0xdc>)
 8000996:	f000 fc7f 	bl	8001298 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800099a:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 800099c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099e:	4a0b      	ldr	r2, [pc, #44]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 80009a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009a4:	6353      	str	r3, [r2, #52]	; 0x34
 80009a6:	2300      	movs	r3, #0
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	4b08      	ldr	r3, [pc, #32]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ae:	4a07      	ldr	r2, [pc, #28]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 80009b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009b4:	6453      	str	r3, [r2, #68]	; 0x44
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_PCD_MspInit+0xd8>)
 80009b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80009c2:	bf00      	nop
 80009c4:	3780      	adds	r7, #128	; 0x80
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40023800 	.word	0x40023800
 80009d0:	40020000 	.word	0x40020000

080009d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <NMI_Handler+0x4>

080009da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009de:	e7fe      	b.n	80009de <HardFault_Handler+0x4>

080009e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <MemManage_Handler+0x4>

080009e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009e6:	b480      	push	{r7}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ea:	e7fe      	b.n	80009ea <BusFault_Handler+0x4>

080009ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <UsageFault_Handler+0x4>

080009f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a12:	bf00      	nop
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a20:	f000 fb10 	bl	8001044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return 1;
 8000a2c:	2301      	movs	r3, #1
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <_kill>:

int _kill(int pid, int sig)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a42:	f002 ff3f 	bl	80038c4 <__errno>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2216      	movs	r2, #22
 8000a4a:	601a      	str	r2, [r3, #0]
  return -1;
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <_exit>:

void _exit (int status)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a60:	f04f 31ff 	mov.w	r1, #4294967295
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ffe7 	bl	8000a38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a6a:	e7fe      	b.n	8000a6a <_exit+0x12>

08000a6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
 8000a7c:	e00a      	b.n	8000a94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a7e:	f3af 8000 	nop.w
 8000a82:	4601      	mov	r1, r0
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	1c5a      	adds	r2, r3, #1
 8000a88:	60ba      	str	r2, [r7, #8]
 8000a8a:	b2ca      	uxtb	r2, r1
 8000a8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	3301      	adds	r3, #1
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	697a      	ldr	r2, [r7, #20]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	dbf0      	blt.n	8000a7e <_read+0x12>
  }

  return len;
 8000a9c:	687b      	ldr	r3, [r7, #4]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	e009      	b.n	8000acc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	60ba      	str	r2, [r7, #8]
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	dbf1      	blt.n	8000ab8 <_write+0x12>
  }
  return len;
 8000ad4:	687b      	ldr	r3, [r7, #4]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <_close>:

int _close(int file)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b083      	sub	sp, #12
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr

08000af6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000af6:	b480      	push	{r7}
 8000af8:	b083      	sub	sp, #12
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
 8000afe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b06:	605a      	str	r2, [r3, #4]
  return 0;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <_isatty>:

int _isatty(int file)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b1e:	2301      	movs	r3, #1
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3714      	adds	r7, #20
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
	...

08000b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <_sbrk+0x5c>)
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <_sbrk+0x60>)
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b5c:	4b13      	ldr	r3, [pc, #76]	; (8000bac <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d102      	bne.n	8000b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b64:	4b11      	ldr	r3, [pc, #68]	; (8000bac <_sbrk+0x64>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <_sbrk+0x68>)
 8000b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <_sbrk+0x64>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d207      	bcs.n	8000b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b78:	f002 fea4 	bl	80038c4 <__errno>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	220c      	movs	r2, #12
 8000b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e009      	b.n	8000b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	; (8000bac <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <_sbrk+0x64>)
 8000b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20020000 	.word	0x20020000
 8000ba8:	00000400 	.word	0x00000400
 8000bac:	20000094 	.word	0x20000094
 8000bb0:	20000610 	.word	0x20000610

08000bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <SystemInit+0x20>)
 8000bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bbe:	4a05      	ldr	r2, [pc, #20]	; (8000bd4 <SystemInit+0x20>)
 8000bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8000bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bdc:	480d      	ldr	r0, [pc, #52]	; (8000c14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bde:	490e      	ldr	r1, [pc, #56]	; (8000c18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000be0:	4a0e      	ldr	r2, [pc, #56]	; (8000c1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be4:	e002      	b.n	8000bec <LoopCopyDataInit>

08000be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bea:	3304      	adds	r3, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf0:	d3f9      	bcc.n	8000be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bf4:	4c0b      	ldr	r4, [pc, #44]	; (8000c24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf8:	e001      	b.n	8000bfe <LoopFillZerobss>

08000bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bfc:	3204      	adds	r2, #4

08000bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c00:	d3fb      	bcc.n	8000bfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c02:	f7ff ffd7 	bl	8000bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c06:	f002 fe75 	bl	80038f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c0a:	f7ff fcd3 	bl	80005b4 <main>
  bx  lr    
 8000c0e:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8000c10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c18:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c1c:	08004b04 	.word	0x08004b04
  ldr r2, =_sbss
 8000c20:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c24:	2000060c 	.word	0x2000060c

08000c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC_IRQHandler>
	...

08000c2c <debounceFSM_init>:
static debounceState_t estadoActual;						//Tipo de variable para máquina de estado
bool var_readKey = false;
//DEFINICIÓN DE FUNCIONES
// Inicia nuestra MEF asignando el valor de BUTTON UP
void debounceFSM_init()
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	assert(&estadoActual!=NULL);
	delayInit(&ret_rebote, time_rebote); 				//Inicialización del delay para antirebote
 8000c30:	2128      	movs	r1, #40	; 0x28
 8000c32:	4804      	ldr	r0, [pc, #16]	; (8000c44 <debounceFSM_init+0x18>)
 8000c34:	f000 f95c 	bl	8000ef0 <delayInit>
	estadoActual=BUTTON_UP;
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <debounceFSM_init+0x1c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000098 	.word	0x20000098
 8000c48:	200000a4 	.word	0x200000a4

08000c4c <debounceFSM_update>:

//Evalúa el boton de usuario y cambia de estado si acaba el tiempo antirebote
void debounceFSM_update()
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
	assert(&estadoActual!=NULL);
	switch(estadoActual)
 8000c50:	4b34      	ldr	r3, [pc, #208]	; (8000d24 <debounceFSM_update+0xd8>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	d859      	bhi.n	8000d0c <debounceFSM_update+0xc0>
 8000c58:	a201      	add	r2, pc, #4	; (adr r2, 8000c60 <debounceFSM_update+0x14>)
 8000c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c5e:	bf00      	nop
 8000c60:	08000c71 	.word	0x08000c71
 8000c64:	08000c89 	.word	0x08000c89
 8000c68:	08000cbf 	.word	0x08000cbf
 8000c6c:	08000cd7 	.word	0x08000cd7
	{
	case BUTTON_UP:
		if((HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)))
 8000c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c74:	482c      	ldr	r0, [pc, #176]	; (8000d28 <debounceFSM_update+0xdc>)
 8000c76:	f000 fca3 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d048      	beq.n	8000d12 <debounceFSM_update+0xc6>
			estadoActual=BUTTON_FALLING;
 8000c80:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <debounceFSM_update+0xd8>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]

		break;
 8000c86:	e044      	b.n	8000d12 <debounceFSM_update+0xc6>
	case BUTTON_FALLING:
		if(!(delayRead(&ret_rebote)))
 8000c88:	4828      	ldr	r0, [pc, #160]	; (8000d2c <debounceFSM_update+0xe0>)
 8000c8a:	f000 f94f 	bl	8000f2c <delayRead>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	f083 0301 	eor.w	r3, r3, #1
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d03d      	beq.n	8000d16 <debounceFSM_update+0xca>
		{
			if((HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)))
 8000c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c9e:	4822      	ldr	r0, [pc, #136]	; (8000d28 <debounceFSM_update+0xdc>)
 8000ca0:	f000 fc8e 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d005      	beq.n	8000cb6 <debounceFSM_update+0x6a>
			{
				estadoActual=BUTTON_DOWN;
 8000caa:	4b1e      	ldr	r3, [pc, #120]	; (8000d24 <debounceFSM_update+0xd8>)
 8000cac:	2202      	movs	r2, #2
 8000cae:	701a      	strb	r2, [r3, #0]
				buttonPressed();
 8000cb0:	f000 f83e 	bl	8000d30 <buttonPressed>
			}
			else{
				estadoActual=BUTTON_UP;
			}
		}
		break;
 8000cb4:	e02f      	b.n	8000d16 <debounceFSM_update+0xca>
				estadoActual=BUTTON_UP;
 8000cb6:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <debounceFSM_update+0xd8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	701a      	strb	r2, [r3, #0]
		break;
 8000cbc:	e02b      	b.n	8000d16 <debounceFSM_update+0xca>
	case BUTTON_DOWN:
		if(!(HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)))
 8000cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc2:	4819      	ldr	r0, [pc, #100]	; (8000d28 <debounceFSM_update+0xdc>)
 8000cc4:	f000 fc7c 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d125      	bne.n	8000d1a <debounceFSM_update+0xce>
			estadoActual=BUTTON_RAISING;
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <debounceFSM_update+0xd8>)
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	701a      	strb	r2, [r3, #0]
		break;
 8000cd4:	e021      	b.n	8000d1a <debounceFSM_update+0xce>
	case BUTTON_RAISING:
		if(!(delayRead(&ret_rebote)))
 8000cd6:	4815      	ldr	r0, [pc, #84]	; (8000d2c <debounceFSM_update+0xe0>)
 8000cd8:	f000 f928 	bl	8000f2c <delayRead>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	f083 0301 	eor.w	r3, r3, #1
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d01a      	beq.n	8000d1e <debounceFSM_update+0xd2>
				{
					if(!(HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin)))
 8000ce8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cec:	480e      	ldr	r0, [pc, #56]	; (8000d28 <debounceFSM_update+0xdc>)
 8000cee:	f000 fc67 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d105      	bne.n	8000d04 <debounceFSM_update+0xb8>
					{
						estadoActual=BUTTON_UP;
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <debounceFSM_update+0xd8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
						buttonReleased();
 8000cfe:	f000 f82b 	bl	8000d58 <buttonReleased>
					}
					else{
						estadoActual=BUTTON_DOWN;
					}
				}
		break;
 8000d02:	e00c      	b.n	8000d1e <debounceFSM_update+0xd2>
						estadoActual=BUTTON_DOWN;
 8000d04:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <debounceFSM_update+0xd8>)
 8000d06:	2202      	movs	r2, #2
 8000d08:	701a      	strb	r2, [r3, #0]
		break;
 8000d0a:	e008      	b.n	8000d1e <debounceFSM_update+0xd2>
	default:
		debounceFSM_init();
 8000d0c:	f7ff ff8e 	bl	8000c2c <debounceFSM_init>
		break;
 8000d10:	e006      	b.n	8000d20 <debounceFSM_update+0xd4>
		break;
 8000d12:	bf00      	nop
 8000d14:	e004      	b.n	8000d20 <debounceFSM_update+0xd4>
		break;
 8000d16:	bf00      	nop
 8000d18:	e002      	b.n	8000d20 <debounceFSM_update+0xd4>
		break;
 8000d1a:	bf00      	nop
 8000d1c:	e000      	b.n	8000d20 <debounceFSM_update+0xd4>
		break;
 8000d1e:	bf00      	nop

	}
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200000a4 	.word	0x200000a4
 8000d28:	40020800 	.word	0x40020800
 8000d2c:	20000098 	.word	0x20000098

08000d30 <buttonPressed>:
//Acción que se realiza cuando el botón se presionó
//pasado el tiempo de antirebote
void buttonPressed()
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, led[0]);
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <buttonPressed+0x1c>)
 8000d36:	881b      	ldrh	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4805      	ldr	r0, [pc, #20]	; (8000d50 <buttonPressed+0x20>)
 8000d3c:	f000 fc71 	bl	8001622 <HAL_GPIO_TogglePin>
	var_readKey = true;
 8000d40:	4b04      	ldr	r3, [pc, #16]	; (8000d54 <buttonPressed+0x24>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000004 	.word	0x20000004
 8000d50:	40020400 	.word	0x40020400
 8000d54:	200000a5 	.word	0x200000a5

08000d58 <buttonReleased>:
//Acción que se realiza cuando el botón se soltó
//pasado el tiempo de antirebote
void buttonReleased()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, led[2]);
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <buttonReleased+0x1c>)
 8000d5e:	889b      	ldrh	r3, [r3, #4]
 8000d60:	4619      	mov	r1, r3
 8000d62:	4805      	ldr	r0, [pc, #20]	; (8000d78 <buttonReleased+0x20>)
 8000d64:	f000 fc5d 	bl	8001622 <HAL_GPIO_TogglePin>
	var_readKey = false;
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <buttonReleased+0x24>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000004 	.word	0x20000004
 8000d78:	40020400 	.word	0x40020400
 8000d7c:	200000a5 	.word	0x200000a5

08000d80 <uartInit>:
static void Error_Handler(void);						//Función para manejo de errores

//Implementación de funciones

bool_t uartInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
	bool_t Estado_uart = false;
 8000d86:	2300      	movs	r3, #0
 8000d88:	71fb      	strb	r3, [r7, #7]
	 MX_USART3_UART_Init();
 8000d8a:	f000 f853 	bl	8000e34 <MX_USART3_UART_Init>
	 MX_USB_OTG_FS_PCD_Init();
 8000d8e:	f000 f87b 	bl	8000e88 <MX_USB_OTG_FS_PCD_Init>
	 if (HAL_UART_Init(&huart3) == HAL_OK)
 8000d92:	4812      	ldr	r0, [pc, #72]	; (8000ddc <uartInit+0x5c>)
 8000d94:	f001 feba 	bl	8002b0c <HAL_UART_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <uartInit+0x22>
	 Estado_uart = true;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	71fb      	strb	r3, [r7, #7]
	 // Mensaje de inicialización y parámetros de
	 uartSendString((const uint8_t *) "\n\rInicializacion de UART exitosa \n\r");
 8000da2:	480f      	ldr	r0, [pc, #60]	; (8000de0 <uartInit+0x60>)
 8000da4:	f000 f82c 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "Parametros de UART \n\r ");
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <uartInit+0x64>)
 8000daa:	f000 f829 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Baudios: 9600 \n\r ");
 8000dae:	480e      	ldr	r0, [pc, #56]	; (8000de8 <uartInit+0x68>)
 8000db0:	f000 f826 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Palabra(incluyendo pariedad): 8 \n\r ");
 8000db4:	480d      	ldr	r0, [pc, #52]	; (8000dec <uartInit+0x6c>)
 8000db6:	f000 f823 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Stop bits: 1 \n\r ");
 8000dba:	480d      	ldr	r0, [pc, #52]	; (8000df0 <uartInit+0x70>)
 8000dbc:	f000 f820 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Pariedad: Impar \n\r ");
 8000dc0:	480c      	ldr	r0, [pc, #48]	; (8000df4 <uartInit+0x74>)
 8000dc2:	f000 f81d 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Modo: Transmisor receptor \n\r ");
 8000dc6:	480c      	ldr	r0, [pc, #48]	; (8000df8 <uartInit+0x78>)
 8000dc8:	f000 f81a 	bl	8000e00 <uartSendString>
	 uartSendString((const uint8_t *) "- Flow: Ninguno \n\r ");
 8000dcc:	480b      	ldr	r0, [pc, #44]	; (8000dfc <uartInit+0x7c>)
 8000dce:	f000 f817 	bl	8000e00 <uartSendString>


	 return Estado_uart;
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200000a8 	.word	0x200000a8
 8000de0:	080048e8 	.word	0x080048e8
 8000de4:	0800490c 	.word	0x0800490c
 8000de8:	08004924 	.word	0x08004924
 8000dec:	08004938 	.word	0x08004938
 8000df0:	08004960 	.word	0x08004960
 8000df4:	08004974 	.word	0x08004974
 8000df8:	0800498c 	.word	0x0800498c
 8000dfc:	080049ac 	.word	0x080049ac

08000e00 <uartSendString>:

void uartSendString(const uint8_t *  pstring)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	 const uint8_t *puntero=pstring;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	60fb      	str	r3, [r7, #12]
	 while(*puntero)
 8000e0c:	e007      	b.n	8000e1e <uartSendString+0x1e>
	 {
		 HAL_UART_Transmit(&huart3,(const uint8_t *)puntero++,1,200);
 8000e0e:	68f9      	ldr	r1, [r7, #12]
 8000e10:	1c4b      	adds	r3, r1, #1
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	23c8      	movs	r3, #200	; 0xc8
 8000e16:	2201      	movs	r2, #1
 8000e18:	4805      	ldr	r0, [pc, #20]	; (8000e30 <uartSendString+0x30>)
 8000e1a:	f001 fec4 	bl	8002ba6 <HAL_UART_Transmit>
	 while(*puntero)
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1f3      	bne.n	8000e0e <uartSendString+0xe>
	 }
}
 8000e26:	bf00      	nop
 8000e28:	bf00      	nop
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	200000a8 	.word	0x200000a8

08000e34 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART;
 8000e38:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e3a:	4a12      	ldr	r2, [pc, #72]	; (8000e84 <MX_USART3_UART_Init+0x50>)
 8000e3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = BAUDIOS;
 8000e3e:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e40:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = PALABRA;
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = STOP;
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = PARI;
 8000e52:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e54:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000e58:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = MODO;
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e5c:	220c      	movs	r2, #12
 8000e5e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = FLOW;
 8000e60:	4b07      	ldr	r3, [pc, #28]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = TIME;
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e6c:	4804      	ldr	r0, [pc, #16]	; (8000e80 <MX_USART3_UART_Init+0x4c>)
 8000e6e:	f001 fe4d 	bl	8002b0c <HAL_UART_Init>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8000e78:	f000 f834 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	200000a8 	.word	0x200000a8
 8000e84:	40004800 	.word	0x40004800

08000e88 <MX_USB_OTG_FS_PCD_Init>:

static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e8c:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e96:	2206      	movs	r2, #6
 8000e98:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9c:	2202      	movs	r2, #2
 8000e9e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ecc:	f000 fbc3 	bl	8001656 <HAL_PCD_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ed6:	f000 f805 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200000ec 	.word	0x200000ec

08000ee4 <Error_Handler>:

static void Error_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eec:	e7fe      	b.n	8000eec <Error_Handler+0x8>
	...

08000ef0 <delayInit>:

#include "Api_delay.h"
void delayInit( delay_t * delay, tick_t duration ){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
	assert(delay!= NULL);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d105      	bne.n	8000f0c <delayInit+0x1c>
 8000f00:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <delayInit+0x30>)
 8000f02:	4a08      	ldr	r2, [pc, #32]	; (8000f24 <delayInit+0x34>)
 8000f04:	2104      	movs	r1, #4
 8000f06:	4808      	ldr	r0, [pc, #32]	; (8000f28 <delayInit+0x38>)
 8000f08:	f002 fcbe 	bl	8003888 <__assert_func>
 delay->duration= duration;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	683a      	ldr	r2, [r7, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 delay->running=false;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	721a      	strb	r2, [r3, #8]
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	080049c0 	.word	0x080049c0
 8000f24:	08004a08 	.word	0x08004a08
 8000f28:	080049d0 	.word	0x080049d0

08000f2c <delayRead>:

bool_t delayRead( delay_t * delay ){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	assert(delay!= NULL);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d105      	bne.n	8000f46 <delayRead+0x1a>
 8000f3a:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <delayRead+0x68>)
 8000f3c:	4a16      	ldr	r2, [pc, #88]	; (8000f98 <delayRead+0x6c>)
 8000f3e:	210a      	movs	r1, #10
 8000f40:	4816      	ldr	r0, [pc, #88]	; (8000f9c <delayRead+0x70>)
 8000f42:	f002 fca1 	bl	8003888 <__assert_func>
	if((delay->running)==false ){
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7a1b      	ldrb	r3, [r3, #8]
 8000f4a:	f083 0301 	eor.w	r3, r3, #1
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d007      	beq.n	8000f64 <delayRead+0x38>
		delay->startTime = HAL_GetTick();
 8000f54:	f000 f88a 	bl	800106c <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2201      	movs	r2, #1
 8000f62:	721a      	strb	r2, [r3, #8]
	}

	if(delay->running){
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	7a1b      	ldrb	r3, [r3, #8]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00c      	beq.n	8000f86 <delayRead+0x5a>
		if((HAL_GetTick()-(delay->startTime))>=delay->duration){
 8000f6c:	f000 f87e 	bl	800106c <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	1ad2      	subs	r2, r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d302      	bcc.n	8000f86 <delayRead+0x5a>
			delay->running = false;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	721a      	strb	r2, [r3, #8]
		}
	}
return delay->running;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	7a1b      	ldrb	r3, [r3, #8]

}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	080049c0 	.word	0x080049c0
 8000f98:	08004a14 	.word	0x08004a14
 8000f9c:	080049d0 	.word	0x080049d0

08000fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fa4:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	; (8000fe0 <HAL_Init+0x40>)
 8000faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fb0:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <HAL_Init+0x40>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <HAL_Init+0x40>)
 8000fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <HAL_Init+0x40>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a07      	ldr	r2, [pc, #28]	; (8000fe0 <HAL_Init+0x40>)
 8000fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc8:	2003      	movs	r0, #3
 8000fca:	f000 f931 	bl	8001230 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f000 f808 	bl	8000fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fd4:	f7ff fc1e 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40023c00 	.word	0x40023c00

08000fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fec:	4b12      	ldr	r3, [pc, #72]	; (8001038 <HAL_InitTick+0x54>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b12      	ldr	r3, [pc, #72]	; (800103c <HAL_InitTick+0x58>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f93b 	bl	800127e <HAL_SYSTICK_Config>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e00e      	b.n	8001030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b0f      	cmp	r3, #15
 8001016:	d80a      	bhi.n	800102e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001018:	2200      	movs	r2, #0
 800101a:	6879      	ldr	r1, [r7, #4]
 800101c:	f04f 30ff 	mov.w	r0, #4294967295
 8001020:	f000 f911 	bl	8001246 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001024:	4a06      	ldr	r2, [pc, #24]	; (8001040 <HAL_InitTick+0x5c>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800102a:	2300      	movs	r3, #0
 800102c:	e000      	b.n	8001030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000000 	.word	0x20000000
 800103c:	20000010 	.word	0x20000010
 8001040:	2000000c 	.word	0x2000000c

08001044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <HAL_IncTick+0x20>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	461a      	mov	r2, r3
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <HAL_IncTick+0x24>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4413      	add	r3, r2
 8001054:	4a04      	ldr	r2, [pc, #16]	; (8001068 <HAL_IncTick+0x24>)
 8001056:	6013      	str	r3, [r2, #0]
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000010 	.word	0x20000010
 8001068:	200005f8 	.word	0x200005f8

0800106c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return uwTick;
 8001070:	4b03      	ldr	r3, [pc, #12]	; (8001080 <HAL_GetTick+0x14>)
 8001072:	681b      	ldr	r3, [r3, #0]
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	200005f8 	.word	0x200005f8

08001084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800108c:	f7ff ffee 	bl	800106c <HAL_GetTick>
 8001090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800109c:	d005      	beq.n	80010aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800109e:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <HAL_Delay+0x44>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	461a      	mov	r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010aa:	bf00      	nop
 80010ac:	f7ff ffde 	bl	800106c <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d8f7      	bhi.n	80010ac <HAL_Delay+0x28>
  {
  }
}
 80010bc:	bf00      	nop
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000010 	.word	0x20000010

080010cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010e8:	4013      	ands	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fe:	4a04      	ldr	r2, [pc, #16]	; (8001110 <__NVIC_SetPriorityGrouping+0x44>)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	60d3      	str	r3, [r2, #12]
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <__NVIC_GetPriorityGrouping+0x18>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	0a1b      	lsrs	r3, r3, #8
 800111e:	f003 0307 	and.w	r3, r3, #7
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001140:	2b00      	cmp	r3, #0
 8001142:	db0a      	blt.n	800115a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	b2da      	uxtb	r2, r3
 8001148:	490c      	ldr	r1, [pc, #48]	; (800117c <__NVIC_SetPriority+0x4c>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	0112      	lsls	r2, r2, #4
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	440b      	add	r3, r1
 8001154:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001158:	e00a      	b.n	8001170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4908      	ldr	r1, [pc, #32]	; (8001180 <__NVIC_SetPriority+0x50>)
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	3b04      	subs	r3, #4
 8001168:	0112      	lsls	r2, r2, #4
 800116a:	b2d2      	uxtb	r2, r2
 800116c:	440b      	add	r3, r1
 800116e:	761a      	strb	r2, [r3, #24]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000e100 	.word	0xe000e100
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f1c3 0307 	rsb	r3, r3, #7
 800119e:	2b04      	cmp	r3, #4
 80011a0:	bf28      	it	cs
 80011a2:	2304      	movcs	r3, #4
 80011a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3304      	adds	r3, #4
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d902      	bls.n	80011b4 <NVIC_EncodePriority+0x30>
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3b03      	subs	r3, #3
 80011b2:	e000      	b.n	80011b6 <NVIC_EncodePriority+0x32>
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	f04f 32ff 	mov.w	r2, #4294967295
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43da      	mvns	r2, r3
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	401a      	ands	r2, r3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011cc:	f04f 31ff 	mov.w	r1, #4294967295
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	43d9      	mvns	r1, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011dc:	4313      	orrs	r3, r2
         );
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3724      	adds	r7, #36	; 0x24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011fc:	d301      	bcc.n	8001202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011fe:	2301      	movs	r3, #1
 8001200:	e00f      	b.n	8001222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <SysTick_Config+0x40>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3b01      	subs	r3, #1
 8001208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120a:	210f      	movs	r1, #15
 800120c:	f04f 30ff 	mov.w	r0, #4294967295
 8001210:	f7ff ff8e 	bl	8001130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <SysTick_Config+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121a:	4b04      	ldr	r3, [pc, #16]	; (800122c <SysTick_Config+0x40>)
 800121c:	2207      	movs	r2, #7
 800121e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	e000e010 	.word	0xe000e010

08001230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff47 	bl	80010cc <__NVIC_SetPriorityGrouping>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001258:	f7ff ff5c 	bl	8001114 <__NVIC_GetPriorityGrouping>
 800125c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	6978      	ldr	r0, [r7, #20]
 8001264:	f7ff ff8e 	bl	8001184 <NVIC_EncodePriority>
 8001268:	4602      	mov	r2, r0
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff5d 	bl	8001130 <__NVIC_SetPriority>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffb0 	bl	80011ec <SysTick_Config>
 800128c:	4603      	mov	r3, r0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	; 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	e165      	b.n	8001580 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012b4:	2201      	movs	r2, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	f040 8154 	bne.w	800157a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d005      	beq.n	80012ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d130      	bne.n	800134c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	2203      	movs	r2, #3
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4313      	orrs	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001320:	2201      	movs	r2, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	091b      	lsrs	r3, r3, #4
 8001336:	f003 0201 	and.w	r2, r3, #1
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b03      	cmp	r3, #3
 8001356:	d017      	beq.n	8001388 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d123      	bne.n	80013dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	08da      	lsrs	r2, r3, #3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3208      	adds	r2, #8
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	220f      	movs	r2, #15
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	08da      	lsrs	r2, r3, #3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3208      	adds	r2, #8
 80013d6:	69b9      	ldr	r1, [r7, #24]
 80013d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0203 	and.w	r2, r3, #3
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80ae 	beq.w	800157a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b5d      	ldr	r3, [pc, #372]	; (8001598 <HAL_GPIO_Init+0x300>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	4a5c      	ldr	r2, [pc, #368]	; (8001598 <HAL_GPIO_Init+0x300>)
 8001428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142c:	6453      	str	r3, [r2, #68]	; 0x44
 800142e:	4b5a      	ldr	r3, [pc, #360]	; (8001598 <HAL_GPIO_Init+0x300>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800143a:	4a58      	ldr	r2, [pc, #352]	; (800159c <HAL_GPIO_Init+0x304>)
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	220f      	movs	r2, #15
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a4f      	ldr	r2, [pc, #316]	; (80015a0 <HAL_GPIO_Init+0x308>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d025      	beq.n	80014b2 <HAL_GPIO_Init+0x21a>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4e      	ldr	r2, [pc, #312]	; (80015a4 <HAL_GPIO_Init+0x30c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d01f      	beq.n	80014ae <HAL_GPIO_Init+0x216>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a4d      	ldr	r2, [pc, #308]	; (80015a8 <HAL_GPIO_Init+0x310>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d019      	beq.n	80014aa <HAL_GPIO_Init+0x212>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a4c      	ldr	r2, [pc, #304]	; (80015ac <HAL_GPIO_Init+0x314>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d013      	beq.n	80014a6 <HAL_GPIO_Init+0x20e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4b      	ldr	r2, [pc, #300]	; (80015b0 <HAL_GPIO_Init+0x318>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d00d      	beq.n	80014a2 <HAL_GPIO_Init+0x20a>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4a      	ldr	r2, [pc, #296]	; (80015b4 <HAL_GPIO_Init+0x31c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d007      	beq.n	800149e <HAL_GPIO_Init+0x206>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a49      	ldr	r2, [pc, #292]	; (80015b8 <HAL_GPIO_Init+0x320>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_GPIO_Init+0x202>
 8001496:	2306      	movs	r3, #6
 8001498:	e00c      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 800149a:	2307      	movs	r3, #7
 800149c:	e00a      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 800149e:	2305      	movs	r3, #5
 80014a0:	e008      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 80014a2:	2304      	movs	r3, #4
 80014a4:	e006      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 80014a6:	2303      	movs	r3, #3
 80014a8:	e004      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e002      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 80014ae:	2301      	movs	r3, #1
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x21c>
 80014b2:	2300      	movs	r3, #0
 80014b4:	69fa      	ldr	r2, [r7, #28]
 80014b6:	f002 0203 	and.w	r2, r2, #3
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	4093      	lsls	r3, r2
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014c4:	4935      	ldr	r1, [pc, #212]	; (800159c <HAL_GPIO_Init+0x304>)
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3302      	adds	r3, #2
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014d2:	4b3a      	ldr	r3, [pc, #232]	; (80015bc <HAL_GPIO_Init+0x324>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	43db      	mvns	r3, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4013      	ands	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014f6:	4a31      	ldr	r2, [pc, #196]	; (80015bc <HAL_GPIO_Init+0x324>)
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014fc:	4b2f      	ldr	r3, [pc, #188]	; (80015bc <HAL_GPIO_Init+0x324>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001520:	4a26      	ldr	r2, [pc, #152]	; (80015bc <HAL_GPIO_Init+0x324>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001526:	4b25      	ldr	r3, [pc, #148]	; (80015bc <HAL_GPIO_Init+0x324>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800154a:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <HAL_GPIO_Init+0x324>)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001550:	4b1a      	ldr	r3, [pc, #104]	; (80015bc <HAL_GPIO_Init+0x324>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	43db      	mvns	r3, r3
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4013      	ands	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001574:	4a11      	ldr	r2, [pc, #68]	; (80015bc <HAL_GPIO_Init+0x324>)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3301      	adds	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b0f      	cmp	r3, #15
 8001584:	f67f ae96 	bls.w	80012b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3724      	adds	r7, #36	; 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800
 800159c:	40013800 	.word	0x40013800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020800 	.word	0x40020800
 80015ac:	40020c00 	.word	0x40020c00
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40021400 	.word	0x40021400
 80015b8:	40021800 	.word	0x40021800
 80015bc:	40013c00 	.word	0x40013c00

080015c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	4013      	ands	r3, r2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015d8:	2301      	movs	r3, #1
 80015da:	73fb      	strb	r3, [r7, #15]
 80015dc:	e001      	b.n	80015e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015de:	2300      	movs	r3, #0
 80015e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	807b      	strh	r3, [r7, #2]
 80015fc:	4613      	mov	r3, r2
 80015fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001600:	787b      	ldrb	r3, [r7, #1]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001606:	887a      	ldrh	r2, [r7, #2]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800160c:	e003      	b.n	8001616 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800160e:	887b      	ldrh	r3, [r7, #2]
 8001610:	041a      	lsls	r2, r3, #16
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	619a      	str	r2, [r3, #24]
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001622:	b480      	push	{r7}
 8001624:	b085      	sub	sp, #20
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	460b      	mov	r3, r1
 800162c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001634:	887a      	ldrh	r2, [r7, #2]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4013      	ands	r3, r2
 800163a:	041a      	lsls	r2, r3, #16
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	43d9      	mvns	r1, r3
 8001640:	887b      	ldrh	r3, [r7, #2]
 8001642:	400b      	ands	r3, r1
 8001644:	431a      	orrs	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	619a      	str	r2, [r3, #24]
}
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001656:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001658:	b08f      	sub	sp, #60	; 0x3c
 800165a:	af0a      	add	r7, sp, #40	; 0x28
 800165c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e116      	b.n	8001896 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d106      	bne.n	8001688 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff f936 	bl	80008f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2203      	movs	r2, #3
 800168c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f001 fe53 	bl	8003352 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	603b      	str	r3, [r7, #0]
 80016b2:	687e      	ldr	r6, [r7, #4]
 80016b4:	466d      	mov	r5, sp
 80016b6:	f106 0410 	add.w	r4, r6, #16
 80016ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80016ca:	1d33      	adds	r3, r6, #4
 80016cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ce:	6838      	ldr	r0, [r7, #0]
 80016d0:	f001 fdde 	bl	8003290 <USB_CoreInit>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d005      	beq.n	80016e6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2202      	movs	r2, #2
 80016de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e0d7      	b.n	8001896 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f001 fe41 	bl	8003374 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	73fb      	strb	r3, [r7, #15]
 80016f6:	e04a      	b.n	800178e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80016f8:	7bfa      	ldrb	r2, [r7, #15]
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	4613      	mov	r3, r2
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	4413      	add	r3, r2
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	440b      	add	r3, r1
 8001706:	333d      	adds	r3, #61	; 0x3d
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	333c      	adds	r3, #60	; 0x3c
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001720:	7bfa      	ldrb	r2, [r7, #15]
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	b298      	uxth	r0, r3
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	4613      	mov	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	3344      	adds	r3, #68	; 0x44
 8001734:	4602      	mov	r2, r0
 8001736:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001738:	7bfa      	ldrb	r2, [r7, #15]
 800173a:	6879      	ldr	r1, [r7, #4]
 800173c:	4613      	mov	r3, r2
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	3340      	adds	r3, #64	; 0x40
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800174c:	7bfa      	ldrb	r2, [r7, #15]
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	4613      	mov	r3, r2
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	440b      	add	r3, r1
 800175a:	3348      	adds	r3, #72	; 0x48
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001760:	7bfa      	ldrb	r2, [r7, #15]
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	4613      	mov	r3, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4413      	add	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	440b      	add	r3, r1
 800176e:	334c      	adds	r3, #76	; 0x4c
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	4613      	mov	r3, r2
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	4413      	add	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	440b      	add	r3, r1
 8001782:	3354      	adds	r3, #84	; 0x54
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	3301      	adds	r3, #1
 800178c:	73fb      	strb	r3, [r7, #15]
 800178e:	7bfa      	ldrb	r2, [r7, #15]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	d3af      	bcc.n	80016f8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	e044      	b.n	8001828 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800179e:	7bfa      	ldrb	r2, [r7, #15]
 80017a0:	6879      	ldr	r1, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80017b4:	7bfa      	ldrb	r2, [r7, #15]
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80017c6:	7bfa      	ldrb	r2, [r7, #15]
 80017c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80017ca:	7bfa      	ldrb	r2, [r7, #15]
 80017cc:	6879      	ldr	r1, [r7, #4]
 80017ce:	4613      	mov	r3, r2
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	4413      	add	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	440b      	add	r3, r1
 80017d8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80017f6:	7bfa      	ldrb	r2, [r7, #15]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	4413      	add	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800180c:	7bfa      	ldrb	r2, [r7, #15]
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	3301      	adds	r3, #1
 8001826:	73fb      	strb	r3, [r7, #15]
 8001828:	7bfa      	ldrb	r2, [r7, #15]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	429a      	cmp	r2, r3
 8001830:	d3b5      	bcc.n	800179e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	687e      	ldr	r6, [r7, #4]
 800183a:	466d      	mov	r5, sp
 800183c:	f106 0410 	add.w	r4, r6, #16
 8001840:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001842:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001844:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001846:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001848:	e894 0003 	ldmia.w	r4, {r0, r1}
 800184c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001850:	1d33      	adds	r3, r6, #4
 8001852:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001854:	6838      	ldr	r0, [r7, #0]
 8001856:	f001 fdd9 	bl	800340c <USB_DevInit>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2202      	movs	r2, #2
 8001864:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e014      	b.n	8001896 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001880:	2b01      	cmp	r3, #1
 8001882:	d102      	bne.n	800188a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 f80a 	bl	800189e <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f001 ff97 	bl	80037c2 <USB_DevDisconnect>

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800189e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800189e:	b480      	push	{r7}
 80018a0:	b085      	sub	sp, #20
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	f043 0303 	orr.w	r3, r3, #3
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d101      	bne.n	80018fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0cc      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018fc:	4b68      	ldr	r3, [pc, #416]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 030f 	and.w	r3, r3, #15
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d90c      	bls.n	8001924 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190a:	4b65      	ldr	r3, [pc, #404]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001912:	4b63      	ldr	r3, [pc, #396]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 030f 	and.w	r3, r3, #15
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	429a      	cmp	r2, r3
 800191e:	d001      	beq.n	8001924 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e0b8      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d020      	beq.n	8001972 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d005      	beq.n	8001948 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800193c:	4b59      	ldr	r3, [pc, #356]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	4a58      	ldr	r2, [pc, #352]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001946:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001954:	4b53      	ldr	r3, [pc, #332]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	4a52      	ldr	r2, [pc, #328]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800195e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001960:	4b50      	ldr	r3, [pc, #320]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	494d      	ldr	r1, [pc, #308]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	4313      	orrs	r3, r2
 8001970:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b00      	cmp	r3, #0
 800197c:	d044      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d107      	bne.n	8001996 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001986:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d119      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e07f      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d003      	beq.n	80019a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d107      	bne.n	80019b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a6:	4b3f      	ldr	r3, [pc, #252]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d109      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e06f      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b6:	4b3b      	ldr	r3, [pc, #236]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e067      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c6:	4b37      	ldr	r3, [pc, #220]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f023 0203 	bic.w	r2, r3, #3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	4934      	ldr	r1, [pc, #208]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019d8:	f7ff fb48 	bl	800106c <HAL_GetTick>
 80019dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019de:	e00a      	b.n	80019f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e0:	f7ff fb44 	bl	800106c <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e04f      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f6:	4b2b      	ldr	r3, [pc, #172]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 020c 	and.w	r2, r3, #12
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d1eb      	bne.n	80019e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a08:	4b25      	ldr	r3, [pc, #148]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 030f 	and.w	r3, r3, #15
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d20c      	bcs.n	8001a30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a16:	4b22      	ldr	r3, [pc, #136]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1e:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d001      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e032      	b.n	8001a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d008      	beq.n	8001a4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	4916      	ldr	r1, [pc, #88]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0308 	and.w	r3, r3, #8
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d009      	beq.n	8001a6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	490e      	ldr	r1, [pc, #56]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a6e:	f000 fb7f 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 8001a72:	4602      	mov	r2, r0
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	490a      	ldr	r1, [pc, #40]	; (8001aa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a80:	5ccb      	ldrb	r3, [r1, r3]
 8001a82:	fa22 f303 	lsr.w	r3, r2, r3
 8001a86:	4a09      	ldr	r2, [pc, #36]	; (8001aac <HAL_RCC_ClockConfig+0x1c4>)
 8001a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a8a:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff faa8 	bl	8000fe4 <HAL_InitTick>

  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40023c00 	.word	0x40023c00
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	080049f0 	.word	0x080049f0
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	2000000c 	.word	0x2000000c

08001ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ab8:	4b03      	ldr	r3, [pc, #12]	; (8001ac8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aba:	681b      	ldr	r3, [r3, #0]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000000 	.word	0x20000000

08001acc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ad0:	f7ff fff0 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	0a9b      	lsrs	r3, r3, #10
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	4903      	ldr	r1, [pc, #12]	; (8001af0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ae2:	5ccb      	ldrb	r3, [r1, r3]
 8001ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800
 8001af0:	08004a00 	.word	0x08004a00

08001af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001af8:	f7ff ffdc 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	0b5b      	lsrs	r3, r3, #13
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	4903      	ldr	r1, [pc, #12]	; (8001b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b0a:	5ccb      	ldrb	r3, [r1, r3]
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	08004a00 	.word	0x08004a00

08001b1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08c      	sub	sp, #48	; 0x30
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d010      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001b54:	4b6f      	ldr	r3, [pc, #444]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b5a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b62:	496c      	ldr	r1, [pc, #432]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001b72:	2301      	movs	r3, #1
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d010      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001b82:	4b64      	ldr	r3, [pc, #400]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b88:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b90:	4960      	ldr	r1, [pc, #384]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d017      	beq.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001bb0:	4b58      	ldr	r3, [pc, #352]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4955      	ldr	r1, [pc, #340]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d017      	beq.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001bec:	4b49      	ldr	r3, [pc, #292]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bf2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfa:	4946      	ldr	r1, [pc, #280]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c0a:	d101      	bne.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0320 	and.w	r3, r3, #32
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 808a 	beq.w	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	4b39      	ldr	r3, [pc, #228]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	4a38      	ldr	r2, [pc, #224]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c38:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3a:	4b36      	ldr	r3, [pc, #216]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c46:	4b34      	ldr	r3, [pc, #208]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a33      	ldr	r2, [pc, #204]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c52:	f7ff fa0b 	bl	800106c <HAL_GetTick>
 8001c56:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c5a:	f7ff fa07 	bl	800106c <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e278      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c6c:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c78:	4b26      	ldr	r3, [pc, #152]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c80:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d02f      	beq.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c90:	6a3a      	ldr	r2, [r7, #32]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d028      	beq.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c96:	4b1f      	ldr	r3, [pc, #124]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c9e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ca0:	4b1e      	ldr	r3, [pc, #120]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001cac:	4a19      	ldr	r2, [pc, #100]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cae:	6a3b      	ldr	r3, [r7, #32]
 8001cb0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001cb2:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d114      	bne.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001cbe:	f7ff f9d5 	bl	800106c <HAL_GetTick>
 8001cc2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc4:	e00a      	b.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc6:	f7ff f9d1 	bl	800106c <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e240      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cdc:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0ee      	beq.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cf0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001cf4:	d114      	bne.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001cf6:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001d06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d0a:	4902      	ldr	r1, [pc, #8]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	608b      	str	r3, [r1, #8]
 8001d10:	e00c      	b.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40007000 	.word	0x40007000
 8001d1c:	42470e40 	.word	0x42470e40
 8001d20:	4b4a      	ldr	r3, [pc, #296]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	4a49      	ldr	r2, [pc, #292]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d26:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001d2a:	6093      	str	r3, [r2, #8]
 8001d2c:	4b47      	ldr	r3, [pc, #284]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d38:	4944      	ldr	r1, [pc, #272]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0310 	and.w	r3, r3, #16
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d004      	beq.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001d50:	4b3f      	ldr	r3, [pc, #252]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001d52:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d00a      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001d60:	4b3a      	ldr	r3, [pc, #232]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d66:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	4937      	ldr	r1, [pc, #220]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00a      	beq.n	8001d98 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d82:	4b32      	ldr	r3, [pc, #200]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d88:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d90:	492e      	ldr	r1, [pc, #184]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d011      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001da4:	4b29      	ldr	r3, [pc, #164]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001daa:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db2:	4926      	ldr	r1, [pc, #152]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00a      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dda:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	491a      	ldr	r1, [pc, #104]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d011      	beq.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dfc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e04:	4911      	ldr	r1, [pc, #68]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e14:	d101      	bne.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001e16:	2301      	movs	r3, #1
 8001e18:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e28:	f040 80ff 	bne.w	800202a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e32:	f7ff f91b 	bl	800106c <HAL_GetTick>
 8001e36:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e38:	e00e      	b.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001e3a:	f7ff f917 	bl	800106c <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d907      	bls.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e188      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	424711e0 	.word	0x424711e0
 8001e54:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e58:	4b7e      	ldr	r3, [pc, #504]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1ea      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d009      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d028      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d124      	bne.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001e8c:	4b71      	ldr	r3, [pc, #452]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e92:	0c1b      	lsrs	r3, r3, #16
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	3301      	adds	r3, #1
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001e9e:	4b6d      	ldr	r3, [pc, #436]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ea4:	0e1b      	lsrs	r3, r3, #24
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	019b      	lsls	r3, r3, #6
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	085b      	lsrs	r3, r3, #1
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	041b      	lsls	r3, r3, #16
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	061b      	lsls	r3, r3, #24
 8001ec6:	431a      	orrs	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	071b      	lsls	r3, r3, #28
 8001ece:	4961      	ldr	r1, [pc, #388]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d004      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001eea:	d00a      	beq.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d035      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f00:	d130      	bne.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001f02:	4b54      	ldr	r3, [pc, #336]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f08:	0c1b      	lsrs	r3, r3, #16
 8001f0a:	f003 0303 	and.w	r3, r3, #3
 8001f0e:	3301      	adds	r3, #1
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f14:	4b4f      	ldr	r3, [pc, #316]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f1a:	0f1b      	lsrs	r3, r3, #28
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	019b      	lsls	r3, r3, #6
 8001f2c:	431a      	orrs	r2, r3
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	085b      	lsrs	r3, r3, #1
 8001f32:	3b01      	subs	r3, #1
 8001f34:	041b      	lsls	r3, r3, #16
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	061b      	lsls	r3, r3, #24
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	071b      	lsls	r3, r3, #28
 8001f44:	4943      	ldr	r1, [pc, #268]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001f4c:	4b41      	ldr	r3, [pc, #260]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f52:	f023 021f 	bic.w	r2, r3, #31
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	493d      	ldr	r1, [pc, #244]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d029      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f78:	d124      	bne.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001f7a:	4b36      	ldr	r3, [pc, #216]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f80:	0c1b      	lsrs	r3, r3, #16
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	3301      	adds	r3, #1
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f8c:	4b31      	ldr	r3, [pc, #196]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f92:	0f1b      	lsrs	r3, r3, #28
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	019b      	lsls	r3, r3, #6
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	085b      	lsrs	r3, r3, #1
 8001fac:	3b01      	subs	r3, #1
 8001fae:	041b      	lsls	r3, r3, #16
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	061b      	lsls	r3, r3, #24
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	071b      	lsls	r3, r3, #28
 8001fbc:	4925      	ldr	r1, [pc, #148]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d016      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	019b      	lsls	r3, r3, #6
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	085b      	lsrs	r3, r3, #1
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	041b      	lsls	r3, r3, #16
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	061b      	lsls	r3, r3, #24
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	695b      	ldr	r3, [r3, #20]
 8001ff4:	071b      	lsls	r3, r3, #28
 8001ff6:	4917      	ldr	r1, [pc, #92]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002000:	2201      	movs	r2, #1
 8002002:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002004:	f7ff f832 	bl	800106c <HAL_GetTick>
 8002008:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800200a:	e008      	b.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800200c:	f7ff f82e 	bl	800106c <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e09f      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800201e:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800202a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202c:	2b01      	cmp	r3, #1
 800202e:	f040 8095 	bne.w	800215c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002032:	4b0a      	ldr	r3, [pc, #40]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002038:	f7ff f818 	bl	800106c <HAL_GetTick>
 800203c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800203e:	e00f      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002040:	f7ff f814 	bl	800106c <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d908      	bls.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e085      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002052:	bf00      	nop
 8002054:	40023800 	.word	0x40023800
 8002058:	42470068 	.word	0x42470068
 800205c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002060:	4b41      	ldr	r3, [pc, #260]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002068:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800206c:	d0e8      	beq.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	2b00      	cmp	r3, #0
 8002080:	d009      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800208a:	2b00      	cmp	r3, #0
 800208c:	d02b      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002092:	2b00      	cmp	r3, #0
 8002094:	d127      	bne.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002096:	4b34      	ldr	r3, [pc, #208]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209c:	0c1b      	lsrs	r3, r3, #16
 800209e:	f003 0303 	and.w	r3, r3, #3
 80020a2:	3301      	adds	r3, #1
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699a      	ldr	r2, [r3, #24]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	019b      	lsls	r3, r3, #6
 80020b2:	431a      	orrs	r2, r3
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	085b      	lsrs	r3, r3, #1
 80020b8:	3b01      	subs	r3, #1
 80020ba:	041b      	lsls	r3, r3, #16
 80020bc:	431a      	orrs	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	061b      	lsls	r3, r3, #24
 80020c4:	4928      	ldr	r1, [pc, #160]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80020cc:	4b26      	ldr	r3, [pc, #152]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80020ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80020d2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020da:	3b01      	subs	r3, #1
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	4922      	ldr	r1, [pc, #136]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d01d      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x612>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020fa:	d118      	bne.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020fc:	4b1a      	ldr	r3, [pc, #104]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002102:	0e1b      	lsrs	r3, r3, #24
 8002104:	f003 030f 	and.w	r3, r3, #15
 8002108:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699a      	ldr	r2, [r3, #24]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	019b      	lsls	r3, r3, #6
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	085b      	lsrs	r3, r3, #1
 800211c:	3b01      	subs	r3, #1
 800211e:	041b      	lsls	r3, r3, #16
 8002120:	431a      	orrs	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	061b      	lsls	r3, r3, #24
 8002126:	4910      	ldr	r1, [pc, #64]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002128:	4313      	orrs	r3, r2
 800212a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800212e:	4b0f      	ldr	r3, [pc, #60]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002130:	2201      	movs	r2, #1
 8002132:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002134:	f7fe ff9a 	bl	800106c <HAL_GetTick>
 8002138:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800213c:	f7fe ff96 	bl	800106c <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e007      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800214e:	4b06      	ldr	r3, [pc, #24]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002156:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800215a:	d1ef      	bne.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3730      	adds	r7, #48	; 0x30
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	42470070 	.word	0x42470070

08002170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002174:	b0ae      	sub	sp, #184	; 0xb8
 8002176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800217e:	2300      	movs	r3, #0
 8002180:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002184:	2300      	movs	r3, #0
 8002186:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002190:	2300      	movs	r3, #0
 8002192:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002196:	4bcb      	ldr	r3, [pc, #812]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	f200 8206 	bhi.w	80025b0 <HAL_RCC_GetSysClockFreq+0x440>
 80021a4:	a201      	add	r2, pc, #4	; (adr r2, 80021ac <HAL_RCC_GetSysClockFreq+0x3c>)
 80021a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021aa:	bf00      	nop
 80021ac:	080021e1 	.word	0x080021e1
 80021b0:	080025b1 	.word	0x080025b1
 80021b4:	080025b1 	.word	0x080025b1
 80021b8:	080025b1 	.word	0x080025b1
 80021bc:	080021e9 	.word	0x080021e9
 80021c0:	080025b1 	.word	0x080025b1
 80021c4:	080025b1 	.word	0x080025b1
 80021c8:	080025b1 	.word	0x080025b1
 80021cc:	080021f1 	.word	0x080021f1
 80021d0:	080025b1 	.word	0x080025b1
 80021d4:	080025b1 	.word	0x080025b1
 80021d8:	080025b1 	.word	0x080025b1
 80021dc:	080023e1 	.word	0x080023e1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021e0:	4bb9      	ldr	r3, [pc, #740]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80021e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80021e6:	e1e7      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021e8:	4bb8      	ldr	r3, [pc, #736]	; (80024cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80021ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80021ee:	e1e3      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021f0:	4bb4      	ldr	r3, [pc, #720]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021fc:	4bb1      	ldr	r3, [pc, #708]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d071      	beq.n	80022ec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002208:	4bae      	ldr	r3, [pc, #696]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	099b      	lsrs	r3, r3, #6
 800220e:	2200      	movs	r2, #0
 8002210:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002214:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002218:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800221c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002220:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002224:	2300      	movs	r3, #0
 8002226:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800222a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800222e:	4622      	mov	r2, r4
 8002230:	462b      	mov	r3, r5
 8002232:	f04f 0000 	mov.w	r0, #0
 8002236:	f04f 0100 	mov.w	r1, #0
 800223a:	0159      	lsls	r1, r3, #5
 800223c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002240:	0150      	lsls	r0, r2, #5
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4621      	mov	r1, r4
 8002248:	1a51      	subs	r1, r2, r1
 800224a:	6439      	str	r1, [r7, #64]	; 0x40
 800224c:	4629      	mov	r1, r5
 800224e:	eb63 0301 	sbc.w	r3, r3, r1
 8002252:	647b      	str	r3, [r7, #68]	; 0x44
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002260:	4649      	mov	r1, r9
 8002262:	018b      	lsls	r3, r1, #6
 8002264:	4641      	mov	r1, r8
 8002266:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800226a:	4641      	mov	r1, r8
 800226c:	018a      	lsls	r2, r1, #6
 800226e:	4641      	mov	r1, r8
 8002270:	1a51      	subs	r1, r2, r1
 8002272:	63b9      	str	r1, [r7, #56]	; 0x38
 8002274:	4649      	mov	r1, r9
 8002276:	eb63 0301 	sbc.w	r3, r3, r1
 800227a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002288:	4649      	mov	r1, r9
 800228a:	00cb      	lsls	r3, r1, #3
 800228c:	4641      	mov	r1, r8
 800228e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002292:	4641      	mov	r1, r8
 8002294:	00ca      	lsls	r2, r1, #3
 8002296:	4610      	mov	r0, r2
 8002298:	4619      	mov	r1, r3
 800229a:	4603      	mov	r3, r0
 800229c:	4622      	mov	r2, r4
 800229e:	189b      	adds	r3, r3, r2
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
 80022a2:	462b      	mov	r3, r5
 80022a4:	460a      	mov	r2, r1
 80022a6:	eb42 0303 	adc.w	r3, r2, r3
 80022aa:	637b      	str	r3, [r7, #52]	; 0x34
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80022b8:	4629      	mov	r1, r5
 80022ba:	024b      	lsls	r3, r1, #9
 80022bc:	4621      	mov	r1, r4
 80022be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022c2:	4621      	mov	r1, r4
 80022c4:	024a      	lsls	r2, r1, #9
 80022c6:	4610      	mov	r0, r2
 80022c8:	4619      	mov	r1, r3
 80022ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022ce:	2200      	movs	r2, #0
 80022d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022d8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80022dc:	f7fd ffe8 	bl	80002b0 <__aeabi_uldivmod>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4613      	mov	r3, r2
 80022e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022ea:	e067      	b.n	80023bc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022ec:	4b75      	ldr	r3, [pc, #468]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	099b      	lsrs	r3, r3, #6
 80022f2:	2200      	movs	r2, #0
 80022f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022f8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80022fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002304:	67bb      	str	r3, [r7, #120]	; 0x78
 8002306:	2300      	movs	r3, #0
 8002308:	67fb      	str	r3, [r7, #124]	; 0x7c
 800230a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800230e:	4622      	mov	r2, r4
 8002310:	462b      	mov	r3, r5
 8002312:	f04f 0000 	mov.w	r0, #0
 8002316:	f04f 0100 	mov.w	r1, #0
 800231a:	0159      	lsls	r1, r3, #5
 800231c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002320:	0150      	lsls	r0, r2, #5
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4621      	mov	r1, r4
 8002328:	1a51      	subs	r1, r2, r1
 800232a:	62b9      	str	r1, [r7, #40]	; 0x28
 800232c:	4629      	mov	r1, r5
 800232e:	eb63 0301 	sbc.w	r3, r3, r1
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002340:	4649      	mov	r1, r9
 8002342:	018b      	lsls	r3, r1, #6
 8002344:	4641      	mov	r1, r8
 8002346:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800234a:	4641      	mov	r1, r8
 800234c:	018a      	lsls	r2, r1, #6
 800234e:	4641      	mov	r1, r8
 8002350:	ebb2 0a01 	subs.w	sl, r2, r1
 8002354:	4649      	mov	r1, r9
 8002356:	eb63 0b01 	sbc.w	fp, r3, r1
 800235a:	f04f 0200 	mov.w	r2, #0
 800235e:	f04f 0300 	mov.w	r3, #0
 8002362:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002366:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800236a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800236e:	4692      	mov	sl, r2
 8002370:	469b      	mov	fp, r3
 8002372:	4623      	mov	r3, r4
 8002374:	eb1a 0303 	adds.w	r3, sl, r3
 8002378:	623b      	str	r3, [r7, #32]
 800237a:	462b      	mov	r3, r5
 800237c:	eb4b 0303 	adc.w	r3, fp, r3
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800238e:	4629      	mov	r1, r5
 8002390:	028b      	lsls	r3, r1, #10
 8002392:	4621      	mov	r1, r4
 8002394:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002398:	4621      	mov	r1, r4
 800239a:	028a      	lsls	r2, r1, #10
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023a4:	2200      	movs	r2, #0
 80023a6:	673b      	str	r3, [r7, #112]	; 0x70
 80023a8:	677a      	str	r2, [r7, #116]	; 0x74
 80023aa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80023ae:	f7fd ff7f 	bl	80002b0 <__aeabi_uldivmod>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4613      	mov	r3, r2
 80023b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023bc:	4b41      	ldr	r3, [pc, #260]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	0c1b      	lsrs	r3, r3, #16
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	3301      	adds	r3, #1
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80023ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80023d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80023de:	e0eb      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023e0:	4b38      	ldr	r3, [pc, #224]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023ec:	4b35      	ldr	r3, [pc, #212]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d06b      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023f8:	4b32      	ldr	r3, [pc, #200]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	099b      	lsrs	r3, r3, #6
 80023fe:	2200      	movs	r2, #0
 8002400:	66bb      	str	r3, [r7, #104]	; 0x68
 8002402:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002404:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800240a:	663b      	str	r3, [r7, #96]	; 0x60
 800240c:	2300      	movs	r3, #0
 800240e:	667b      	str	r3, [r7, #100]	; 0x64
 8002410:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002414:	4622      	mov	r2, r4
 8002416:	462b      	mov	r3, r5
 8002418:	f04f 0000 	mov.w	r0, #0
 800241c:	f04f 0100 	mov.w	r1, #0
 8002420:	0159      	lsls	r1, r3, #5
 8002422:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002426:	0150      	lsls	r0, r2, #5
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4621      	mov	r1, r4
 800242e:	1a51      	subs	r1, r2, r1
 8002430:	61b9      	str	r1, [r7, #24]
 8002432:	4629      	mov	r1, r5
 8002434:	eb63 0301 	sbc.w	r3, r3, r1
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002446:	4659      	mov	r1, fp
 8002448:	018b      	lsls	r3, r1, #6
 800244a:	4651      	mov	r1, sl
 800244c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002450:	4651      	mov	r1, sl
 8002452:	018a      	lsls	r2, r1, #6
 8002454:	4651      	mov	r1, sl
 8002456:	ebb2 0801 	subs.w	r8, r2, r1
 800245a:	4659      	mov	r1, fp
 800245c:	eb63 0901 	sbc.w	r9, r3, r1
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800246c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002470:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002474:	4690      	mov	r8, r2
 8002476:	4699      	mov	r9, r3
 8002478:	4623      	mov	r3, r4
 800247a:	eb18 0303 	adds.w	r3, r8, r3
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	462b      	mov	r3, r5
 8002482:	eb49 0303 	adc.w	r3, r9, r3
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002494:	4629      	mov	r1, r5
 8002496:	024b      	lsls	r3, r1, #9
 8002498:	4621      	mov	r1, r4
 800249a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800249e:	4621      	mov	r1, r4
 80024a0:	024a      	lsls	r2, r1, #9
 80024a2:	4610      	mov	r0, r2
 80024a4:	4619      	mov	r1, r3
 80024a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024aa:	2200      	movs	r2, #0
 80024ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80024ae:	65fa      	str	r2, [r7, #92]	; 0x5c
 80024b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80024b4:	f7fd fefc 	bl	80002b0 <__aeabi_uldivmod>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4613      	mov	r3, r2
 80024be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80024c2:	e065      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x420>
 80024c4:	40023800 	.word	0x40023800
 80024c8:	00f42400 	.word	0x00f42400
 80024cc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d0:	4b3d      	ldr	r3, [pc, #244]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x458>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	099b      	lsrs	r3, r3, #6
 80024d6:	2200      	movs	r2, #0
 80024d8:	4618      	mov	r0, r3
 80024da:	4611      	mov	r1, r2
 80024dc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024e0:	653b      	str	r3, [r7, #80]	; 0x50
 80024e2:	2300      	movs	r3, #0
 80024e4:	657b      	str	r3, [r7, #84]	; 0x54
 80024e6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80024ea:	4642      	mov	r2, r8
 80024ec:	464b      	mov	r3, r9
 80024ee:	f04f 0000 	mov.w	r0, #0
 80024f2:	f04f 0100 	mov.w	r1, #0
 80024f6:	0159      	lsls	r1, r3, #5
 80024f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024fc:	0150      	lsls	r0, r2, #5
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4641      	mov	r1, r8
 8002504:	1a51      	subs	r1, r2, r1
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	4649      	mov	r1, r9
 800250a:	eb63 0301 	sbc.w	r3, r3, r1
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800251c:	4659      	mov	r1, fp
 800251e:	018b      	lsls	r3, r1, #6
 8002520:	4651      	mov	r1, sl
 8002522:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002526:	4651      	mov	r1, sl
 8002528:	018a      	lsls	r2, r1, #6
 800252a:	4651      	mov	r1, sl
 800252c:	1a54      	subs	r4, r2, r1
 800252e:	4659      	mov	r1, fp
 8002530:	eb63 0501 	sbc.w	r5, r3, r1
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	00eb      	lsls	r3, r5, #3
 800253e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002542:	00e2      	lsls	r2, r4, #3
 8002544:	4614      	mov	r4, r2
 8002546:	461d      	mov	r5, r3
 8002548:	4643      	mov	r3, r8
 800254a:	18e3      	adds	r3, r4, r3
 800254c:	603b      	str	r3, [r7, #0]
 800254e:	464b      	mov	r3, r9
 8002550:	eb45 0303 	adc.w	r3, r5, r3
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002562:	4629      	mov	r1, r5
 8002564:	028b      	lsls	r3, r1, #10
 8002566:	4621      	mov	r1, r4
 8002568:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800256c:	4621      	mov	r1, r4
 800256e:	028a      	lsls	r2, r1, #10
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002578:	2200      	movs	r2, #0
 800257a:	64bb      	str	r3, [r7, #72]	; 0x48
 800257c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800257e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002582:	f7fd fe95 	bl	80002b0 <__aeabi_uldivmod>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4613      	mov	r3, r2
 800258c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002590:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	0f1b      	lsrs	r3, r3, #28
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800259e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80025a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80025a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025ae:	e003      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <HAL_RCC_GetSysClockFreq+0x45c>)
 80025b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	37b8      	adds	r7, #184	; 0xb8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	00f42400 	.word	0x00f42400

080025d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e28d      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8083 	beq.w	80026f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025f0:	4b94      	ldr	r3, [pc, #592]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 030c 	and.w	r3, r3, #12
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d019      	beq.n	8002630 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025fc:	4b91      	ldr	r3, [pc, #580]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002604:	2b08      	cmp	r3, #8
 8002606:	d106      	bne.n	8002616 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002608:	4b8e      	ldr	r3, [pc, #568]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002610:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002614:	d00c      	beq.n	8002630 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002616:	4b8b      	ldr	r3, [pc, #556]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800261e:	2b0c      	cmp	r3, #12
 8002620:	d112      	bne.n	8002648 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002622:	4b88      	ldr	r3, [pc, #544]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800262a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800262e:	d10b      	bne.n	8002648 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002630:	4b84      	ldr	r3, [pc, #528]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d05b      	beq.n	80026f4 <HAL_RCC_OscConfig+0x124>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d157      	bne.n	80026f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e25a      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002650:	d106      	bne.n	8002660 <HAL_RCC_OscConfig+0x90>
 8002652:	4b7c      	ldr	r3, [pc, #496]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a7b      	ldr	r2, [pc, #492]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	e01d      	b.n	800269c <HAL_RCC_OscConfig+0xcc>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002668:	d10c      	bne.n	8002684 <HAL_RCC_OscConfig+0xb4>
 800266a:	4b76      	ldr	r3, [pc, #472]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a75      	ldr	r2, [pc, #468]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	4b73      	ldr	r3, [pc, #460]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a72      	ldr	r2, [pc, #456]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 800267c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	e00b      	b.n	800269c <HAL_RCC_OscConfig+0xcc>
 8002684:	4b6f      	ldr	r3, [pc, #444]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a6e      	ldr	r2, [pc, #440]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 800268a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	4b6c      	ldr	r3, [pc, #432]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a6b      	ldr	r2, [pc, #428]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800269a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d013      	beq.n	80026cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a4:	f7fe fce2 	bl	800106c <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ac:	f7fe fcde 	bl	800106c <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b64      	cmp	r3, #100	; 0x64
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e21f      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026be:	4b61      	ldr	r3, [pc, #388]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0f0      	beq.n	80026ac <HAL_RCC_OscConfig+0xdc>
 80026ca:	e014      	b.n	80026f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7fe fcce 	bl	800106c <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026d4:	f7fe fcca 	bl	800106c <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b64      	cmp	r3, #100	; 0x64
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e20b      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e6:	4b57      	ldr	r3, [pc, #348]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f0      	bne.n	80026d4 <HAL_RCC_OscConfig+0x104>
 80026f2:	e000      	b.n	80026f6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d06f      	beq.n	80027e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002702:	4b50      	ldr	r3, [pc, #320]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b00      	cmp	r3, #0
 800270c:	d017      	beq.n	800273e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800270e:	4b4d      	ldr	r3, [pc, #308]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002716:	2b08      	cmp	r3, #8
 8002718:	d105      	bne.n	8002726 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800271a:	4b4a      	ldr	r3, [pc, #296]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002726:	4b47      	ldr	r3, [pc, #284]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800272e:	2b0c      	cmp	r3, #12
 8002730:	d11c      	bne.n	800276c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002732:	4b44      	ldr	r3, [pc, #272]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d116      	bne.n	800276c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	4b41      	ldr	r3, [pc, #260]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_RCC_OscConfig+0x186>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d001      	beq.n	8002756 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e1d3      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002756:	4b3b      	ldr	r3, [pc, #236]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	4937      	ldr	r1, [pc, #220]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002766:	4313      	orrs	r3, r2
 8002768:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276a:	e03a      	b.n	80027e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d020      	beq.n	80027b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002774:	4b34      	ldr	r3, [pc, #208]	; (8002848 <HAL_RCC_OscConfig+0x278>)
 8002776:	2201      	movs	r2, #1
 8002778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277a:	f7fe fc77 	bl	800106c <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002782:	f7fe fc73 	bl	800106c <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e1b4      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002794:	4b2b      	ldr	r3, [pc, #172]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a0:	4b28      	ldr	r3, [pc, #160]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	00db      	lsls	r3, r3, #3
 80027ae:	4925      	ldr	r1, [pc, #148]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	600b      	str	r3, [r1, #0]
 80027b4:	e015      	b.n	80027e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027b6:	4b24      	ldr	r3, [pc, #144]	; (8002848 <HAL_RCC_OscConfig+0x278>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027bc:	f7fe fc56 	bl	800106c <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027c4:	f7fe fc52 	bl	800106c <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e193      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f0      	bne.n	80027c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d036      	beq.n	800285c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027f6:	4b15      	ldr	r3, [pc, #84]	; (800284c <HAL_RCC_OscConfig+0x27c>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027fc:	f7fe fc36 	bl	800106c <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002804:	f7fe fc32 	bl	800106c <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e173      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002816:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCC_OscConfig+0x274>)
 8002818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0x234>
 8002822:	e01b      	b.n	800285c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002824:	4b09      	ldr	r3, [pc, #36]	; (800284c <HAL_RCC_OscConfig+0x27c>)
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282a:	f7fe fc1f 	bl	800106c <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002830:	e00e      	b.n	8002850 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002832:	f7fe fc1b 	bl	800106c <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d907      	bls.n	8002850 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e15c      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
 8002844:	40023800 	.word	0x40023800
 8002848:	42470000 	.word	0x42470000
 800284c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002850:	4b8a      	ldr	r3, [pc, #552]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1ea      	bne.n	8002832 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 8097 	beq.w	8002998 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800286a:	2300      	movs	r3, #0
 800286c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800286e:	4b83      	ldr	r3, [pc, #524]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10f      	bne.n	800289a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	4b7f      	ldr	r3, [pc, #508]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	4a7e      	ldr	r2, [pc, #504]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002888:	6413      	str	r3, [r2, #64]	; 0x40
 800288a:	4b7c      	ldr	r3, [pc, #496]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002892:	60bb      	str	r3, [r7, #8]
 8002894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002896:	2301      	movs	r3, #1
 8002898:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289a:	4b79      	ldr	r3, [pc, #484]	; (8002a80 <HAL_RCC_OscConfig+0x4b0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d118      	bne.n	80028d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028a6:	4b76      	ldr	r3, [pc, #472]	; (8002a80 <HAL_RCC_OscConfig+0x4b0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a75      	ldr	r2, [pc, #468]	; (8002a80 <HAL_RCC_OscConfig+0x4b0>)
 80028ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028b2:	f7fe fbdb 	bl	800106c <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ba:	f7fe fbd7 	bl	800106c <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e118      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028cc:	4b6c      	ldr	r3, [pc, #432]	; (8002a80 <HAL_RCC_OscConfig+0x4b0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d106      	bne.n	80028ee <HAL_RCC_OscConfig+0x31e>
 80028e0:	4b66      	ldr	r3, [pc, #408]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e4:	4a65      	ldr	r2, [pc, #404]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6713      	str	r3, [r2, #112]	; 0x70
 80028ec:	e01c      	b.n	8002928 <HAL_RCC_OscConfig+0x358>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2b05      	cmp	r3, #5
 80028f4:	d10c      	bne.n	8002910 <HAL_RCC_OscConfig+0x340>
 80028f6:	4b61      	ldr	r3, [pc, #388]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80028f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fa:	4a60      	ldr	r2, [pc, #384]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80028fc:	f043 0304 	orr.w	r3, r3, #4
 8002900:	6713      	str	r3, [r2, #112]	; 0x70
 8002902:	4b5e      	ldr	r3, [pc, #376]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002906:	4a5d      	ldr	r2, [pc, #372]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002908:	f043 0301 	orr.w	r3, r3, #1
 800290c:	6713      	str	r3, [r2, #112]	; 0x70
 800290e:	e00b      	b.n	8002928 <HAL_RCC_OscConfig+0x358>
 8002910:	4b5a      	ldr	r3, [pc, #360]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002914:	4a59      	ldr	r2, [pc, #356]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002916:	f023 0301 	bic.w	r3, r3, #1
 800291a:	6713      	str	r3, [r2, #112]	; 0x70
 800291c:	4b57      	ldr	r3, [pc, #348]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 800291e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002920:	4a56      	ldr	r2, [pc, #344]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002922:	f023 0304 	bic.w	r3, r3, #4
 8002926:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d015      	beq.n	800295c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002930:	f7fe fb9c 	bl	800106c <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002936:	e00a      	b.n	800294e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe fb98 	bl	800106c <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	; 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e0d7      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800294e:	4b4b      	ldr	r3, [pc, #300]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0ee      	beq.n	8002938 <HAL_RCC_OscConfig+0x368>
 800295a:	e014      	b.n	8002986 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800295c:	f7fe fb86 	bl	800106c <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002962:	e00a      	b.n	800297a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002964:	f7fe fb82 	bl	800106c <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002972:	4293      	cmp	r3, r2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e0c1      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800297a:	4b40      	ldr	r3, [pc, #256]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 800297c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1ee      	bne.n	8002964 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002986:	7dfb      	ldrb	r3, [r7, #23]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d105      	bne.n	8002998 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800298c:	4b3b      	ldr	r3, [pc, #236]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	4a3a      	ldr	r2, [pc, #232]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002992:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002996:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 80ad 	beq.w	8002afc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029a2:	4b36      	ldr	r3, [pc, #216]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d060      	beq.n	8002a70 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d145      	bne.n	8002a42 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b6:	4b33      	ldr	r3, [pc, #204]	; (8002a84 <HAL_RCC_OscConfig+0x4b4>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029bc:	f7fe fb56 	bl	800106c <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029c4:	f7fe fb52 	bl	800106c <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e093      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d6:	4b29      	ldr	r3, [pc, #164]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69da      	ldr	r2, [r3, #28]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	019b      	lsls	r3, r3, #6
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	3b01      	subs	r3, #1
 80029fc:	041b      	lsls	r3, r3, #16
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a04:	061b      	lsls	r3, r3, #24
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	071b      	lsls	r3, r3, #28
 8002a0e:	491b      	ldr	r1, [pc, #108]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_OscConfig+0x4b4>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fb27 	bl	800106c <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a22:	f7fe fb23 	bl	800106c <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e064      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x452>
 8002a40:	e05c      	b.n	8002afc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b10      	ldr	r3, [pc, #64]	; (8002a84 <HAL_RCC_OscConfig+0x4b4>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a48:	f7fe fb10 	bl	800106c <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a50:	f7fe fb0c 	bl	800106c <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e04d      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_RCC_OscConfig+0x4ac>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x480>
 8002a6e:	e045      	b.n	8002afc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d107      	bne.n	8002a88 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e040      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40007000 	.word	0x40007000
 8002a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a88:	4b1f      	ldr	r3, [pc, #124]	; (8002b08 <HAL_RCC_OscConfig+0x538>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d030      	beq.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d129      	bne.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d122      	bne.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ab8:	4013      	ands	r3, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d119      	bne.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ace:	085b      	lsrs	r3, r3, #1
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d10f      	bne.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d107      	bne.n	8002af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d001      	beq.n	8002afc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40023800 	.word	0x40023800

08002b0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e03f      	b.n	8002b9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fd fe96 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2224      	movs	r2, #36	; 0x24
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f929 	bl	8002da8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68da      	ldr	r2, [r3, #12]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b08a      	sub	sp, #40	; 0x28
 8002baa:	af02      	add	r7, sp, #8
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	60b9      	str	r1, [r7, #8]
 8002bb0:	603b      	str	r3, [r7, #0]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b20      	cmp	r3, #32
 8002bc4:	d17c      	bne.n	8002cc0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <HAL_UART_Transmit+0x2c>
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e075      	b.n	8002cc2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d101      	bne.n	8002be4 <HAL_UART_Transmit+0x3e>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e06e      	b.n	8002cc2 <HAL_UART_Transmit+0x11c>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2221      	movs	r2, #33	; 0x21
 8002bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bfa:	f7fe fa37 	bl	800106c <HAL_GetTick>
 8002bfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	88fa      	ldrh	r2, [r7, #6]
 8002c04:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	88fa      	ldrh	r2, [r7, #6]
 8002c0a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c14:	d108      	bne.n	8002c28 <HAL_UART_Transmit+0x82>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d104      	bne.n	8002c28 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	61bb      	str	r3, [r7, #24]
 8002c26:	e003      	b.n	8002c30 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002c38:	e02a      	b.n	8002c90 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2200      	movs	r2, #0
 8002c42:	2180      	movs	r1, #128	; 0x80
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f840 	bl	8002cca <UART_WaitOnFlagUntilTimeout>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e036      	b.n	8002cc2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10b      	bne.n	8002c72 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	3302      	adds	r3, #2
 8002c6e:	61bb      	str	r3, [r7, #24]
 8002c70:	e007      	b.n	8002c82 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1cf      	bne.n	8002c3a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2140      	movs	r1, #64	; 0x40
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f810 	bl	8002cca <UART_WaitOnFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e006      	b.n	8002cc2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	e000      	b.n	8002cc2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002cc0:	2302      	movs	r3, #2
  }
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3720      	adds	r7, #32
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b090      	sub	sp, #64	; 0x40
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	603b      	str	r3, [r7, #0]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cda:	e050      	b.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce2:	d04c      	beq.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002ce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d007      	beq.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x30>
 8002cea:	f7fe f9bf 	bl	800106c <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d241      	bcs.n	8002d7e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	330c      	adds	r3, #12
 8002d00:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d04:	e853 3f00 	ldrex	r3, [r3]
 8002d08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	330c      	adds	r3, #12
 8002d18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d1a:	637a      	str	r2, [r7, #52]	; 0x34
 8002d1c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d22:	e841 2300 	strex	r3, r2, [r1]
 8002d26:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1e5      	bne.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3314      	adds	r3, #20
 8002d34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	e853 3f00 	ldrex	r3, [r3]
 8002d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f023 0301 	bic.w	r3, r3, #1
 8002d44:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	3314      	adds	r3, #20
 8002d4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d4e:	623a      	str	r2, [r7, #32]
 8002d50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d52:	69f9      	ldr	r1, [r7, #28]
 8002d54:	6a3a      	ldr	r2, [r7, #32]
 8002d56:	e841 2300 	strex	r3, r2, [r1]
 8002d5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1e5      	bne.n	8002d2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2220      	movs	r2, #32
 8002d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e00f      	b.n	8002d9e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	4013      	ands	r3, r2
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	bf0c      	ite	eq
 8002d8e:	2301      	moveq	r3, #1
 8002d90:	2300      	movne	r3, #0
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d09f      	beq.n	8002cdc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3740      	adds	r7, #64	; 0x40
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dac:	b0c0      	sub	sp, #256	; 0x100
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc4:	68d9      	ldr	r1, [r3, #12]
 8002dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	ea40 0301 	orr.w	r3, r0, r1
 8002dd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	431a      	orrs	r2, r3
 8002de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dec:	69db      	ldr	r3, [r3, #28]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e00:	f021 010c 	bic.w	r1, r1, #12
 8002e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e0e:	430b      	orrs	r3, r1
 8002e10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e22:	6999      	ldr	r1, [r3, #24]
 8002e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	ea40 0301 	orr.w	r3, r0, r1
 8002e2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	4b8f      	ldr	r3, [pc, #572]	; (8003074 <UART_SetConfig+0x2cc>)
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d005      	beq.n	8002e48 <UART_SetConfig+0xa0>
 8002e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	4b8d      	ldr	r3, [pc, #564]	; (8003078 <UART_SetConfig+0x2d0>)
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d104      	bne.n	8002e52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e48:	f7fe fe54 	bl	8001af4 <HAL_RCC_GetPCLK2Freq>
 8002e4c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e50:	e003      	b.n	8002e5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e52:	f7fe fe3b 	bl	8001acc <HAL_RCC_GetPCLK1Freq>
 8002e56:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e64:	f040 810c 	bne.w	8003080 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002e72:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002e76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002e7a:	4622      	mov	r2, r4
 8002e7c:	462b      	mov	r3, r5
 8002e7e:	1891      	adds	r1, r2, r2
 8002e80:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e82:	415b      	adcs	r3, r3
 8002e84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e8a:	4621      	mov	r1, r4
 8002e8c:	eb12 0801 	adds.w	r8, r2, r1
 8002e90:	4629      	mov	r1, r5
 8002e92:	eb43 0901 	adc.w	r9, r3, r1
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	f04f 0300 	mov.w	r3, #0
 8002e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eaa:	4690      	mov	r8, r2
 8002eac:	4699      	mov	r9, r3
 8002eae:	4623      	mov	r3, r4
 8002eb0:	eb18 0303 	adds.w	r3, r8, r3
 8002eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002eb8:	462b      	mov	r3, r5
 8002eba:	eb49 0303 	adc.w	r3, r9, r3
 8002ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002ece:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002ed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	18db      	adds	r3, r3, r3
 8002eda:	653b      	str	r3, [r7, #80]	; 0x50
 8002edc:	4613      	mov	r3, r2
 8002ede:	eb42 0303 	adc.w	r3, r2, r3
 8002ee2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ee4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ee8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002eec:	f7fd f9e0 	bl	80002b0 <__aeabi_uldivmod>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4b61      	ldr	r3, [pc, #388]	; (800307c <UART_SetConfig+0x2d4>)
 8002ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	011c      	lsls	r4, r3, #4
 8002efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f02:	2200      	movs	r2, #0
 8002f04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f08:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002f0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002f10:	4642      	mov	r2, r8
 8002f12:	464b      	mov	r3, r9
 8002f14:	1891      	adds	r1, r2, r2
 8002f16:	64b9      	str	r1, [r7, #72]	; 0x48
 8002f18:	415b      	adcs	r3, r3
 8002f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002f20:	4641      	mov	r1, r8
 8002f22:	eb12 0a01 	adds.w	sl, r2, r1
 8002f26:	4649      	mov	r1, r9
 8002f28:	eb43 0b01 	adc.w	fp, r3, r1
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f40:	4692      	mov	sl, r2
 8002f42:	469b      	mov	fp, r3
 8002f44:	4643      	mov	r3, r8
 8002f46:	eb1a 0303 	adds.w	r3, sl, r3
 8002f4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f4e:	464b      	mov	r3, r9
 8002f50:	eb4b 0303 	adc.w	r3, fp, r3
 8002f54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f64:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002f68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	18db      	adds	r3, r3, r3
 8002f70:	643b      	str	r3, [r7, #64]	; 0x40
 8002f72:	4613      	mov	r3, r2
 8002f74:	eb42 0303 	adc.w	r3, r2, r3
 8002f78:	647b      	str	r3, [r7, #68]	; 0x44
 8002f7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f82:	f7fd f995 	bl	80002b0 <__aeabi_uldivmod>
 8002f86:	4602      	mov	r2, r0
 8002f88:	460b      	mov	r3, r1
 8002f8a:	4611      	mov	r1, r2
 8002f8c:	4b3b      	ldr	r3, [pc, #236]	; (800307c <UART_SetConfig+0x2d4>)
 8002f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	2264      	movs	r2, #100	; 0x64
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	1acb      	subs	r3, r1, r3
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002fa2:	4b36      	ldr	r3, [pc, #216]	; (800307c <UART_SetConfig+0x2d4>)
 8002fa4:	fba3 2302 	umull	r2, r3, r3, r2
 8002fa8:	095b      	lsrs	r3, r3, #5
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fb0:	441c      	add	r4, r3
 8002fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fbc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002fc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002fc4:	4642      	mov	r2, r8
 8002fc6:	464b      	mov	r3, r9
 8002fc8:	1891      	adds	r1, r2, r2
 8002fca:	63b9      	str	r1, [r7, #56]	; 0x38
 8002fcc:	415b      	adcs	r3, r3
 8002fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002fd4:	4641      	mov	r1, r8
 8002fd6:	1851      	adds	r1, r2, r1
 8002fd8:	6339      	str	r1, [r7, #48]	; 0x30
 8002fda:	4649      	mov	r1, r9
 8002fdc:	414b      	adcs	r3, r1
 8002fde:	637b      	str	r3, [r7, #52]	; 0x34
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002fec:	4659      	mov	r1, fp
 8002fee:	00cb      	lsls	r3, r1, #3
 8002ff0:	4651      	mov	r1, sl
 8002ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ff6:	4651      	mov	r1, sl
 8002ff8:	00ca      	lsls	r2, r1, #3
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4603      	mov	r3, r0
 8003000:	4642      	mov	r2, r8
 8003002:	189b      	adds	r3, r3, r2
 8003004:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003008:	464b      	mov	r3, r9
 800300a:	460a      	mov	r2, r1
 800300c:	eb42 0303 	adc.w	r3, r2, r3
 8003010:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003020:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003028:	460b      	mov	r3, r1
 800302a:	18db      	adds	r3, r3, r3
 800302c:	62bb      	str	r3, [r7, #40]	; 0x28
 800302e:	4613      	mov	r3, r2
 8003030:	eb42 0303 	adc.w	r3, r2, r3
 8003034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800303a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800303e:	f7fd f937 	bl	80002b0 <__aeabi_uldivmod>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	4b0d      	ldr	r3, [pc, #52]	; (800307c <UART_SetConfig+0x2d4>)
 8003048:	fba3 1302 	umull	r1, r3, r3, r2
 800304c:	095b      	lsrs	r3, r3, #5
 800304e:	2164      	movs	r1, #100	; 0x64
 8003050:	fb01 f303 	mul.w	r3, r1, r3
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	3332      	adds	r3, #50	; 0x32
 800305a:	4a08      	ldr	r2, [pc, #32]	; (800307c <UART_SetConfig+0x2d4>)
 800305c:	fba2 2303 	umull	r2, r3, r2, r3
 8003060:	095b      	lsrs	r3, r3, #5
 8003062:	f003 0207 	and.w	r2, r3, #7
 8003066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4422      	add	r2, r4
 800306e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003070:	e105      	b.n	800327e <UART_SetConfig+0x4d6>
 8003072:	bf00      	nop
 8003074:	40011000 	.word	0x40011000
 8003078:	40011400 	.word	0x40011400
 800307c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003084:	2200      	movs	r2, #0
 8003086:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800308a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800308e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003092:	4642      	mov	r2, r8
 8003094:	464b      	mov	r3, r9
 8003096:	1891      	adds	r1, r2, r2
 8003098:	6239      	str	r1, [r7, #32]
 800309a:	415b      	adcs	r3, r3
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
 800309e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030a2:	4641      	mov	r1, r8
 80030a4:	1854      	adds	r4, r2, r1
 80030a6:	4649      	mov	r1, r9
 80030a8:	eb43 0501 	adc.w	r5, r3, r1
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	00eb      	lsls	r3, r5, #3
 80030b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ba:	00e2      	lsls	r2, r4, #3
 80030bc:	4614      	mov	r4, r2
 80030be:	461d      	mov	r5, r3
 80030c0:	4643      	mov	r3, r8
 80030c2:	18e3      	adds	r3, r4, r3
 80030c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80030c8:	464b      	mov	r3, r9
 80030ca:	eb45 0303 	adc.w	r3, r5, r3
 80030ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80030d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80030e2:	f04f 0200 	mov.w	r2, #0
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80030ee:	4629      	mov	r1, r5
 80030f0:	008b      	lsls	r3, r1, #2
 80030f2:	4621      	mov	r1, r4
 80030f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030f8:	4621      	mov	r1, r4
 80030fa:	008a      	lsls	r2, r1, #2
 80030fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003100:	f7fd f8d6 	bl	80002b0 <__aeabi_uldivmod>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	4b60      	ldr	r3, [pc, #384]	; (800328c <UART_SetConfig+0x4e4>)
 800310a:	fba3 2302 	umull	r2, r3, r3, r2
 800310e:	095b      	lsrs	r3, r3, #5
 8003110:	011c      	lsls	r4, r3, #4
 8003112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003116:	2200      	movs	r2, #0
 8003118:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800311c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003120:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003124:	4642      	mov	r2, r8
 8003126:	464b      	mov	r3, r9
 8003128:	1891      	adds	r1, r2, r2
 800312a:	61b9      	str	r1, [r7, #24]
 800312c:	415b      	adcs	r3, r3
 800312e:	61fb      	str	r3, [r7, #28]
 8003130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003134:	4641      	mov	r1, r8
 8003136:	1851      	adds	r1, r2, r1
 8003138:	6139      	str	r1, [r7, #16]
 800313a:	4649      	mov	r1, r9
 800313c:	414b      	adcs	r3, r1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	f04f 0200 	mov.w	r2, #0
 8003144:	f04f 0300 	mov.w	r3, #0
 8003148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800314c:	4659      	mov	r1, fp
 800314e:	00cb      	lsls	r3, r1, #3
 8003150:	4651      	mov	r1, sl
 8003152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003156:	4651      	mov	r1, sl
 8003158:	00ca      	lsls	r2, r1, #3
 800315a:	4610      	mov	r0, r2
 800315c:	4619      	mov	r1, r3
 800315e:	4603      	mov	r3, r0
 8003160:	4642      	mov	r2, r8
 8003162:	189b      	adds	r3, r3, r2
 8003164:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003168:	464b      	mov	r3, r9
 800316a:	460a      	mov	r2, r1
 800316c:	eb42 0303 	adc.w	r3, r2, r3
 8003170:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	67bb      	str	r3, [r7, #120]	; 0x78
 800317e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800318c:	4649      	mov	r1, r9
 800318e:	008b      	lsls	r3, r1, #2
 8003190:	4641      	mov	r1, r8
 8003192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003196:	4641      	mov	r1, r8
 8003198:	008a      	lsls	r2, r1, #2
 800319a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800319e:	f7fd f887 	bl	80002b0 <__aeabi_uldivmod>
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	4b39      	ldr	r3, [pc, #228]	; (800328c <UART_SetConfig+0x4e4>)
 80031a8:	fba3 1302 	umull	r1, r3, r3, r2
 80031ac:	095b      	lsrs	r3, r3, #5
 80031ae:	2164      	movs	r1, #100	; 0x64
 80031b0:	fb01 f303 	mul.w	r3, r1, r3
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	3332      	adds	r3, #50	; 0x32
 80031ba:	4a34      	ldr	r2, [pc, #208]	; (800328c <UART_SetConfig+0x4e4>)
 80031bc:	fba2 2303 	umull	r2, r3, r2, r3
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031c6:	441c      	add	r4, r3
 80031c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031cc:	2200      	movs	r2, #0
 80031ce:	673b      	str	r3, [r7, #112]	; 0x70
 80031d0:	677a      	str	r2, [r7, #116]	; 0x74
 80031d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80031d6:	4642      	mov	r2, r8
 80031d8:	464b      	mov	r3, r9
 80031da:	1891      	adds	r1, r2, r2
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	415b      	adcs	r3, r3
 80031e0:	60fb      	str	r3, [r7, #12]
 80031e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031e6:	4641      	mov	r1, r8
 80031e8:	1851      	adds	r1, r2, r1
 80031ea:	6039      	str	r1, [r7, #0]
 80031ec:	4649      	mov	r1, r9
 80031ee:	414b      	adcs	r3, r1
 80031f0:	607b      	str	r3, [r7, #4]
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031fe:	4659      	mov	r1, fp
 8003200:	00cb      	lsls	r3, r1, #3
 8003202:	4651      	mov	r1, sl
 8003204:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003208:	4651      	mov	r1, sl
 800320a:	00ca      	lsls	r2, r1, #3
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	4603      	mov	r3, r0
 8003212:	4642      	mov	r2, r8
 8003214:	189b      	adds	r3, r3, r2
 8003216:	66bb      	str	r3, [r7, #104]	; 0x68
 8003218:	464b      	mov	r3, r9
 800321a:	460a      	mov	r2, r1
 800321c:	eb42 0303 	adc.w	r3, r2, r3
 8003220:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	663b      	str	r3, [r7, #96]	; 0x60
 800322c:	667a      	str	r2, [r7, #100]	; 0x64
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800323a:	4649      	mov	r1, r9
 800323c:	008b      	lsls	r3, r1, #2
 800323e:	4641      	mov	r1, r8
 8003240:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003244:	4641      	mov	r1, r8
 8003246:	008a      	lsls	r2, r1, #2
 8003248:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800324c:	f7fd f830 	bl	80002b0 <__aeabi_uldivmod>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4b0d      	ldr	r3, [pc, #52]	; (800328c <UART_SetConfig+0x4e4>)
 8003256:	fba3 1302 	umull	r1, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	2164      	movs	r1, #100	; 0x64
 800325e:	fb01 f303 	mul.w	r3, r1, r3
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	3332      	adds	r3, #50	; 0x32
 8003268:	4a08      	ldr	r2, [pc, #32]	; (800328c <UART_SetConfig+0x4e4>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	f003 020f 	and.w	r2, r3, #15
 8003274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4422      	add	r2, r4
 800327c:	609a      	str	r2, [r3, #8]
}
 800327e:	bf00      	nop
 8003280:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003284:	46bd      	mov	sp, r7
 8003286:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800328a:	bf00      	nop
 800328c:	51eb851f 	.word	0x51eb851f

08003290 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003290:	b084      	sub	sp, #16
 8003292:	b580      	push	{r7, lr}
 8003294:	b084      	sub	sp, #16
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	f107 001c 	add.w	r0, r7, #28
 800329e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80032a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d122      	bne.n	80032ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80032bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80032d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d105      	bne.n	80032e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fa9c 	bl	8003820 <USB_CoreReset>
 80032e8:	4603      	mov	r3, r0
 80032ea:	73fb      	strb	r3, [r7, #15]
 80032ec:	e01a      	b.n	8003324 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fa90 	bl	8003820 <USB_CoreReset>
 8003300:	4603      	mov	r3, r0
 8003302:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	639a      	str	r2, [r3, #56]	; 0x38
 8003316:	e005      	b.n	8003324 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003326:	2b01      	cmp	r3, #1
 8003328:	d10b      	bne.n	8003342 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f043 0206 	orr.w	r2, r3, #6
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f043 0220 	orr.w	r2, r3, #32
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003342:	7bfb      	ldrb	r3, [r7, #15]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800334e:	b004      	add	sp, #16
 8003350:	4770      	bx	lr

08003352 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f023 0201 	bic.w	r2, r3, #1
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003390:	78fb      	ldrb	r3, [r7, #3]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d115      	bne.n	80033c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80033a2:	2001      	movs	r0, #1
 80033a4:	f7fd fe6e 	bl	8001084 <HAL_Delay>
      ms++;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3301      	adds	r3, #1
 80033ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fa28 	bl	8003804 <USB_GetMode>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d01e      	beq.n	80033f8 <USB_SetCurrentMode+0x84>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2b31      	cmp	r3, #49	; 0x31
 80033be:	d9f0      	bls.n	80033a2 <USB_SetCurrentMode+0x2e>
 80033c0:	e01a      	b.n	80033f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80033c2:	78fb      	ldrb	r3, [r7, #3]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d115      	bne.n	80033f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80033d4:	2001      	movs	r0, #1
 80033d6:	f7fd fe55 	bl	8001084 <HAL_Delay>
      ms++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3301      	adds	r3, #1
 80033de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 fa0f 	bl	8003804 <USB_GetMode>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <USB_SetCurrentMode+0x84>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b31      	cmp	r3, #49	; 0x31
 80033f0:	d9f0      	bls.n	80033d4 <USB_SetCurrentMode+0x60>
 80033f2:	e001      	b.n	80033f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e005      	b.n	8003404 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b32      	cmp	r3, #50	; 0x32
 80033fc:	d101      	bne.n	8003402 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800340c:	b084      	sub	sp, #16
 800340e:	b580      	push	{r7, lr}
 8003410:	b086      	sub	sp, #24
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
 8003416:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800341a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800341e:	2300      	movs	r3, #0
 8003420:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	e009      	b.n	8003440 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	3340      	adds	r3, #64	; 0x40
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	2200      	movs	r2, #0
 8003438:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	3301      	adds	r3, #1
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	2b0e      	cmp	r3, #14
 8003444:	d9f2      	bls.n	800342c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11c      	bne.n	8003486 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800345a:	f043 0302 	orr.w	r3, r3, #2
 800345e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003464:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	e005      	b.n	8003492 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003498:	461a      	mov	r2, r3
 800349a:	2300      	movs	r3, #0
 800349c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034a4:	4619      	mov	r1, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ac:	461a      	mov	r2, r3
 80034ae:	680b      	ldr	r3, [r1, #0]
 80034b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d10c      	bne.n	80034d2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80034b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d104      	bne.n	80034c8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80034be:	2100      	movs	r1, #0
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f965 	bl	8003790 <USB_SetDevSpeed>
 80034c6:	e008      	b.n	80034da <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80034c8:	2101      	movs	r1, #1
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f960 	bl	8003790 <USB_SetDevSpeed>
 80034d0:	e003      	b.n	80034da <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80034d2:	2103      	movs	r1, #3
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f95b 	bl	8003790 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80034da:	2110      	movs	r1, #16
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f8f3 	bl	80036c8 <USB_FlushTxFifo>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f91f 	bl	8003730 <USB_FlushRxFifo>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003502:	461a      	mov	r2, r3
 8003504:	2300      	movs	r3, #0
 8003506:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800350e:	461a      	mov	r2, r3
 8003510:	2300      	movs	r3, #0
 8003512:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800351a:	461a      	mov	r2, r3
 800351c:	2300      	movs	r3, #0
 800351e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003520:	2300      	movs	r3, #0
 8003522:	613b      	str	r3, [r7, #16]
 8003524:	e043      	b.n	80035ae <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	015a      	lsls	r2, r3, #5
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4413      	add	r3, r2
 800352e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003538:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800353c:	d118      	bne.n	8003570 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10a      	bne.n	800355a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	015a      	lsls	r2, r3, #5
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4413      	add	r3, r2
 800354c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003550:	461a      	mov	r2, r3
 8003552:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	e013      	b.n	8003582 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	015a      	lsls	r2, r3, #5
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4413      	add	r3, r2
 8003562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003566:	461a      	mov	r2, r3
 8003568:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	e008      	b.n	8003582 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	015a      	lsls	r2, r3, #5
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4413      	add	r3, r2
 8003578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800357c:	461a      	mov	r2, r3
 800357e:	2300      	movs	r3, #0
 8003580:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	015a      	lsls	r2, r3, #5
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4413      	add	r3, r2
 800358a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800358e:	461a      	mov	r2, r3
 8003590:	2300      	movs	r3, #0
 8003592:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	015a      	lsls	r2, r3, #5
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4413      	add	r3, r2
 800359c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035a0:	461a      	mov	r2, r3
 80035a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80035a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	3301      	adds	r3, #1
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d3b7      	bcc.n	8003526 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	613b      	str	r3, [r7, #16]
 80035ba:	e043      	b.n	8003644 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	015a      	lsls	r2, r3, #5
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4413      	add	r3, r2
 80035c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035d2:	d118      	bne.n	8003606 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10a      	bne.n	80035f0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	015a      	lsls	r2, r3, #5
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4413      	add	r3, r2
 80035e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035e6:	461a      	mov	r2, r3
 80035e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	e013      	b.n	8003618 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	015a      	lsls	r2, r3, #5
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035fc:	461a      	mov	r2, r3
 80035fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	e008      	b.n	8003618 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	015a      	lsls	r2, r3, #5
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4413      	add	r3, r2
 800360e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003612:	461a      	mov	r2, r3
 8003614:	2300      	movs	r3, #0
 8003616:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	015a      	lsls	r2, r3, #5
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4413      	add	r3, r2
 8003620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003624:	461a      	mov	r2, r3
 8003626:	2300      	movs	r3, #0
 8003628:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	015a      	lsls	r2, r3, #5
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4413      	add	r3, r2
 8003632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003636:	461a      	mov	r2, r3
 8003638:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800363c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	3301      	adds	r3, #1
 8003642:	613b      	str	r3, [r7, #16]
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	429a      	cmp	r2, r3
 800364a:	d3b7      	bcc.n	80035bc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800365a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800365e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800366c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	2b00      	cmp	r3, #0
 8003672:	d105      	bne.n	8003680 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	f043 0210 	orr.w	r2, r3, #16
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	699a      	ldr	r2, [r3, #24]
 8003684:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <USB_DevInit+0x2b8>)
 8003686:	4313      	orrs	r3, r2
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800368c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	f043 0208 	orr.w	r2, r3, #8
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800369e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d107      	bne.n	80036b4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80036ac:	f043 0304 	orr.w	r3, r3, #4
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80036b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80036c0:	b004      	add	sp, #16
 80036c2:	4770      	bx	lr
 80036c4:	803c3800 	.word	0x803c3800

080036c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	3301      	adds	r3, #1
 80036da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4a13      	ldr	r2, [pc, #76]	; (800372c <USB_FlushTxFifo+0x64>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d901      	bls.n	80036e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e01b      	b.n	8003720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	daf2      	bge.n	80036d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	019b      	lsls	r3, r3, #6
 80036f8:	f043 0220 	orr.w	r2, r3, #32
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	3301      	adds	r3, #1
 8003704:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	4a08      	ldr	r2, [pc, #32]	; (800372c <USB_FlushTxFifo+0x64>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d901      	bls.n	8003712 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e006      	b.n	8003720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	f003 0320 	and.w	r3, r3, #32
 800371a:	2b20      	cmp	r3, #32
 800371c:	d0f0      	beq.n	8003700 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3714      	adds	r7, #20
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	00030d40 	.word	0x00030d40

08003730 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	3301      	adds	r3, #1
 8003740:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4a11      	ldr	r2, [pc, #68]	; (800378c <USB_FlushRxFifo+0x5c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d901      	bls.n	800374e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e018      	b.n	8003780 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b00      	cmp	r3, #0
 8003754:	daf2      	bge.n	800373c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2210      	movs	r2, #16
 800375e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	3301      	adds	r3, #1
 8003764:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4a08      	ldr	r2, [pc, #32]	; (800378c <USB_FlushRxFifo+0x5c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e006      	b.n	8003780 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f003 0310 	and.w	r3, r3, #16
 800377a:	2b10      	cmp	r3, #16
 800377c:	d0f0      	beq.n	8003760 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3714      	adds	r7, #20
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr
 800378c:	00030d40 	.word	0x00030d40

08003790 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	78fb      	ldrb	r3, [r7, #3]
 80037aa:	68f9      	ldr	r1, [r7, #12]
 80037ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b085      	sub	sp, #20
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80037dc:	f023 0303 	bic.w	r3, r3, #3
 80037e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037f0:	f043 0302 	orr.w	r3, r3, #2
 80037f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	f003 0301 	and.w	r3, r3, #1
}
 8003814:	4618      	mov	r0, r3
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	3301      	adds	r3, #1
 8003830:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4a13      	ldr	r2, [pc, #76]	; (8003884 <USB_CoreReset+0x64>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d901      	bls.n	800383e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e01b      	b.n	8003876 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b00      	cmp	r3, #0
 8003844:	daf2      	bge.n	800382c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003846:	2300      	movs	r3, #0
 8003848:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f043 0201 	orr.w	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	3301      	adds	r3, #1
 800385a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4a09      	ldr	r2, [pc, #36]	; (8003884 <USB_CoreReset+0x64>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d901      	bls.n	8003868 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e006      	b.n	8003876 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b01      	cmp	r3, #1
 8003872:	d0f0      	beq.n	8003856 <USB_CoreReset+0x36>

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3714      	adds	r7, #20
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	00030d40 	.word	0x00030d40

08003888 <__assert_func>:
 8003888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800388a:	4614      	mov	r4, r2
 800388c:	461a      	mov	r2, r3
 800388e:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <__assert_func+0x2c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4605      	mov	r5, r0
 8003894:	68d8      	ldr	r0, [r3, #12]
 8003896:	b14c      	cbz	r4, 80038ac <__assert_func+0x24>
 8003898:	4b07      	ldr	r3, [pc, #28]	; (80038b8 <__assert_func+0x30>)
 800389a:	9100      	str	r1, [sp, #0]
 800389c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80038a0:	4906      	ldr	r1, [pc, #24]	; (80038bc <__assert_func+0x34>)
 80038a2:	462b      	mov	r3, r5
 80038a4:	f000 f814 	bl	80038d0 <fiprintf>
 80038a8:	f000 fbfe 	bl	80040a8 <abort>
 80038ac:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <__assert_func+0x38>)
 80038ae:	461c      	mov	r4, r3
 80038b0:	e7f3      	b.n	800389a <__assert_func+0x12>
 80038b2:	bf00      	nop
 80038b4:	20000014 	.word	0x20000014
 80038b8:	08004a1e 	.word	0x08004a1e
 80038bc:	08004a2b 	.word	0x08004a2b
 80038c0:	08004a59 	.word	0x08004a59

080038c4 <__errno>:
 80038c4:	4b01      	ldr	r3, [pc, #4]	; (80038cc <__errno+0x8>)
 80038c6:	6818      	ldr	r0, [r3, #0]
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000014 	.word	0x20000014

080038d0 <fiprintf>:
 80038d0:	b40e      	push	{r1, r2, r3}
 80038d2:	b503      	push	{r0, r1, lr}
 80038d4:	4601      	mov	r1, r0
 80038d6:	ab03      	add	r3, sp, #12
 80038d8:	4805      	ldr	r0, [pc, #20]	; (80038f0 <fiprintf+0x20>)
 80038da:	f853 2b04 	ldr.w	r2, [r3], #4
 80038de:	6800      	ldr	r0, [r0, #0]
 80038e0:	9301      	str	r3, [sp, #4]
 80038e2:	f000 f85d 	bl	80039a0 <_vfiprintf_r>
 80038e6:	b002      	add	sp, #8
 80038e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80038ec:	b003      	add	sp, #12
 80038ee:	4770      	bx	lr
 80038f0:	20000014 	.word	0x20000014

080038f4 <__libc_init_array>:
 80038f4:	b570      	push	{r4, r5, r6, lr}
 80038f6:	4d0d      	ldr	r5, [pc, #52]	; (800392c <__libc_init_array+0x38>)
 80038f8:	4c0d      	ldr	r4, [pc, #52]	; (8003930 <__libc_init_array+0x3c>)
 80038fa:	1b64      	subs	r4, r4, r5
 80038fc:	10a4      	asrs	r4, r4, #2
 80038fe:	2600      	movs	r6, #0
 8003900:	42a6      	cmp	r6, r4
 8003902:	d109      	bne.n	8003918 <__libc_init_array+0x24>
 8003904:	4d0b      	ldr	r5, [pc, #44]	; (8003934 <__libc_init_array+0x40>)
 8003906:	4c0c      	ldr	r4, [pc, #48]	; (8003938 <__libc_init_array+0x44>)
 8003908:	f000 ffe2 	bl	80048d0 <_init>
 800390c:	1b64      	subs	r4, r4, r5
 800390e:	10a4      	asrs	r4, r4, #2
 8003910:	2600      	movs	r6, #0
 8003912:	42a6      	cmp	r6, r4
 8003914:	d105      	bne.n	8003922 <__libc_init_array+0x2e>
 8003916:	bd70      	pop	{r4, r5, r6, pc}
 8003918:	f855 3b04 	ldr.w	r3, [r5], #4
 800391c:	4798      	blx	r3
 800391e:	3601      	adds	r6, #1
 8003920:	e7ee      	b.n	8003900 <__libc_init_array+0xc>
 8003922:	f855 3b04 	ldr.w	r3, [r5], #4
 8003926:	4798      	blx	r3
 8003928:	3601      	adds	r6, #1
 800392a:	e7f2      	b.n	8003912 <__libc_init_array+0x1e>
 800392c:	08004afc 	.word	0x08004afc
 8003930:	08004afc 	.word	0x08004afc
 8003934:	08004afc 	.word	0x08004afc
 8003938:	08004b00 	.word	0x08004b00

0800393c <memset>:
 800393c:	4402      	add	r2, r0
 800393e:	4603      	mov	r3, r0
 8003940:	4293      	cmp	r3, r2
 8003942:	d100      	bne.n	8003946 <memset+0xa>
 8003944:	4770      	bx	lr
 8003946:	f803 1b01 	strb.w	r1, [r3], #1
 800394a:	e7f9      	b.n	8003940 <memset+0x4>

0800394c <__sfputc_r>:
 800394c:	6893      	ldr	r3, [r2, #8]
 800394e:	3b01      	subs	r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	b410      	push	{r4}
 8003954:	6093      	str	r3, [r2, #8]
 8003956:	da08      	bge.n	800396a <__sfputc_r+0x1e>
 8003958:	6994      	ldr	r4, [r2, #24]
 800395a:	42a3      	cmp	r3, r4
 800395c:	db01      	blt.n	8003962 <__sfputc_r+0x16>
 800395e:	290a      	cmp	r1, #10
 8003960:	d103      	bne.n	800396a <__sfputc_r+0x1e>
 8003962:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003966:	f000 badf 	b.w	8003f28 <__swbuf_r>
 800396a:	6813      	ldr	r3, [r2, #0]
 800396c:	1c58      	adds	r0, r3, #1
 800396e:	6010      	str	r0, [r2, #0]
 8003970:	7019      	strb	r1, [r3, #0]
 8003972:	4608      	mov	r0, r1
 8003974:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003978:	4770      	bx	lr

0800397a <__sfputs_r>:
 800397a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397c:	4606      	mov	r6, r0
 800397e:	460f      	mov	r7, r1
 8003980:	4614      	mov	r4, r2
 8003982:	18d5      	adds	r5, r2, r3
 8003984:	42ac      	cmp	r4, r5
 8003986:	d101      	bne.n	800398c <__sfputs_r+0x12>
 8003988:	2000      	movs	r0, #0
 800398a:	e007      	b.n	800399c <__sfputs_r+0x22>
 800398c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003990:	463a      	mov	r2, r7
 8003992:	4630      	mov	r0, r6
 8003994:	f7ff ffda 	bl	800394c <__sfputc_r>
 8003998:	1c43      	adds	r3, r0, #1
 800399a:	d1f3      	bne.n	8003984 <__sfputs_r+0xa>
 800399c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080039a0 <_vfiprintf_r>:
 80039a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a4:	460d      	mov	r5, r1
 80039a6:	b09d      	sub	sp, #116	; 0x74
 80039a8:	4614      	mov	r4, r2
 80039aa:	4698      	mov	r8, r3
 80039ac:	4606      	mov	r6, r0
 80039ae:	b118      	cbz	r0, 80039b8 <_vfiprintf_r+0x18>
 80039b0:	6983      	ldr	r3, [r0, #24]
 80039b2:	b90b      	cbnz	r3, 80039b8 <_vfiprintf_r+0x18>
 80039b4:	f000 fc9a 	bl	80042ec <__sinit>
 80039b8:	4b89      	ldr	r3, [pc, #548]	; (8003be0 <_vfiprintf_r+0x240>)
 80039ba:	429d      	cmp	r5, r3
 80039bc:	d11b      	bne.n	80039f6 <_vfiprintf_r+0x56>
 80039be:	6875      	ldr	r5, [r6, #4]
 80039c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039c2:	07d9      	lsls	r1, r3, #31
 80039c4:	d405      	bmi.n	80039d2 <_vfiprintf_r+0x32>
 80039c6:	89ab      	ldrh	r3, [r5, #12]
 80039c8:	059a      	lsls	r2, r3, #22
 80039ca:	d402      	bmi.n	80039d2 <_vfiprintf_r+0x32>
 80039cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80039ce:	f000 fd2b 	bl	8004428 <__retarget_lock_acquire_recursive>
 80039d2:	89ab      	ldrh	r3, [r5, #12]
 80039d4:	071b      	lsls	r3, r3, #28
 80039d6:	d501      	bpl.n	80039dc <_vfiprintf_r+0x3c>
 80039d8:	692b      	ldr	r3, [r5, #16]
 80039da:	b9eb      	cbnz	r3, 8003a18 <_vfiprintf_r+0x78>
 80039dc:	4629      	mov	r1, r5
 80039de:	4630      	mov	r0, r6
 80039e0:	f000 faf4 	bl	8003fcc <__swsetup_r>
 80039e4:	b1c0      	cbz	r0, 8003a18 <_vfiprintf_r+0x78>
 80039e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039e8:	07dc      	lsls	r4, r3, #31
 80039ea:	d50e      	bpl.n	8003a0a <_vfiprintf_r+0x6a>
 80039ec:	f04f 30ff 	mov.w	r0, #4294967295
 80039f0:	b01d      	add	sp, #116	; 0x74
 80039f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039f6:	4b7b      	ldr	r3, [pc, #492]	; (8003be4 <_vfiprintf_r+0x244>)
 80039f8:	429d      	cmp	r5, r3
 80039fa:	d101      	bne.n	8003a00 <_vfiprintf_r+0x60>
 80039fc:	68b5      	ldr	r5, [r6, #8]
 80039fe:	e7df      	b.n	80039c0 <_vfiprintf_r+0x20>
 8003a00:	4b79      	ldr	r3, [pc, #484]	; (8003be8 <_vfiprintf_r+0x248>)
 8003a02:	429d      	cmp	r5, r3
 8003a04:	bf08      	it	eq
 8003a06:	68f5      	ldreq	r5, [r6, #12]
 8003a08:	e7da      	b.n	80039c0 <_vfiprintf_r+0x20>
 8003a0a:	89ab      	ldrh	r3, [r5, #12]
 8003a0c:	0598      	lsls	r0, r3, #22
 8003a0e:	d4ed      	bmi.n	80039ec <_vfiprintf_r+0x4c>
 8003a10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a12:	f000 fd0a 	bl	800442a <__retarget_lock_release_recursive>
 8003a16:	e7e9      	b.n	80039ec <_vfiprintf_r+0x4c>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	9309      	str	r3, [sp, #36]	; 0x24
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a22:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a26:	2330      	movs	r3, #48	; 0x30
 8003a28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003bec <_vfiprintf_r+0x24c>
 8003a2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a30:	f04f 0901 	mov.w	r9, #1
 8003a34:	4623      	mov	r3, r4
 8003a36:	469a      	mov	sl, r3
 8003a38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a3c:	b10a      	cbz	r2, 8003a42 <_vfiprintf_r+0xa2>
 8003a3e:	2a25      	cmp	r2, #37	; 0x25
 8003a40:	d1f9      	bne.n	8003a36 <_vfiprintf_r+0x96>
 8003a42:	ebba 0b04 	subs.w	fp, sl, r4
 8003a46:	d00b      	beq.n	8003a60 <_vfiprintf_r+0xc0>
 8003a48:	465b      	mov	r3, fp
 8003a4a:	4622      	mov	r2, r4
 8003a4c:	4629      	mov	r1, r5
 8003a4e:	4630      	mov	r0, r6
 8003a50:	f7ff ff93 	bl	800397a <__sfputs_r>
 8003a54:	3001      	adds	r0, #1
 8003a56:	f000 80aa 	beq.w	8003bae <_vfiprintf_r+0x20e>
 8003a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a5c:	445a      	add	r2, fp
 8003a5e:	9209      	str	r2, [sp, #36]	; 0x24
 8003a60:	f89a 3000 	ldrb.w	r3, [sl]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80a2 	beq.w	8003bae <_vfiprintf_r+0x20e>
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a74:	f10a 0a01 	add.w	sl, sl, #1
 8003a78:	9304      	str	r3, [sp, #16]
 8003a7a:	9307      	str	r3, [sp, #28]
 8003a7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a80:	931a      	str	r3, [sp, #104]	; 0x68
 8003a82:	4654      	mov	r4, sl
 8003a84:	2205      	movs	r2, #5
 8003a86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a8a:	4858      	ldr	r0, [pc, #352]	; (8003bec <_vfiprintf_r+0x24c>)
 8003a8c:	f7fc fbc0 	bl	8000210 <memchr>
 8003a90:	9a04      	ldr	r2, [sp, #16]
 8003a92:	b9d8      	cbnz	r0, 8003acc <_vfiprintf_r+0x12c>
 8003a94:	06d1      	lsls	r1, r2, #27
 8003a96:	bf44      	itt	mi
 8003a98:	2320      	movmi	r3, #32
 8003a9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a9e:	0713      	lsls	r3, r2, #28
 8003aa0:	bf44      	itt	mi
 8003aa2:	232b      	movmi	r3, #43	; 0x2b
 8003aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003aa8:	f89a 3000 	ldrb.w	r3, [sl]
 8003aac:	2b2a      	cmp	r3, #42	; 0x2a
 8003aae:	d015      	beq.n	8003adc <_vfiprintf_r+0x13c>
 8003ab0:	9a07      	ldr	r2, [sp, #28]
 8003ab2:	4654      	mov	r4, sl
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f04f 0c0a 	mov.w	ip, #10
 8003aba:	4621      	mov	r1, r4
 8003abc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ac0:	3b30      	subs	r3, #48	; 0x30
 8003ac2:	2b09      	cmp	r3, #9
 8003ac4:	d94e      	bls.n	8003b64 <_vfiprintf_r+0x1c4>
 8003ac6:	b1b0      	cbz	r0, 8003af6 <_vfiprintf_r+0x156>
 8003ac8:	9207      	str	r2, [sp, #28]
 8003aca:	e014      	b.n	8003af6 <_vfiprintf_r+0x156>
 8003acc:	eba0 0308 	sub.w	r3, r0, r8
 8003ad0:	fa09 f303 	lsl.w	r3, r9, r3
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	9304      	str	r3, [sp, #16]
 8003ad8:	46a2      	mov	sl, r4
 8003ada:	e7d2      	b.n	8003a82 <_vfiprintf_r+0xe2>
 8003adc:	9b03      	ldr	r3, [sp, #12]
 8003ade:	1d19      	adds	r1, r3, #4
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	9103      	str	r1, [sp, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bfbb      	ittet	lt
 8003ae8:	425b      	neglt	r3, r3
 8003aea:	f042 0202 	orrlt.w	r2, r2, #2
 8003aee:	9307      	strge	r3, [sp, #28]
 8003af0:	9307      	strlt	r3, [sp, #28]
 8003af2:	bfb8      	it	lt
 8003af4:	9204      	strlt	r2, [sp, #16]
 8003af6:	7823      	ldrb	r3, [r4, #0]
 8003af8:	2b2e      	cmp	r3, #46	; 0x2e
 8003afa:	d10c      	bne.n	8003b16 <_vfiprintf_r+0x176>
 8003afc:	7863      	ldrb	r3, [r4, #1]
 8003afe:	2b2a      	cmp	r3, #42	; 0x2a
 8003b00:	d135      	bne.n	8003b6e <_vfiprintf_r+0x1ce>
 8003b02:	9b03      	ldr	r3, [sp, #12]
 8003b04:	1d1a      	adds	r2, r3, #4
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	9203      	str	r2, [sp, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bfb8      	it	lt
 8003b0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b12:	3402      	adds	r4, #2
 8003b14:	9305      	str	r3, [sp, #20]
 8003b16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003bfc <_vfiprintf_r+0x25c>
 8003b1a:	7821      	ldrb	r1, [r4, #0]
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	4650      	mov	r0, sl
 8003b20:	f7fc fb76 	bl	8000210 <memchr>
 8003b24:	b140      	cbz	r0, 8003b38 <_vfiprintf_r+0x198>
 8003b26:	2340      	movs	r3, #64	; 0x40
 8003b28:	eba0 000a 	sub.w	r0, r0, sl
 8003b2c:	fa03 f000 	lsl.w	r0, r3, r0
 8003b30:	9b04      	ldr	r3, [sp, #16]
 8003b32:	4303      	orrs	r3, r0
 8003b34:	3401      	adds	r4, #1
 8003b36:	9304      	str	r3, [sp, #16]
 8003b38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b3c:	482c      	ldr	r0, [pc, #176]	; (8003bf0 <_vfiprintf_r+0x250>)
 8003b3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b42:	2206      	movs	r2, #6
 8003b44:	f7fc fb64 	bl	8000210 <memchr>
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	d03f      	beq.n	8003bcc <_vfiprintf_r+0x22c>
 8003b4c:	4b29      	ldr	r3, [pc, #164]	; (8003bf4 <_vfiprintf_r+0x254>)
 8003b4e:	bb1b      	cbnz	r3, 8003b98 <_vfiprintf_r+0x1f8>
 8003b50:	9b03      	ldr	r3, [sp, #12]
 8003b52:	3307      	adds	r3, #7
 8003b54:	f023 0307 	bic.w	r3, r3, #7
 8003b58:	3308      	adds	r3, #8
 8003b5a:	9303      	str	r3, [sp, #12]
 8003b5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b5e:	443b      	add	r3, r7
 8003b60:	9309      	str	r3, [sp, #36]	; 0x24
 8003b62:	e767      	b.n	8003a34 <_vfiprintf_r+0x94>
 8003b64:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b68:	460c      	mov	r4, r1
 8003b6a:	2001      	movs	r0, #1
 8003b6c:	e7a5      	b.n	8003aba <_vfiprintf_r+0x11a>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	3401      	adds	r4, #1
 8003b72:	9305      	str	r3, [sp, #20]
 8003b74:	4619      	mov	r1, r3
 8003b76:	f04f 0c0a 	mov.w	ip, #10
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b80:	3a30      	subs	r2, #48	; 0x30
 8003b82:	2a09      	cmp	r2, #9
 8003b84:	d903      	bls.n	8003b8e <_vfiprintf_r+0x1ee>
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0c5      	beq.n	8003b16 <_vfiprintf_r+0x176>
 8003b8a:	9105      	str	r1, [sp, #20]
 8003b8c:	e7c3      	b.n	8003b16 <_vfiprintf_r+0x176>
 8003b8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b92:	4604      	mov	r4, r0
 8003b94:	2301      	movs	r3, #1
 8003b96:	e7f0      	b.n	8003b7a <_vfiprintf_r+0x1da>
 8003b98:	ab03      	add	r3, sp, #12
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	462a      	mov	r2, r5
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <_vfiprintf_r+0x258>)
 8003ba0:	a904      	add	r1, sp, #16
 8003ba2:	4630      	mov	r0, r6
 8003ba4:	f3af 8000 	nop.w
 8003ba8:	4607      	mov	r7, r0
 8003baa:	1c78      	adds	r0, r7, #1
 8003bac:	d1d6      	bne.n	8003b5c <_vfiprintf_r+0x1bc>
 8003bae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003bb0:	07d9      	lsls	r1, r3, #31
 8003bb2:	d405      	bmi.n	8003bc0 <_vfiprintf_r+0x220>
 8003bb4:	89ab      	ldrh	r3, [r5, #12]
 8003bb6:	059a      	lsls	r2, r3, #22
 8003bb8:	d402      	bmi.n	8003bc0 <_vfiprintf_r+0x220>
 8003bba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003bbc:	f000 fc35 	bl	800442a <__retarget_lock_release_recursive>
 8003bc0:	89ab      	ldrh	r3, [r5, #12]
 8003bc2:	065b      	lsls	r3, r3, #25
 8003bc4:	f53f af12 	bmi.w	80039ec <_vfiprintf_r+0x4c>
 8003bc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003bca:	e711      	b.n	80039f0 <_vfiprintf_r+0x50>
 8003bcc:	ab03      	add	r3, sp, #12
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	462a      	mov	r2, r5
 8003bd2:	4b09      	ldr	r3, [pc, #36]	; (8003bf8 <_vfiprintf_r+0x258>)
 8003bd4:	a904      	add	r1, sp, #16
 8003bd6:	4630      	mov	r0, r6
 8003bd8:	f000 f880 	bl	8003cdc <_printf_i>
 8003bdc:	e7e4      	b.n	8003ba8 <_vfiprintf_r+0x208>
 8003bde:	bf00      	nop
 8003be0:	08004ab4 	.word	0x08004ab4
 8003be4:	08004ad4 	.word	0x08004ad4
 8003be8:	08004a94 	.word	0x08004a94
 8003bec:	08004a60 	.word	0x08004a60
 8003bf0:	08004a6a 	.word	0x08004a6a
 8003bf4:	00000000 	.word	0x00000000
 8003bf8:	0800397b 	.word	0x0800397b
 8003bfc:	08004a66 	.word	0x08004a66

08003c00 <_printf_common>:
 8003c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c04:	4616      	mov	r6, r2
 8003c06:	4699      	mov	r9, r3
 8003c08:	688a      	ldr	r2, [r1, #8]
 8003c0a:	690b      	ldr	r3, [r1, #16]
 8003c0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c10:	4293      	cmp	r3, r2
 8003c12:	bfb8      	it	lt
 8003c14:	4613      	movlt	r3, r2
 8003c16:	6033      	str	r3, [r6, #0]
 8003c18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c1c:	4607      	mov	r7, r0
 8003c1e:	460c      	mov	r4, r1
 8003c20:	b10a      	cbz	r2, 8003c26 <_printf_common+0x26>
 8003c22:	3301      	adds	r3, #1
 8003c24:	6033      	str	r3, [r6, #0]
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	0699      	lsls	r1, r3, #26
 8003c2a:	bf42      	ittt	mi
 8003c2c:	6833      	ldrmi	r3, [r6, #0]
 8003c2e:	3302      	addmi	r3, #2
 8003c30:	6033      	strmi	r3, [r6, #0]
 8003c32:	6825      	ldr	r5, [r4, #0]
 8003c34:	f015 0506 	ands.w	r5, r5, #6
 8003c38:	d106      	bne.n	8003c48 <_printf_common+0x48>
 8003c3a:	f104 0a19 	add.w	sl, r4, #25
 8003c3e:	68e3      	ldr	r3, [r4, #12]
 8003c40:	6832      	ldr	r2, [r6, #0]
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	42ab      	cmp	r3, r5
 8003c46:	dc26      	bgt.n	8003c96 <_printf_common+0x96>
 8003c48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c4c:	1e13      	subs	r3, r2, #0
 8003c4e:	6822      	ldr	r2, [r4, #0]
 8003c50:	bf18      	it	ne
 8003c52:	2301      	movne	r3, #1
 8003c54:	0692      	lsls	r2, r2, #26
 8003c56:	d42b      	bmi.n	8003cb0 <_printf_common+0xb0>
 8003c58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c5c:	4649      	mov	r1, r9
 8003c5e:	4638      	mov	r0, r7
 8003c60:	47c0      	blx	r8
 8003c62:	3001      	adds	r0, #1
 8003c64:	d01e      	beq.n	8003ca4 <_printf_common+0xa4>
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	68e5      	ldr	r5, [r4, #12]
 8003c6a:	6832      	ldr	r2, [r6, #0]
 8003c6c:	f003 0306 	and.w	r3, r3, #6
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	bf08      	it	eq
 8003c74:	1aad      	subeq	r5, r5, r2
 8003c76:	68a3      	ldr	r3, [r4, #8]
 8003c78:	6922      	ldr	r2, [r4, #16]
 8003c7a:	bf0c      	ite	eq
 8003c7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c80:	2500      	movne	r5, #0
 8003c82:	4293      	cmp	r3, r2
 8003c84:	bfc4      	itt	gt
 8003c86:	1a9b      	subgt	r3, r3, r2
 8003c88:	18ed      	addgt	r5, r5, r3
 8003c8a:	2600      	movs	r6, #0
 8003c8c:	341a      	adds	r4, #26
 8003c8e:	42b5      	cmp	r5, r6
 8003c90:	d11a      	bne.n	8003cc8 <_printf_common+0xc8>
 8003c92:	2000      	movs	r0, #0
 8003c94:	e008      	b.n	8003ca8 <_printf_common+0xa8>
 8003c96:	2301      	movs	r3, #1
 8003c98:	4652      	mov	r2, sl
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4638      	mov	r0, r7
 8003c9e:	47c0      	blx	r8
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d103      	bne.n	8003cac <_printf_common+0xac>
 8003ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cac:	3501      	adds	r5, #1
 8003cae:	e7c6      	b.n	8003c3e <_printf_common+0x3e>
 8003cb0:	18e1      	adds	r1, r4, r3
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	2030      	movs	r0, #48	; 0x30
 8003cb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cba:	4422      	add	r2, r4
 8003cbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cc4:	3302      	adds	r3, #2
 8003cc6:	e7c7      	b.n	8003c58 <_printf_common+0x58>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	4622      	mov	r2, r4
 8003ccc:	4649      	mov	r1, r9
 8003cce:	4638      	mov	r0, r7
 8003cd0:	47c0      	blx	r8
 8003cd2:	3001      	adds	r0, #1
 8003cd4:	d0e6      	beq.n	8003ca4 <_printf_common+0xa4>
 8003cd6:	3601      	adds	r6, #1
 8003cd8:	e7d9      	b.n	8003c8e <_printf_common+0x8e>
	...

08003cdc <_printf_i>:
 8003cdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ce0:	7e0f      	ldrb	r7, [r1, #24]
 8003ce2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ce4:	2f78      	cmp	r7, #120	; 0x78
 8003ce6:	4691      	mov	r9, r2
 8003ce8:	4680      	mov	r8, r0
 8003cea:	460c      	mov	r4, r1
 8003cec:	469a      	mov	sl, r3
 8003cee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003cf2:	d807      	bhi.n	8003d04 <_printf_i+0x28>
 8003cf4:	2f62      	cmp	r7, #98	; 0x62
 8003cf6:	d80a      	bhi.n	8003d0e <_printf_i+0x32>
 8003cf8:	2f00      	cmp	r7, #0
 8003cfa:	f000 80d8 	beq.w	8003eae <_printf_i+0x1d2>
 8003cfe:	2f58      	cmp	r7, #88	; 0x58
 8003d00:	f000 80a3 	beq.w	8003e4a <_printf_i+0x16e>
 8003d04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d0c:	e03a      	b.n	8003d84 <_printf_i+0xa8>
 8003d0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d12:	2b15      	cmp	r3, #21
 8003d14:	d8f6      	bhi.n	8003d04 <_printf_i+0x28>
 8003d16:	a101      	add	r1, pc, #4	; (adr r1, 8003d1c <_printf_i+0x40>)
 8003d18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d1c:	08003d75 	.word	0x08003d75
 8003d20:	08003d89 	.word	0x08003d89
 8003d24:	08003d05 	.word	0x08003d05
 8003d28:	08003d05 	.word	0x08003d05
 8003d2c:	08003d05 	.word	0x08003d05
 8003d30:	08003d05 	.word	0x08003d05
 8003d34:	08003d89 	.word	0x08003d89
 8003d38:	08003d05 	.word	0x08003d05
 8003d3c:	08003d05 	.word	0x08003d05
 8003d40:	08003d05 	.word	0x08003d05
 8003d44:	08003d05 	.word	0x08003d05
 8003d48:	08003e95 	.word	0x08003e95
 8003d4c:	08003db9 	.word	0x08003db9
 8003d50:	08003e77 	.word	0x08003e77
 8003d54:	08003d05 	.word	0x08003d05
 8003d58:	08003d05 	.word	0x08003d05
 8003d5c:	08003eb7 	.word	0x08003eb7
 8003d60:	08003d05 	.word	0x08003d05
 8003d64:	08003db9 	.word	0x08003db9
 8003d68:	08003d05 	.word	0x08003d05
 8003d6c:	08003d05 	.word	0x08003d05
 8003d70:	08003e7f 	.word	0x08003e7f
 8003d74:	682b      	ldr	r3, [r5, #0]
 8003d76:	1d1a      	adds	r2, r3, #4
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	602a      	str	r2, [r5, #0]
 8003d7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d84:	2301      	movs	r3, #1
 8003d86:	e0a3      	b.n	8003ed0 <_printf_i+0x1f4>
 8003d88:	6820      	ldr	r0, [r4, #0]
 8003d8a:	6829      	ldr	r1, [r5, #0]
 8003d8c:	0606      	lsls	r6, r0, #24
 8003d8e:	f101 0304 	add.w	r3, r1, #4
 8003d92:	d50a      	bpl.n	8003daa <_printf_i+0xce>
 8003d94:	680e      	ldr	r6, [r1, #0]
 8003d96:	602b      	str	r3, [r5, #0]
 8003d98:	2e00      	cmp	r6, #0
 8003d9a:	da03      	bge.n	8003da4 <_printf_i+0xc8>
 8003d9c:	232d      	movs	r3, #45	; 0x2d
 8003d9e:	4276      	negs	r6, r6
 8003da0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003da4:	485e      	ldr	r0, [pc, #376]	; (8003f20 <_printf_i+0x244>)
 8003da6:	230a      	movs	r3, #10
 8003da8:	e019      	b.n	8003dde <_printf_i+0x102>
 8003daa:	680e      	ldr	r6, [r1, #0]
 8003dac:	602b      	str	r3, [r5, #0]
 8003dae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003db2:	bf18      	it	ne
 8003db4:	b236      	sxthne	r6, r6
 8003db6:	e7ef      	b.n	8003d98 <_printf_i+0xbc>
 8003db8:	682b      	ldr	r3, [r5, #0]
 8003dba:	6820      	ldr	r0, [r4, #0]
 8003dbc:	1d19      	adds	r1, r3, #4
 8003dbe:	6029      	str	r1, [r5, #0]
 8003dc0:	0601      	lsls	r1, r0, #24
 8003dc2:	d501      	bpl.n	8003dc8 <_printf_i+0xec>
 8003dc4:	681e      	ldr	r6, [r3, #0]
 8003dc6:	e002      	b.n	8003dce <_printf_i+0xf2>
 8003dc8:	0646      	lsls	r6, r0, #25
 8003dca:	d5fb      	bpl.n	8003dc4 <_printf_i+0xe8>
 8003dcc:	881e      	ldrh	r6, [r3, #0]
 8003dce:	4854      	ldr	r0, [pc, #336]	; (8003f20 <_printf_i+0x244>)
 8003dd0:	2f6f      	cmp	r7, #111	; 0x6f
 8003dd2:	bf0c      	ite	eq
 8003dd4:	2308      	moveq	r3, #8
 8003dd6:	230a      	movne	r3, #10
 8003dd8:	2100      	movs	r1, #0
 8003dda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dde:	6865      	ldr	r5, [r4, #4]
 8003de0:	60a5      	str	r5, [r4, #8]
 8003de2:	2d00      	cmp	r5, #0
 8003de4:	bfa2      	ittt	ge
 8003de6:	6821      	ldrge	r1, [r4, #0]
 8003de8:	f021 0104 	bicge.w	r1, r1, #4
 8003dec:	6021      	strge	r1, [r4, #0]
 8003dee:	b90e      	cbnz	r6, 8003df4 <_printf_i+0x118>
 8003df0:	2d00      	cmp	r5, #0
 8003df2:	d04d      	beq.n	8003e90 <_printf_i+0x1b4>
 8003df4:	4615      	mov	r5, r2
 8003df6:	fbb6 f1f3 	udiv	r1, r6, r3
 8003dfa:	fb03 6711 	mls	r7, r3, r1, r6
 8003dfe:	5dc7      	ldrb	r7, [r0, r7]
 8003e00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003e04:	4637      	mov	r7, r6
 8003e06:	42bb      	cmp	r3, r7
 8003e08:	460e      	mov	r6, r1
 8003e0a:	d9f4      	bls.n	8003df6 <_printf_i+0x11a>
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d10b      	bne.n	8003e28 <_printf_i+0x14c>
 8003e10:	6823      	ldr	r3, [r4, #0]
 8003e12:	07de      	lsls	r6, r3, #31
 8003e14:	d508      	bpl.n	8003e28 <_printf_i+0x14c>
 8003e16:	6923      	ldr	r3, [r4, #16]
 8003e18:	6861      	ldr	r1, [r4, #4]
 8003e1a:	4299      	cmp	r1, r3
 8003e1c:	bfde      	ittt	le
 8003e1e:	2330      	movle	r3, #48	; 0x30
 8003e20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e28:	1b52      	subs	r2, r2, r5
 8003e2a:	6122      	str	r2, [r4, #16]
 8003e2c:	f8cd a000 	str.w	sl, [sp]
 8003e30:	464b      	mov	r3, r9
 8003e32:	aa03      	add	r2, sp, #12
 8003e34:	4621      	mov	r1, r4
 8003e36:	4640      	mov	r0, r8
 8003e38:	f7ff fee2 	bl	8003c00 <_printf_common>
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	d14c      	bne.n	8003eda <_printf_i+0x1fe>
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
 8003e44:	b004      	add	sp, #16
 8003e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e4a:	4835      	ldr	r0, [pc, #212]	; (8003f20 <_printf_i+0x244>)
 8003e4c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003e50:	6829      	ldr	r1, [r5, #0]
 8003e52:	6823      	ldr	r3, [r4, #0]
 8003e54:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e58:	6029      	str	r1, [r5, #0]
 8003e5a:	061d      	lsls	r5, r3, #24
 8003e5c:	d514      	bpl.n	8003e88 <_printf_i+0x1ac>
 8003e5e:	07df      	lsls	r7, r3, #31
 8003e60:	bf44      	itt	mi
 8003e62:	f043 0320 	orrmi.w	r3, r3, #32
 8003e66:	6023      	strmi	r3, [r4, #0]
 8003e68:	b91e      	cbnz	r6, 8003e72 <_printf_i+0x196>
 8003e6a:	6823      	ldr	r3, [r4, #0]
 8003e6c:	f023 0320 	bic.w	r3, r3, #32
 8003e70:	6023      	str	r3, [r4, #0]
 8003e72:	2310      	movs	r3, #16
 8003e74:	e7b0      	b.n	8003dd8 <_printf_i+0xfc>
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	f043 0320 	orr.w	r3, r3, #32
 8003e7c:	6023      	str	r3, [r4, #0]
 8003e7e:	2378      	movs	r3, #120	; 0x78
 8003e80:	4828      	ldr	r0, [pc, #160]	; (8003f24 <_printf_i+0x248>)
 8003e82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e86:	e7e3      	b.n	8003e50 <_printf_i+0x174>
 8003e88:	0659      	lsls	r1, r3, #25
 8003e8a:	bf48      	it	mi
 8003e8c:	b2b6      	uxthmi	r6, r6
 8003e8e:	e7e6      	b.n	8003e5e <_printf_i+0x182>
 8003e90:	4615      	mov	r5, r2
 8003e92:	e7bb      	b.n	8003e0c <_printf_i+0x130>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	6826      	ldr	r6, [r4, #0]
 8003e98:	6961      	ldr	r1, [r4, #20]
 8003e9a:	1d18      	adds	r0, r3, #4
 8003e9c:	6028      	str	r0, [r5, #0]
 8003e9e:	0635      	lsls	r5, r6, #24
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	d501      	bpl.n	8003ea8 <_printf_i+0x1cc>
 8003ea4:	6019      	str	r1, [r3, #0]
 8003ea6:	e002      	b.n	8003eae <_printf_i+0x1d2>
 8003ea8:	0670      	lsls	r0, r6, #25
 8003eaa:	d5fb      	bpl.n	8003ea4 <_printf_i+0x1c8>
 8003eac:	8019      	strh	r1, [r3, #0]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	6123      	str	r3, [r4, #16]
 8003eb2:	4615      	mov	r5, r2
 8003eb4:	e7ba      	b.n	8003e2c <_printf_i+0x150>
 8003eb6:	682b      	ldr	r3, [r5, #0]
 8003eb8:	1d1a      	adds	r2, r3, #4
 8003eba:	602a      	str	r2, [r5, #0]
 8003ebc:	681d      	ldr	r5, [r3, #0]
 8003ebe:	6862      	ldr	r2, [r4, #4]
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4628      	mov	r0, r5
 8003ec4:	f7fc f9a4 	bl	8000210 <memchr>
 8003ec8:	b108      	cbz	r0, 8003ece <_printf_i+0x1f2>
 8003eca:	1b40      	subs	r0, r0, r5
 8003ecc:	6060      	str	r0, [r4, #4]
 8003ece:	6863      	ldr	r3, [r4, #4]
 8003ed0:	6123      	str	r3, [r4, #16]
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ed8:	e7a8      	b.n	8003e2c <_printf_i+0x150>
 8003eda:	6923      	ldr	r3, [r4, #16]
 8003edc:	462a      	mov	r2, r5
 8003ede:	4649      	mov	r1, r9
 8003ee0:	4640      	mov	r0, r8
 8003ee2:	47d0      	blx	sl
 8003ee4:	3001      	adds	r0, #1
 8003ee6:	d0ab      	beq.n	8003e40 <_printf_i+0x164>
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	079b      	lsls	r3, r3, #30
 8003eec:	d413      	bmi.n	8003f16 <_printf_i+0x23a>
 8003eee:	68e0      	ldr	r0, [r4, #12]
 8003ef0:	9b03      	ldr	r3, [sp, #12]
 8003ef2:	4298      	cmp	r0, r3
 8003ef4:	bfb8      	it	lt
 8003ef6:	4618      	movlt	r0, r3
 8003ef8:	e7a4      	b.n	8003e44 <_printf_i+0x168>
 8003efa:	2301      	movs	r3, #1
 8003efc:	4632      	mov	r2, r6
 8003efe:	4649      	mov	r1, r9
 8003f00:	4640      	mov	r0, r8
 8003f02:	47d0      	blx	sl
 8003f04:	3001      	adds	r0, #1
 8003f06:	d09b      	beq.n	8003e40 <_printf_i+0x164>
 8003f08:	3501      	adds	r5, #1
 8003f0a:	68e3      	ldr	r3, [r4, #12]
 8003f0c:	9903      	ldr	r1, [sp, #12]
 8003f0e:	1a5b      	subs	r3, r3, r1
 8003f10:	42ab      	cmp	r3, r5
 8003f12:	dcf2      	bgt.n	8003efa <_printf_i+0x21e>
 8003f14:	e7eb      	b.n	8003eee <_printf_i+0x212>
 8003f16:	2500      	movs	r5, #0
 8003f18:	f104 0619 	add.w	r6, r4, #25
 8003f1c:	e7f5      	b.n	8003f0a <_printf_i+0x22e>
 8003f1e:	bf00      	nop
 8003f20:	08004a71 	.word	0x08004a71
 8003f24:	08004a82 	.word	0x08004a82

08003f28 <__swbuf_r>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	460e      	mov	r6, r1
 8003f2c:	4614      	mov	r4, r2
 8003f2e:	4605      	mov	r5, r0
 8003f30:	b118      	cbz	r0, 8003f3a <__swbuf_r+0x12>
 8003f32:	6983      	ldr	r3, [r0, #24]
 8003f34:	b90b      	cbnz	r3, 8003f3a <__swbuf_r+0x12>
 8003f36:	f000 f9d9 	bl	80042ec <__sinit>
 8003f3a:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <__swbuf_r+0x98>)
 8003f3c:	429c      	cmp	r4, r3
 8003f3e:	d12b      	bne.n	8003f98 <__swbuf_r+0x70>
 8003f40:	686c      	ldr	r4, [r5, #4]
 8003f42:	69a3      	ldr	r3, [r4, #24]
 8003f44:	60a3      	str	r3, [r4, #8]
 8003f46:	89a3      	ldrh	r3, [r4, #12]
 8003f48:	071a      	lsls	r2, r3, #28
 8003f4a:	d52f      	bpl.n	8003fac <__swbuf_r+0x84>
 8003f4c:	6923      	ldr	r3, [r4, #16]
 8003f4e:	b36b      	cbz	r3, 8003fac <__swbuf_r+0x84>
 8003f50:	6923      	ldr	r3, [r4, #16]
 8003f52:	6820      	ldr	r0, [r4, #0]
 8003f54:	1ac0      	subs	r0, r0, r3
 8003f56:	6963      	ldr	r3, [r4, #20]
 8003f58:	b2f6      	uxtb	r6, r6
 8003f5a:	4283      	cmp	r3, r0
 8003f5c:	4637      	mov	r7, r6
 8003f5e:	dc04      	bgt.n	8003f6a <__swbuf_r+0x42>
 8003f60:	4621      	mov	r1, r4
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 f92e 	bl	80041c4 <_fflush_r>
 8003f68:	bb30      	cbnz	r0, 8003fb8 <__swbuf_r+0x90>
 8003f6a:	68a3      	ldr	r3, [r4, #8]
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	60a3      	str	r3, [r4, #8]
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	6022      	str	r2, [r4, #0]
 8003f76:	701e      	strb	r6, [r3, #0]
 8003f78:	6963      	ldr	r3, [r4, #20]
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	4283      	cmp	r3, r0
 8003f7e:	d004      	beq.n	8003f8a <__swbuf_r+0x62>
 8003f80:	89a3      	ldrh	r3, [r4, #12]
 8003f82:	07db      	lsls	r3, r3, #31
 8003f84:	d506      	bpl.n	8003f94 <__swbuf_r+0x6c>
 8003f86:	2e0a      	cmp	r6, #10
 8003f88:	d104      	bne.n	8003f94 <__swbuf_r+0x6c>
 8003f8a:	4621      	mov	r1, r4
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	f000 f919 	bl	80041c4 <_fflush_r>
 8003f92:	b988      	cbnz	r0, 8003fb8 <__swbuf_r+0x90>
 8003f94:	4638      	mov	r0, r7
 8003f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f98:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <__swbuf_r+0x9c>)
 8003f9a:	429c      	cmp	r4, r3
 8003f9c:	d101      	bne.n	8003fa2 <__swbuf_r+0x7a>
 8003f9e:	68ac      	ldr	r4, [r5, #8]
 8003fa0:	e7cf      	b.n	8003f42 <__swbuf_r+0x1a>
 8003fa2:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <__swbuf_r+0xa0>)
 8003fa4:	429c      	cmp	r4, r3
 8003fa6:	bf08      	it	eq
 8003fa8:	68ec      	ldreq	r4, [r5, #12]
 8003faa:	e7ca      	b.n	8003f42 <__swbuf_r+0x1a>
 8003fac:	4621      	mov	r1, r4
 8003fae:	4628      	mov	r0, r5
 8003fb0:	f000 f80c 	bl	8003fcc <__swsetup_r>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d0cb      	beq.n	8003f50 <__swbuf_r+0x28>
 8003fb8:	f04f 37ff 	mov.w	r7, #4294967295
 8003fbc:	e7ea      	b.n	8003f94 <__swbuf_r+0x6c>
 8003fbe:	bf00      	nop
 8003fc0:	08004ab4 	.word	0x08004ab4
 8003fc4:	08004ad4 	.word	0x08004ad4
 8003fc8:	08004a94 	.word	0x08004a94

08003fcc <__swsetup_r>:
 8003fcc:	4b32      	ldr	r3, [pc, #200]	; (8004098 <__swsetup_r+0xcc>)
 8003fce:	b570      	push	{r4, r5, r6, lr}
 8003fd0:	681d      	ldr	r5, [r3, #0]
 8003fd2:	4606      	mov	r6, r0
 8003fd4:	460c      	mov	r4, r1
 8003fd6:	b125      	cbz	r5, 8003fe2 <__swsetup_r+0x16>
 8003fd8:	69ab      	ldr	r3, [r5, #24]
 8003fda:	b913      	cbnz	r3, 8003fe2 <__swsetup_r+0x16>
 8003fdc:	4628      	mov	r0, r5
 8003fde:	f000 f985 	bl	80042ec <__sinit>
 8003fe2:	4b2e      	ldr	r3, [pc, #184]	; (800409c <__swsetup_r+0xd0>)
 8003fe4:	429c      	cmp	r4, r3
 8003fe6:	d10f      	bne.n	8004008 <__swsetup_r+0x3c>
 8003fe8:	686c      	ldr	r4, [r5, #4]
 8003fea:	89a3      	ldrh	r3, [r4, #12]
 8003fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ff0:	0719      	lsls	r1, r3, #28
 8003ff2:	d42c      	bmi.n	800404e <__swsetup_r+0x82>
 8003ff4:	06dd      	lsls	r5, r3, #27
 8003ff6:	d411      	bmi.n	800401c <__swsetup_r+0x50>
 8003ff8:	2309      	movs	r3, #9
 8003ffa:	6033      	str	r3, [r6, #0]
 8003ffc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004000:	81a3      	strh	r3, [r4, #12]
 8004002:	f04f 30ff 	mov.w	r0, #4294967295
 8004006:	e03e      	b.n	8004086 <__swsetup_r+0xba>
 8004008:	4b25      	ldr	r3, [pc, #148]	; (80040a0 <__swsetup_r+0xd4>)
 800400a:	429c      	cmp	r4, r3
 800400c:	d101      	bne.n	8004012 <__swsetup_r+0x46>
 800400e:	68ac      	ldr	r4, [r5, #8]
 8004010:	e7eb      	b.n	8003fea <__swsetup_r+0x1e>
 8004012:	4b24      	ldr	r3, [pc, #144]	; (80040a4 <__swsetup_r+0xd8>)
 8004014:	429c      	cmp	r4, r3
 8004016:	bf08      	it	eq
 8004018:	68ec      	ldreq	r4, [r5, #12]
 800401a:	e7e6      	b.n	8003fea <__swsetup_r+0x1e>
 800401c:	0758      	lsls	r0, r3, #29
 800401e:	d512      	bpl.n	8004046 <__swsetup_r+0x7a>
 8004020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004022:	b141      	cbz	r1, 8004036 <__swsetup_r+0x6a>
 8004024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004028:	4299      	cmp	r1, r3
 800402a:	d002      	beq.n	8004032 <__swsetup_r+0x66>
 800402c:	4630      	mov	r0, r6
 800402e:	f000 fa63 	bl	80044f8 <_free_r>
 8004032:	2300      	movs	r3, #0
 8004034:	6363      	str	r3, [r4, #52]	; 0x34
 8004036:	89a3      	ldrh	r3, [r4, #12]
 8004038:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800403c:	81a3      	strh	r3, [r4, #12]
 800403e:	2300      	movs	r3, #0
 8004040:	6063      	str	r3, [r4, #4]
 8004042:	6923      	ldr	r3, [r4, #16]
 8004044:	6023      	str	r3, [r4, #0]
 8004046:	89a3      	ldrh	r3, [r4, #12]
 8004048:	f043 0308 	orr.w	r3, r3, #8
 800404c:	81a3      	strh	r3, [r4, #12]
 800404e:	6923      	ldr	r3, [r4, #16]
 8004050:	b94b      	cbnz	r3, 8004066 <__swsetup_r+0x9a>
 8004052:	89a3      	ldrh	r3, [r4, #12]
 8004054:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800405c:	d003      	beq.n	8004066 <__swsetup_r+0x9a>
 800405e:	4621      	mov	r1, r4
 8004060:	4630      	mov	r0, r6
 8004062:	f000 fa09 	bl	8004478 <__smakebuf_r>
 8004066:	89a0      	ldrh	r0, [r4, #12]
 8004068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800406c:	f010 0301 	ands.w	r3, r0, #1
 8004070:	d00a      	beq.n	8004088 <__swsetup_r+0xbc>
 8004072:	2300      	movs	r3, #0
 8004074:	60a3      	str	r3, [r4, #8]
 8004076:	6963      	ldr	r3, [r4, #20]
 8004078:	425b      	negs	r3, r3
 800407a:	61a3      	str	r3, [r4, #24]
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	b943      	cbnz	r3, 8004092 <__swsetup_r+0xc6>
 8004080:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004084:	d1ba      	bne.n	8003ffc <__swsetup_r+0x30>
 8004086:	bd70      	pop	{r4, r5, r6, pc}
 8004088:	0781      	lsls	r1, r0, #30
 800408a:	bf58      	it	pl
 800408c:	6963      	ldrpl	r3, [r4, #20]
 800408e:	60a3      	str	r3, [r4, #8]
 8004090:	e7f4      	b.n	800407c <__swsetup_r+0xb0>
 8004092:	2000      	movs	r0, #0
 8004094:	e7f7      	b.n	8004086 <__swsetup_r+0xba>
 8004096:	bf00      	nop
 8004098:	20000014 	.word	0x20000014
 800409c:	08004ab4 	.word	0x08004ab4
 80040a0:	08004ad4 	.word	0x08004ad4
 80040a4:	08004a94 	.word	0x08004a94

080040a8 <abort>:
 80040a8:	b508      	push	{r3, lr}
 80040aa:	2006      	movs	r0, #6
 80040ac:	f000 fb3c 	bl	8004728 <raise>
 80040b0:	2001      	movs	r0, #1
 80040b2:	f7fc fcd1 	bl	8000a58 <_exit>
	...

080040b8 <__sflush_r>:
 80040b8:	898a      	ldrh	r2, [r1, #12]
 80040ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040be:	4605      	mov	r5, r0
 80040c0:	0710      	lsls	r0, r2, #28
 80040c2:	460c      	mov	r4, r1
 80040c4:	d458      	bmi.n	8004178 <__sflush_r+0xc0>
 80040c6:	684b      	ldr	r3, [r1, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	dc05      	bgt.n	80040d8 <__sflush_r+0x20>
 80040cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	dc02      	bgt.n	80040d8 <__sflush_r+0x20>
 80040d2:	2000      	movs	r0, #0
 80040d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040da:	2e00      	cmp	r6, #0
 80040dc:	d0f9      	beq.n	80040d2 <__sflush_r+0x1a>
 80040de:	2300      	movs	r3, #0
 80040e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80040e4:	682f      	ldr	r7, [r5, #0]
 80040e6:	602b      	str	r3, [r5, #0]
 80040e8:	d032      	beq.n	8004150 <__sflush_r+0x98>
 80040ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80040ec:	89a3      	ldrh	r3, [r4, #12]
 80040ee:	075a      	lsls	r2, r3, #29
 80040f0:	d505      	bpl.n	80040fe <__sflush_r+0x46>
 80040f2:	6863      	ldr	r3, [r4, #4]
 80040f4:	1ac0      	subs	r0, r0, r3
 80040f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040f8:	b10b      	cbz	r3, 80040fe <__sflush_r+0x46>
 80040fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040fc:	1ac0      	subs	r0, r0, r3
 80040fe:	2300      	movs	r3, #0
 8004100:	4602      	mov	r2, r0
 8004102:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004104:	6a21      	ldr	r1, [r4, #32]
 8004106:	4628      	mov	r0, r5
 8004108:	47b0      	blx	r6
 800410a:	1c43      	adds	r3, r0, #1
 800410c:	89a3      	ldrh	r3, [r4, #12]
 800410e:	d106      	bne.n	800411e <__sflush_r+0x66>
 8004110:	6829      	ldr	r1, [r5, #0]
 8004112:	291d      	cmp	r1, #29
 8004114:	d82c      	bhi.n	8004170 <__sflush_r+0xb8>
 8004116:	4a2a      	ldr	r2, [pc, #168]	; (80041c0 <__sflush_r+0x108>)
 8004118:	40ca      	lsrs	r2, r1
 800411a:	07d6      	lsls	r6, r2, #31
 800411c:	d528      	bpl.n	8004170 <__sflush_r+0xb8>
 800411e:	2200      	movs	r2, #0
 8004120:	6062      	str	r2, [r4, #4]
 8004122:	04d9      	lsls	r1, r3, #19
 8004124:	6922      	ldr	r2, [r4, #16]
 8004126:	6022      	str	r2, [r4, #0]
 8004128:	d504      	bpl.n	8004134 <__sflush_r+0x7c>
 800412a:	1c42      	adds	r2, r0, #1
 800412c:	d101      	bne.n	8004132 <__sflush_r+0x7a>
 800412e:	682b      	ldr	r3, [r5, #0]
 8004130:	b903      	cbnz	r3, 8004134 <__sflush_r+0x7c>
 8004132:	6560      	str	r0, [r4, #84]	; 0x54
 8004134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004136:	602f      	str	r7, [r5, #0]
 8004138:	2900      	cmp	r1, #0
 800413a:	d0ca      	beq.n	80040d2 <__sflush_r+0x1a>
 800413c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004140:	4299      	cmp	r1, r3
 8004142:	d002      	beq.n	800414a <__sflush_r+0x92>
 8004144:	4628      	mov	r0, r5
 8004146:	f000 f9d7 	bl	80044f8 <_free_r>
 800414a:	2000      	movs	r0, #0
 800414c:	6360      	str	r0, [r4, #52]	; 0x34
 800414e:	e7c1      	b.n	80040d4 <__sflush_r+0x1c>
 8004150:	6a21      	ldr	r1, [r4, #32]
 8004152:	2301      	movs	r3, #1
 8004154:	4628      	mov	r0, r5
 8004156:	47b0      	blx	r6
 8004158:	1c41      	adds	r1, r0, #1
 800415a:	d1c7      	bne.n	80040ec <__sflush_r+0x34>
 800415c:	682b      	ldr	r3, [r5, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0c4      	beq.n	80040ec <__sflush_r+0x34>
 8004162:	2b1d      	cmp	r3, #29
 8004164:	d001      	beq.n	800416a <__sflush_r+0xb2>
 8004166:	2b16      	cmp	r3, #22
 8004168:	d101      	bne.n	800416e <__sflush_r+0xb6>
 800416a:	602f      	str	r7, [r5, #0]
 800416c:	e7b1      	b.n	80040d2 <__sflush_r+0x1a>
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004174:	81a3      	strh	r3, [r4, #12]
 8004176:	e7ad      	b.n	80040d4 <__sflush_r+0x1c>
 8004178:	690f      	ldr	r7, [r1, #16]
 800417a:	2f00      	cmp	r7, #0
 800417c:	d0a9      	beq.n	80040d2 <__sflush_r+0x1a>
 800417e:	0793      	lsls	r3, r2, #30
 8004180:	680e      	ldr	r6, [r1, #0]
 8004182:	bf08      	it	eq
 8004184:	694b      	ldreq	r3, [r1, #20]
 8004186:	600f      	str	r7, [r1, #0]
 8004188:	bf18      	it	ne
 800418a:	2300      	movne	r3, #0
 800418c:	eba6 0807 	sub.w	r8, r6, r7
 8004190:	608b      	str	r3, [r1, #8]
 8004192:	f1b8 0f00 	cmp.w	r8, #0
 8004196:	dd9c      	ble.n	80040d2 <__sflush_r+0x1a>
 8004198:	6a21      	ldr	r1, [r4, #32]
 800419a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800419c:	4643      	mov	r3, r8
 800419e:	463a      	mov	r2, r7
 80041a0:	4628      	mov	r0, r5
 80041a2:	47b0      	blx	r6
 80041a4:	2800      	cmp	r0, #0
 80041a6:	dc06      	bgt.n	80041b6 <__sflush_r+0xfe>
 80041a8:	89a3      	ldrh	r3, [r4, #12]
 80041aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ae:	81a3      	strh	r3, [r4, #12]
 80041b0:	f04f 30ff 	mov.w	r0, #4294967295
 80041b4:	e78e      	b.n	80040d4 <__sflush_r+0x1c>
 80041b6:	4407      	add	r7, r0
 80041b8:	eba8 0800 	sub.w	r8, r8, r0
 80041bc:	e7e9      	b.n	8004192 <__sflush_r+0xda>
 80041be:	bf00      	nop
 80041c0:	20400001 	.word	0x20400001

080041c4 <_fflush_r>:
 80041c4:	b538      	push	{r3, r4, r5, lr}
 80041c6:	690b      	ldr	r3, [r1, #16]
 80041c8:	4605      	mov	r5, r0
 80041ca:	460c      	mov	r4, r1
 80041cc:	b913      	cbnz	r3, 80041d4 <_fflush_r+0x10>
 80041ce:	2500      	movs	r5, #0
 80041d0:	4628      	mov	r0, r5
 80041d2:	bd38      	pop	{r3, r4, r5, pc}
 80041d4:	b118      	cbz	r0, 80041de <_fflush_r+0x1a>
 80041d6:	6983      	ldr	r3, [r0, #24]
 80041d8:	b90b      	cbnz	r3, 80041de <_fflush_r+0x1a>
 80041da:	f000 f887 	bl	80042ec <__sinit>
 80041de:	4b14      	ldr	r3, [pc, #80]	; (8004230 <_fflush_r+0x6c>)
 80041e0:	429c      	cmp	r4, r3
 80041e2:	d11b      	bne.n	800421c <_fflush_r+0x58>
 80041e4:	686c      	ldr	r4, [r5, #4]
 80041e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0ef      	beq.n	80041ce <_fflush_r+0xa>
 80041ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80041f0:	07d0      	lsls	r0, r2, #31
 80041f2:	d404      	bmi.n	80041fe <_fflush_r+0x3a>
 80041f4:	0599      	lsls	r1, r3, #22
 80041f6:	d402      	bmi.n	80041fe <_fflush_r+0x3a>
 80041f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041fa:	f000 f915 	bl	8004428 <__retarget_lock_acquire_recursive>
 80041fe:	4628      	mov	r0, r5
 8004200:	4621      	mov	r1, r4
 8004202:	f7ff ff59 	bl	80040b8 <__sflush_r>
 8004206:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004208:	07da      	lsls	r2, r3, #31
 800420a:	4605      	mov	r5, r0
 800420c:	d4e0      	bmi.n	80041d0 <_fflush_r+0xc>
 800420e:	89a3      	ldrh	r3, [r4, #12]
 8004210:	059b      	lsls	r3, r3, #22
 8004212:	d4dd      	bmi.n	80041d0 <_fflush_r+0xc>
 8004214:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004216:	f000 f908 	bl	800442a <__retarget_lock_release_recursive>
 800421a:	e7d9      	b.n	80041d0 <_fflush_r+0xc>
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <_fflush_r+0x70>)
 800421e:	429c      	cmp	r4, r3
 8004220:	d101      	bne.n	8004226 <_fflush_r+0x62>
 8004222:	68ac      	ldr	r4, [r5, #8]
 8004224:	e7df      	b.n	80041e6 <_fflush_r+0x22>
 8004226:	4b04      	ldr	r3, [pc, #16]	; (8004238 <_fflush_r+0x74>)
 8004228:	429c      	cmp	r4, r3
 800422a:	bf08      	it	eq
 800422c:	68ec      	ldreq	r4, [r5, #12]
 800422e:	e7da      	b.n	80041e6 <_fflush_r+0x22>
 8004230:	08004ab4 	.word	0x08004ab4
 8004234:	08004ad4 	.word	0x08004ad4
 8004238:	08004a94 	.word	0x08004a94

0800423c <std>:
 800423c:	2300      	movs	r3, #0
 800423e:	b510      	push	{r4, lr}
 8004240:	4604      	mov	r4, r0
 8004242:	e9c0 3300 	strd	r3, r3, [r0]
 8004246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800424a:	6083      	str	r3, [r0, #8]
 800424c:	8181      	strh	r1, [r0, #12]
 800424e:	6643      	str	r3, [r0, #100]	; 0x64
 8004250:	81c2      	strh	r2, [r0, #14]
 8004252:	6183      	str	r3, [r0, #24]
 8004254:	4619      	mov	r1, r3
 8004256:	2208      	movs	r2, #8
 8004258:	305c      	adds	r0, #92	; 0x5c
 800425a:	f7ff fb6f 	bl	800393c <memset>
 800425e:	4b05      	ldr	r3, [pc, #20]	; (8004274 <std+0x38>)
 8004260:	6263      	str	r3, [r4, #36]	; 0x24
 8004262:	4b05      	ldr	r3, [pc, #20]	; (8004278 <std+0x3c>)
 8004264:	62a3      	str	r3, [r4, #40]	; 0x28
 8004266:	4b05      	ldr	r3, [pc, #20]	; (800427c <std+0x40>)
 8004268:	62e3      	str	r3, [r4, #44]	; 0x2c
 800426a:	4b05      	ldr	r3, [pc, #20]	; (8004280 <std+0x44>)
 800426c:	6224      	str	r4, [r4, #32]
 800426e:	6323      	str	r3, [r4, #48]	; 0x30
 8004270:	bd10      	pop	{r4, pc}
 8004272:	bf00      	nop
 8004274:	08004761 	.word	0x08004761
 8004278:	08004783 	.word	0x08004783
 800427c:	080047bb 	.word	0x080047bb
 8004280:	080047df 	.word	0x080047df

08004284 <_cleanup_r>:
 8004284:	4901      	ldr	r1, [pc, #4]	; (800428c <_cleanup_r+0x8>)
 8004286:	f000 b8af 	b.w	80043e8 <_fwalk_reent>
 800428a:	bf00      	nop
 800428c:	080041c5 	.word	0x080041c5

08004290 <__sfmoreglue>:
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	2268      	movs	r2, #104	; 0x68
 8004294:	1e4d      	subs	r5, r1, #1
 8004296:	4355      	muls	r5, r2
 8004298:	460e      	mov	r6, r1
 800429a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800429e:	f000 f997 	bl	80045d0 <_malloc_r>
 80042a2:	4604      	mov	r4, r0
 80042a4:	b140      	cbz	r0, 80042b8 <__sfmoreglue+0x28>
 80042a6:	2100      	movs	r1, #0
 80042a8:	e9c0 1600 	strd	r1, r6, [r0]
 80042ac:	300c      	adds	r0, #12
 80042ae:	60a0      	str	r0, [r4, #8]
 80042b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042b4:	f7ff fb42 	bl	800393c <memset>
 80042b8:	4620      	mov	r0, r4
 80042ba:	bd70      	pop	{r4, r5, r6, pc}

080042bc <__sfp_lock_acquire>:
 80042bc:	4801      	ldr	r0, [pc, #4]	; (80042c4 <__sfp_lock_acquire+0x8>)
 80042be:	f000 b8b3 	b.w	8004428 <__retarget_lock_acquire_recursive>
 80042c2:	bf00      	nop
 80042c4:	200005fd 	.word	0x200005fd

080042c8 <__sfp_lock_release>:
 80042c8:	4801      	ldr	r0, [pc, #4]	; (80042d0 <__sfp_lock_release+0x8>)
 80042ca:	f000 b8ae 	b.w	800442a <__retarget_lock_release_recursive>
 80042ce:	bf00      	nop
 80042d0:	200005fd 	.word	0x200005fd

080042d4 <__sinit_lock_acquire>:
 80042d4:	4801      	ldr	r0, [pc, #4]	; (80042dc <__sinit_lock_acquire+0x8>)
 80042d6:	f000 b8a7 	b.w	8004428 <__retarget_lock_acquire_recursive>
 80042da:	bf00      	nop
 80042dc:	200005fe 	.word	0x200005fe

080042e0 <__sinit_lock_release>:
 80042e0:	4801      	ldr	r0, [pc, #4]	; (80042e8 <__sinit_lock_release+0x8>)
 80042e2:	f000 b8a2 	b.w	800442a <__retarget_lock_release_recursive>
 80042e6:	bf00      	nop
 80042e8:	200005fe 	.word	0x200005fe

080042ec <__sinit>:
 80042ec:	b510      	push	{r4, lr}
 80042ee:	4604      	mov	r4, r0
 80042f0:	f7ff fff0 	bl	80042d4 <__sinit_lock_acquire>
 80042f4:	69a3      	ldr	r3, [r4, #24]
 80042f6:	b11b      	cbz	r3, 8004300 <__sinit+0x14>
 80042f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042fc:	f7ff bff0 	b.w	80042e0 <__sinit_lock_release>
 8004300:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004304:	6523      	str	r3, [r4, #80]	; 0x50
 8004306:	4b13      	ldr	r3, [pc, #76]	; (8004354 <__sinit+0x68>)
 8004308:	4a13      	ldr	r2, [pc, #76]	; (8004358 <__sinit+0x6c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	62a2      	str	r2, [r4, #40]	; 0x28
 800430e:	42a3      	cmp	r3, r4
 8004310:	bf04      	itt	eq
 8004312:	2301      	moveq	r3, #1
 8004314:	61a3      	streq	r3, [r4, #24]
 8004316:	4620      	mov	r0, r4
 8004318:	f000 f820 	bl	800435c <__sfp>
 800431c:	6060      	str	r0, [r4, #4]
 800431e:	4620      	mov	r0, r4
 8004320:	f000 f81c 	bl	800435c <__sfp>
 8004324:	60a0      	str	r0, [r4, #8]
 8004326:	4620      	mov	r0, r4
 8004328:	f000 f818 	bl	800435c <__sfp>
 800432c:	2200      	movs	r2, #0
 800432e:	60e0      	str	r0, [r4, #12]
 8004330:	2104      	movs	r1, #4
 8004332:	6860      	ldr	r0, [r4, #4]
 8004334:	f7ff ff82 	bl	800423c <std>
 8004338:	68a0      	ldr	r0, [r4, #8]
 800433a:	2201      	movs	r2, #1
 800433c:	2109      	movs	r1, #9
 800433e:	f7ff ff7d 	bl	800423c <std>
 8004342:	68e0      	ldr	r0, [r4, #12]
 8004344:	2202      	movs	r2, #2
 8004346:	2112      	movs	r1, #18
 8004348:	f7ff ff78 	bl	800423c <std>
 800434c:	2301      	movs	r3, #1
 800434e:	61a3      	str	r3, [r4, #24]
 8004350:	e7d2      	b.n	80042f8 <__sinit+0xc>
 8004352:	bf00      	nop
 8004354:	08004a5c 	.word	0x08004a5c
 8004358:	08004285 	.word	0x08004285

0800435c <__sfp>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	4607      	mov	r7, r0
 8004360:	f7ff ffac 	bl	80042bc <__sfp_lock_acquire>
 8004364:	4b1e      	ldr	r3, [pc, #120]	; (80043e0 <__sfp+0x84>)
 8004366:	681e      	ldr	r6, [r3, #0]
 8004368:	69b3      	ldr	r3, [r6, #24]
 800436a:	b913      	cbnz	r3, 8004372 <__sfp+0x16>
 800436c:	4630      	mov	r0, r6
 800436e:	f7ff ffbd 	bl	80042ec <__sinit>
 8004372:	3648      	adds	r6, #72	; 0x48
 8004374:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004378:	3b01      	subs	r3, #1
 800437a:	d503      	bpl.n	8004384 <__sfp+0x28>
 800437c:	6833      	ldr	r3, [r6, #0]
 800437e:	b30b      	cbz	r3, 80043c4 <__sfp+0x68>
 8004380:	6836      	ldr	r6, [r6, #0]
 8004382:	e7f7      	b.n	8004374 <__sfp+0x18>
 8004384:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004388:	b9d5      	cbnz	r5, 80043c0 <__sfp+0x64>
 800438a:	4b16      	ldr	r3, [pc, #88]	; (80043e4 <__sfp+0x88>)
 800438c:	60e3      	str	r3, [r4, #12]
 800438e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004392:	6665      	str	r5, [r4, #100]	; 0x64
 8004394:	f000 f847 	bl	8004426 <__retarget_lock_init_recursive>
 8004398:	f7ff ff96 	bl	80042c8 <__sfp_lock_release>
 800439c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80043a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80043a4:	6025      	str	r5, [r4, #0]
 80043a6:	61a5      	str	r5, [r4, #24]
 80043a8:	2208      	movs	r2, #8
 80043aa:	4629      	mov	r1, r5
 80043ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043b0:	f7ff fac4 	bl	800393c <memset>
 80043b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80043b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80043bc:	4620      	mov	r0, r4
 80043be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043c0:	3468      	adds	r4, #104	; 0x68
 80043c2:	e7d9      	b.n	8004378 <__sfp+0x1c>
 80043c4:	2104      	movs	r1, #4
 80043c6:	4638      	mov	r0, r7
 80043c8:	f7ff ff62 	bl	8004290 <__sfmoreglue>
 80043cc:	4604      	mov	r4, r0
 80043ce:	6030      	str	r0, [r6, #0]
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d1d5      	bne.n	8004380 <__sfp+0x24>
 80043d4:	f7ff ff78 	bl	80042c8 <__sfp_lock_release>
 80043d8:	230c      	movs	r3, #12
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	e7ee      	b.n	80043bc <__sfp+0x60>
 80043de:	bf00      	nop
 80043e0:	08004a5c 	.word	0x08004a5c
 80043e4:	ffff0001 	.word	0xffff0001

080043e8 <_fwalk_reent>:
 80043e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043ec:	4606      	mov	r6, r0
 80043ee:	4688      	mov	r8, r1
 80043f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043f4:	2700      	movs	r7, #0
 80043f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80043fa:	f1b9 0901 	subs.w	r9, r9, #1
 80043fe:	d505      	bpl.n	800440c <_fwalk_reent+0x24>
 8004400:	6824      	ldr	r4, [r4, #0]
 8004402:	2c00      	cmp	r4, #0
 8004404:	d1f7      	bne.n	80043f6 <_fwalk_reent+0xe>
 8004406:	4638      	mov	r0, r7
 8004408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800440c:	89ab      	ldrh	r3, [r5, #12]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d907      	bls.n	8004422 <_fwalk_reent+0x3a>
 8004412:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004416:	3301      	adds	r3, #1
 8004418:	d003      	beq.n	8004422 <_fwalk_reent+0x3a>
 800441a:	4629      	mov	r1, r5
 800441c:	4630      	mov	r0, r6
 800441e:	47c0      	blx	r8
 8004420:	4307      	orrs	r7, r0
 8004422:	3568      	adds	r5, #104	; 0x68
 8004424:	e7e9      	b.n	80043fa <_fwalk_reent+0x12>

08004426 <__retarget_lock_init_recursive>:
 8004426:	4770      	bx	lr

08004428 <__retarget_lock_acquire_recursive>:
 8004428:	4770      	bx	lr

0800442a <__retarget_lock_release_recursive>:
 800442a:	4770      	bx	lr

0800442c <__swhatbuf_r>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	460e      	mov	r6, r1
 8004430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004434:	2900      	cmp	r1, #0
 8004436:	b096      	sub	sp, #88	; 0x58
 8004438:	4614      	mov	r4, r2
 800443a:	461d      	mov	r5, r3
 800443c:	da08      	bge.n	8004450 <__swhatbuf_r+0x24>
 800443e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	602a      	str	r2, [r5, #0]
 8004446:	061a      	lsls	r2, r3, #24
 8004448:	d410      	bmi.n	800446c <__swhatbuf_r+0x40>
 800444a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800444e:	e00e      	b.n	800446e <__swhatbuf_r+0x42>
 8004450:	466a      	mov	r2, sp
 8004452:	f000 f9eb 	bl	800482c <_fstat_r>
 8004456:	2800      	cmp	r0, #0
 8004458:	dbf1      	blt.n	800443e <__swhatbuf_r+0x12>
 800445a:	9a01      	ldr	r2, [sp, #4]
 800445c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004460:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004464:	425a      	negs	r2, r3
 8004466:	415a      	adcs	r2, r3
 8004468:	602a      	str	r2, [r5, #0]
 800446a:	e7ee      	b.n	800444a <__swhatbuf_r+0x1e>
 800446c:	2340      	movs	r3, #64	; 0x40
 800446e:	2000      	movs	r0, #0
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	b016      	add	sp, #88	; 0x58
 8004474:	bd70      	pop	{r4, r5, r6, pc}
	...

08004478 <__smakebuf_r>:
 8004478:	898b      	ldrh	r3, [r1, #12]
 800447a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800447c:	079d      	lsls	r5, r3, #30
 800447e:	4606      	mov	r6, r0
 8004480:	460c      	mov	r4, r1
 8004482:	d507      	bpl.n	8004494 <__smakebuf_r+0x1c>
 8004484:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	6123      	str	r3, [r4, #16]
 800448c:	2301      	movs	r3, #1
 800448e:	6163      	str	r3, [r4, #20]
 8004490:	b002      	add	sp, #8
 8004492:	bd70      	pop	{r4, r5, r6, pc}
 8004494:	ab01      	add	r3, sp, #4
 8004496:	466a      	mov	r2, sp
 8004498:	f7ff ffc8 	bl	800442c <__swhatbuf_r>
 800449c:	9900      	ldr	r1, [sp, #0]
 800449e:	4605      	mov	r5, r0
 80044a0:	4630      	mov	r0, r6
 80044a2:	f000 f895 	bl	80045d0 <_malloc_r>
 80044a6:	b948      	cbnz	r0, 80044bc <__smakebuf_r+0x44>
 80044a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ac:	059a      	lsls	r2, r3, #22
 80044ae:	d4ef      	bmi.n	8004490 <__smakebuf_r+0x18>
 80044b0:	f023 0303 	bic.w	r3, r3, #3
 80044b4:	f043 0302 	orr.w	r3, r3, #2
 80044b8:	81a3      	strh	r3, [r4, #12]
 80044ba:	e7e3      	b.n	8004484 <__smakebuf_r+0xc>
 80044bc:	4b0d      	ldr	r3, [pc, #52]	; (80044f4 <__smakebuf_r+0x7c>)
 80044be:	62b3      	str	r3, [r6, #40]	; 0x28
 80044c0:	89a3      	ldrh	r3, [r4, #12]
 80044c2:	6020      	str	r0, [r4, #0]
 80044c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044c8:	81a3      	strh	r3, [r4, #12]
 80044ca:	9b00      	ldr	r3, [sp, #0]
 80044cc:	6163      	str	r3, [r4, #20]
 80044ce:	9b01      	ldr	r3, [sp, #4]
 80044d0:	6120      	str	r0, [r4, #16]
 80044d2:	b15b      	cbz	r3, 80044ec <__smakebuf_r+0x74>
 80044d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044d8:	4630      	mov	r0, r6
 80044da:	f000 f9b9 	bl	8004850 <_isatty_r>
 80044de:	b128      	cbz	r0, 80044ec <__smakebuf_r+0x74>
 80044e0:	89a3      	ldrh	r3, [r4, #12]
 80044e2:	f023 0303 	bic.w	r3, r3, #3
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	81a3      	strh	r3, [r4, #12]
 80044ec:	89a0      	ldrh	r0, [r4, #12]
 80044ee:	4305      	orrs	r5, r0
 80044f0:	81a5      	strh	r5, [r4, #12]
 80044f2:	e7cd      	b.n	8004490 <__smakebuf_r+0x18>
 80044f4:	08004285 	.word	0x08004285

080044f8 <_free_r>:
 80044f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80044fa:	2900      	cmp	r1, #0
 80044fc:	d044      	beq.n	8004588 <_free_r+0x90>
 80044fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004502:	9001      	str	r0, [sp, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	f1a1 0404 	sub.w	r4, r1, #4
 800450a:	bfb8      	it	lt
 800450c:	18e4      	addlt	r4, r4, r3
 800450e:	f000 f9c1 	bl	8004894 <__malloc_lock>
 8004512:	4a1e      	ldr	r2, [pc, #120]	; (800458c <_free_r+0x94>)
 8004514:	9801      	ldr	r0, [sp, #4]
 8004516:	6813      	ldr	r3, [r2, #0]
 8004518:	b933      	cbnz	r3, 8004528 <_free_r+0x30>
 800451a:	6063      	str	r3, [r4, #4]
 800451c:	6014      	str	r4, [r2, #0]
 800451e:	b003      	add	sp, #12
 8004520:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004524:	f000 b9bc 	b.w	80048a0 <__malloc_unlock>
 8004528:	42a3      	cmp	r3, r4
 800452a:	d908      	bls.n	800453e <_free_r+0x46>
 800452c:	6825      	ldr	r5, [r4, #0]
 800452e:	1961      	adds	r1, r4, r5
 8004530:	428b      	cmp	r3, r1
 8004532:	bf01      	itttt	eq
 8004534:	6819      	ldreq	r1, [r3, #0]
 8004536:	685b      	ldreq	r3, [r3, #4]
 8004538:	1949      	addeq	r1, r1, r5
 800453a:	6021      	streq	r1, [r4, #0]
 800453c:	e7ed      	b.n	800451a <_free_r+0x22>
 800453e:	461a      	mov	r2, r3
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	b10b      	cbz	r3, 8004548 <_free_r+0x50>
 8004544:	42a3      	cmp	r3, r4
 8004546:	d9fa      	bls.n	800453e <_free_r+0x46>
 8004548:	6811      	ldr	r1, [r2, #0]
 800454a:	1855      	adds	r5, r2, r1
 800454c:	42a5      	cmp	r5, r4
 800454e:	d10b      	bne.n	8004568 <_free_r+0x70>
 8004550:	6824      	ldr	r4, [r4, #0]
 8004552:	4421      	add	r1, r4
 8004554:	1854      	adds	r4, r2, r1
 8004556:	42a3      	cmp	r3, r4
 8004558:	6011      	str	r1, [r2, #0]
 800455a:	d1e0      	bne.n	800451e <_free_r+0x26>
 800455c:	681c      	ldr	r4, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	6053      	str	r3, [r2, #4]
 8004562:	4421      	add	r1, r4
 8004564:	6011      	str	r1, [r2, #0]
 8004566:	e7da      	b.n	800451e <_free_r+0x26>
 8004568:	d902      	bls.n	8004570 <_free_r+0x78>
 800456a:	230c      	movs	r3, #12
 800456c:	6003      	str	r3, [r0, #0]
 800456e:	e7d6      	b.n	800451e <_free_r+0x26>
 8004570:	6825      	ldr	r5, [r4, #0]
 8004572:	1961      	adds	r1, r4, r5
 8004574:	428b      	cmp	r3, r1
 8004576:	bf04      	itt	eq
 8004578:	6819      	ldreq	r1, [r3, #0]
 800457a:	685b      	ldreq	r3, [r3, #4]
 800457c:	6063      	str	r3, [r4, #4]
 800457e:	bf04      	itt	eq
 8004580:	1949      	addeq	r1, r1, r5
 8004582:	6021      	streq	r1, [r4, #0]
 8004584:	6054      	str	r4, [r2, #4]
 8004586:	e7ca      	b.n	800451e <_free_r+0x26>
 8004588:	b003      	add	sp, #12
 800458a:	bd30      	pop	{r4, r5, pc}
 800458c:	20000600 	.word	0x20000600

08004590 <sbrk_aligned>:
 8004590:	b570      	push	{r4, r5, r6, lr}
 8004592:	4e0e      	ldr	r6, [pc, #56]	; (80045cc <sbrk_aligned+0x3c>)
 8004594:	460c      	mov	r4, r1
 8004596:	6831      	ldr	r1, [r6, #0]
 8004598:	4605      	mov	r5, r0
 800459a:	b911      	cbnz	r1, 80045a2 <sbrk_aligned+0x12>
 800459c:	f000 f88c 	bl	80046b8 <_sbrk_r>
 80045a0:	6030      	str	r0, [r6, #0]
 80045a2:	4621      	mov	r1, r4
 80045a4:	4628      	mov	r0, r5
 80045a6:	f000 f887 	bl	80046b8 <_sbrk_r>
 80045aa:	1c43      	adds	r3, r0, #1
 80045ac:	d00a      	beq.n	80045c4 <sbrk_aligned+0x34>
 80045ae:	1cc4      	adds	r4, r0, #3
 80045b0:	f024 0403 	bic.w	r4, r4, #3
 80045b4:	42a0      	cmp	r0, r4
 80045b6:	d007      	beq.n	80045c8 <sbrk_aligned+0x38>
 80045b8:	1a21      	subs	r1, r4, r0
 80045ba:	4628      	mov	r0, r5
 80045bc:	f000 f87c 	bl	80046b8 <_sbrk_r>
 80045c0:	3001      	adds	r0, #1
 80045c2:	d101      	bne.n	80045c8 <sbrk_aligned+0x38>
 80045c4:	f04f 34ff 	mov.w	r4, #4294967295
 80045c8:	4620      	mov	r0, r4
 80045ca:	bd70      	pop	{r4, r5, r6, pc}
 80045cc:	20000604 	.word	0x20000604

080045d0 <_malloc_r>:
 80045d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045d4:	1ccd      	adds	r5, r1, #3
 80045d6:	f025 0503 	bic.w	r5, r5, #3
 80045da:	3508      	adds	r5, #8
 80045dc:	2d0c      	cmp	r5, #12
 80045de:	bf38      	it	cc
 80045e0:	250c      	movcc	r5, #12
 80045e2:	2d00      	cmp	r5, #0
 80045e4:	4607      	mov	r7, r0
 80045e6:	db01      	blt.n	80045ec <_malloc_r+0x1c>
 80045e8:	42a9      	cmp	r1, r5
 80045ea:	d905      	bls.n	80045f8 <_malloc_r+0x28>
 80045ec:	230c      	movs	r3, #12
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	2600      	movs	r6, #0
 80045f2:	4630      	mov	r0, r6
 80045f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f8:	4e2e      	ldr	r6, [pc, #184]	; (80046b4 <_malloc_r+0xe4>)
 80045fa:	f000 f94b 	bl	8004894 <__malloc_lock>
 80045fe:	6833      	ldr	r3, [r6, #0]
 8004600:	461c      	mov	r4, r3
 8004602:	bb34      	cbnz	r4, 8004652 <_malloc_r+0x82>
 8004604:	4629      	mov	r1, r5
 8004606:	4638      	mov	r0, r7
 8004608:	f7ff ffc2 	bl	8004590 <sbrk_aligned>
 800460c:	1c43      	adds	r3, r0, #1
 800460e:	4604      	mov	r4, r0
 8004610:	d14d      	bne.n	80046ae <_malloc_r+0xde>
 8004612:	6834      	ldr	r4, [r6, #0]
 8004614:	4626      	mov	r6, r4
 8004616:	2e00      	cmp	r6, #0
 8004618:	d140      	bne.n	800469c <_malloc_r+0xcc>
 800461a:	6823      	ldr	r3, [r4, #0]
 800461c:	4631      	mov	r1, r6
 800461e:	4638      	mov	r0, r7
 8004620:	eb04 0803 	add.w	r8, r4, r3
 8004624:	f000 f848 	bl	80046b8 <_sbrk_r>
 8004628:	4580      	cmp	r8, r0
 800462a:	d13a      	bne.n	80046a2 <_malloc_r+0xd2>
 800462c:	6821      	ldr	r1, [r4, #0]
 800462e:	3503      	adds	r5, #3
 8004630:	1a6d      	subs	r5, r5, r1
 8004632:	f025 0503 	bic.w	r5, r5, #3
 8004636:	3508      	adds	r5, #8
 8004638:	2d0c      	cmp	r5, #12
 800463a:	bf38      	it	cc
 800463c:	250c      	movcc	r5, #12
 800463e:	4629      	mov	r1, r5
 8004640:	4638      	mov	r0, r7
 8004642:	f7ff ffa5 	bl	8004590 <sbrk_aligned>
 8004646:	3001      	adds	r0, #1
 8004648:	d02b      	beq.n	80046a2 <_malloc_r+0xd2>
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	442b      	add	r3, r5
 800464e:	6023      	str	r3, [r4, #0]
 8004650:	e00e      	b.n	8004670 <_malloc_r+0xa0>
 8004652:	6822      	ldr	r2, [r4, #0]
 8004654:	1b52      	subs	r2, r2, r5
 8004656:	d41e      	bmi.n	8004696 <_malloc_r+0xc6>
 8004658:	2a0b      	cmp	r2, #11
 800465a:	d916      	bls.n	800468a <_malloc_r+0xba>
 800465c:	1961      	adds	r1, r4, r5
 800465e:	42a3      	cmp	r3, r4
 8004660:	6025      	str	r5, [r4, #0]
 8004662:	bf18      	it	ne
 8004664:	6059      	strne	r1, [r3, #4]
 8004666:	6863      	ldr	r3, [r4, #4]
 8004668:	bf08      	it	eq
 800466a:	6031      	streq	r1, [r6, #0]
 800466c:	5162      	str	r2, [r4, r5]
 800466e:	604b      	str	r3, [r1, #4]
 8004670:	4638      	mov	r0, r7
 8004672:	f104 060b 	add.w	r6, r4, #11
 8004676:	f000 f913 	bl	80048a0 <__malloc_unlock>
 800467a:	f026 0607 	bic.w	r6, r6, #7
 800467e:	1d23      	adds	r3, r4, #4
 8004680:	1af2      	subs	r2, r6, r3
 8004682:	d0b6      	beq.n	80045f2 <_malloc_r+0x22>
 8004684:	1b9b      	subs	r3, r3, r6
 8004686:	50a3      	str	r3, [r4, r2]
 8004688:	e7b3      	b.n	80045f2 <_malloc_r+0x22>
 800468a:	6862      	ldr	r2, [r4, #4]
 800468c:	42a3      	cmp	r3, r4
 800468e:	bf0c      	ite	eq
 8004690:	6032      	streq	r2, [r6, #0]
 8004692:	605a      	strne	r2, [r3, #4]
 8004694:	e7ec      	b.n	8004670 <_malloc_r+0xa0>
 8004696:	4623      	mov	r3, r4
 8004698:	6864      	ldr	r4, [r4, #4]
 800469a:	e7b2      	b.n	8004602 <_malloc_r+0x32>
 800469c:	4634      	mov	r4, r6
 800469e:	6876      	ldr	r6, [r6, #4]
 80046a0:	e7b9      	b.n	8004616 <_malloc_r+0x46>
 80046a2:	230c      	movs	r3, #12
 80046a4:	603b      	str	r3, [r7, #0]
 80046a6:	4638      	mov	r0, r7
 80046a8:	f000 f8fa 	bl	80048a0 <__malloc_unlock>
 80046ac:	e7a1      	b.n	80045f2 <_malloc_r+0x22>
 80046ae:	6025      	str	r5, [r4, #0]
 80046b0:	e7de      	b.n	8004670 <_malloc_r+0xa0>
 80046b2:	bf00      	nop
 80046b4:	20000600 	.word	0x20000600

080046b8 <_sbrk_r>:
 80046b8:	b538      	push	{r3, r4, r5, lr}
 80046ba:	4d06      	ldr	r5, [pc, #24]	; (80046d4 <_sbrk_r+0x1c>)
 80046bc:	2300      	movs	r3, #0
 80046be:	4604      	mov	r4, r0
 80046c0:	4608      	mov	r0, r1
 80046c2:	602b      	str	r3, [r5, #0]
 80046c4:	f7fc fa40 	bl	8000b48 <_sbrk>
 80046c8:	1c43      	adds	r3, r0, #1
 80046ca:	d102      	bne.n	80046d2 <_sbrk_r+0x1a>
 80046cc:	682b      	ldr	r3, [r5, #0]
 80046ce:	b103      	cbz	r3, 80046d2 <_sbrk_r+0x1a>
 80046d0:	6023      	str	r3, [r4, #0]
 80046d2:	bd38      	pop	{r3, r4, r5, pc}
 80046d4:	20000608 	.word	0x20000608

080046d8 <_raise_r>:
 80046d8:	291f      	cmp	r1, #31
 80046da:	b538      	push	{r3, r4, r5, lr}
 80046dc:	4604      	mov	r4, r0
 80046de:	460d      	mov	r5, r1
 80046e0:	d904      	bls.n	80046ec <_raise_r+0x14>
 80046e2:	2316      	movs	r3, #22
 80046e4:	6003      	str	r3, [r0, #0]
 80046e6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ea:	bd38      	pop	{r3, r4, r5, pc}
 80046ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80046ee:	b112      	cbz	r2, 80046f6 <_raise_r+0x1e>
 80046f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80046f4:	b94b      	cbnz	r3, 800470a <_raise_r+0x32>
 80046f6:	4620      	mov	r0, r4
 80046f8:	f000 f830 	bl	800475c <_getpid_r>
 80046fc:	462a      	mov	r2, r5
 80046fe:	4601      	mov	r1, r0
 8004700:	4620      	mov	r0, r4
 8004702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004706:	f000 b817 	b.w	8004738 <_kill_r>
 800470a:	2b01      	cmp	r3, #1
 800470c:	d00a      	beq.n	8004724 <_raise_r+0x4c>
 800470e:	1c59      	adds	r1, r3, #1
 8004710:	d103      	bne.n	800471a <_raise_r+0x42>
 8004712:	2316      	movs	r3, #22
 8004714:	6003      	str	r3, [r0, #0]
 8004716:	2001      	movs	r0, #1
 8004718:	e7e7      	b.n	80046ea <_raise_r+0x12>
 800471a:	2400      	movs	r4, #0
 800471c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004720:	4628      	mov	r0, r5
 8004722:	4798      	blx	r3
 8004724:	2000      	movs	r0, #0
 8004726:	e7e0      	b.n	80046ea <_raise_r+0x12>

08004728 <raise>:
 8004728:	4b02      	ldr	r3, [pc, #8]	; (8004734 <raise+0xc>)
 800472a:	4601      	mov	r1, r0
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	f7ff bfd3 	b.w	80046d8 <_raise_r>
 8004732:	bf00      	nop
 8004734:	20000014 	.word	0x20000014

08004738 <_kill_r>:
 8004738:	b538      	push	{r3, r4, r5, lr}
 800473a:	4d07      	ldr	r5, [pc, #28]	; (8004758 <_kill_r+0x20>)
 800473c:	2300      	movs	r3, #0
 800473e:	4604      	mov	r4, r0
 8004740:	4608      	mov	r0, r1
 8004742:	4611      	mov	r1, r2
 8004744:	602b      	str	r3, [r5, #0]
 8004746:	f7fc f977 	bl	8000a38 <_kill>
 800474a:	1c43      	adds	r3, r0, #1
 800474c:	d102      	bne.n	8004754 <_kill_r+0x1c>
 800474e:	682b      	ldr	r3, [r5, #0]
 8004750:	b103      	cbz	r3, 8004754 <_kill_r+0x1c>
 8004752:	6023      	str	r3, [r4, #0]
 8004754:	bd38      	pop	{r3, r4, r5, pc}
 8004756:	bf00      	nop
 8004758:	20000608 	.word	0x20000608

0800475c <_getpid_r>:
 800475c:	f7fc b964 	b.w	8000a28 <_getpid>

08004760 <__sread>:
 8004760:	b510      	push	{r4, lr}
 8004762:	460c      	mov	r4, r1
 8004764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004768:	f000 f8a0 	bl	80048ac <_read_r>
 800476c:	2800      	cmp	r0, #0
 800476e:	bfab      	itete	ge
 8004770:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004772:	89a3      	ldrhlt	r3, [r4, #12]
 8004774:	181b      	addge	r3, r3, r0
 8004776:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800477a:	bfac      	ite	ge
 800477c:	6563      	strge	r3, [r4, #84]	; 0x54
 800477e:	81a3      	strhlt	r3, [r4, #12]
 8004780:	bd10      	pop	{r4, pc}

08004782 <__swrite>:
 8004782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004786:	461f      	mov	r7, r3
 8004788:	898b      	ldrh	r3, [r1, #12]
 800478a:	05db      	lsls	r3, r3, #23
 800478c:	4605      	mov	r5, r0
 800478e:	460c      	mov	r4, r1
 8004790:	4616      	mov	r6, r2
 8004792:	d505      	bpl.n	80047a0 <__swrite+0x1e>
 8004794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004798:	2302      	movs	r3, #2
 800479a:	2200      	movs	r2, #0
 800479c:	f000 f868 	bl	8004870 <_lseek_r>
 80047a0:	89a3      	ldrh	r3, [r4, #12]
 80047a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047aa:	81a3      	strh	r3, [r4, #12]
 80047ac:	4632      	mov	r2, r6
 80047ae:	463b      	mov	r3, r7
 80047b0:	4628      	mov	r0, r5
 80047b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047b6:	f000 b817 	b.w	80047e8 <_write_r>

080047ba <__sseek>:
 80047ba:	b510      	push	{r4, lr}
 80047bc:	460c      	mov	r4, r1
 80047be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c2:	f000 f855 	bl	8004870 <_lseek_r>
 80047c6:	1c43      	adds	r3, r0, #1
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	bf15      	itete	ne
 80047cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80047ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047d6:	81a3      	strheq	r3, [r4, #12]
 80047d8:	bf18      	it	ne
 80047da:	81a3      	strhne	r3, [r4, #12]
 80047dc:	bd10      	pop	{r4, pc}

080047de <__sclose>:
 80047de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047e2:	f000 b813 	b.w	800480c <_close_r>
	...

080047e8 <_write_r>:
 80047e8:	b538      	push	{r3, r4, r5, lr}
 80047ea:	4d07      	ldr	r5, [pc, #28]	; (8004808 <_write_r+0x20>)
 80047ec:	4604      	mov	r4, r0
 80047ee:	4608      	mov	r0, r1
 80047f0:	4611      	mov	r1, r2
 80047f2:	2200      	movs	r2, #0
 80047f4:	602a      	str	r2, [r5, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	f7fc f955 	bl	8000aa6 <_write>
 80047fc:	1c43      	adds	r3, r0, #1
 80047fe:	d102      	bne.n	8004806 <_write_r+0x1e>
 8004800:	682b      	ldr	r3, [r5, #0]
 8004802:	b103      	cbz	r3, 8004806 <_write_r+0x1e>
 8004804:	6023      	str	r3, [r4, #0]
 8004806:	bd38      	pop	{r3, r4, r5, pc}
 8004808:	20000608 	.word	0x20000608

0800480c <_close_r>:
 800480c:	b538      	push	{r3, r4, r5, lr}
 800480e:	4d06      	ldr	r5, [pc, #24]	; (8004828 <_close_r+0x1c>)
 8004810:	2300      	movs	r3, #0
 8004812:	4604      	mov	r4, r0
 8004814:	4608      	mov	r0, r1
 8004816:	602b      	str	r3, [r5, #0]
 8004818:	f7fc f961 	bl	8000ade <_close>
 800481c:	1c43      	adds	r3, r0, #1
 800481e:	d102      	bne.n	8004826 <_close_r+0x1a>
 8004820:	682b      	ldr	r3, [r5, #0]
 8004822:	b103      	cbz	r3, 8004826 <_close_r+0x1a>
 8004824:	6023      	str	r3, [r4, #0]
 8004826:	bd38      	pop	{r3, r4, r5, pc}
 8004828:	20000608 	.word	0x20000608

0800482c <_fstat_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4d07      	ldr	r5, [pc, #28]	; (800484c <_fstat_r+0x20>)
 8004830:	2300      	movs	r3, #0
 8004832:	4604      	mov	r4, r0
 8004834:	4608      	mov	r0, r1
 8004836:	4611      	mov	r1, r2
 8004838:	602b      	str	r3, [r5, #0]
 800483a:	f7fc f95c 	bl	8000af6 <_fstat>
 800483e:	1c43      	adds	r3, r0, #1
 8004840:	d102      	bne.n	8004848 <_fstat_r+0x1c>
 8004842:	682b      	ldr	r3, [r5, #0]
 8004844:	b103      	cbz	r3, 8004848 <_fstat_r+0x1c>
 8004846:	6023      	str	r3, [r4, #0]
 8004848:	bd38      	pop	{r3, r4, r5, pc}
 800484a:	bf00      	nop
 800484c:	20000608 	.word	0x20000608

08004850 <_isatty_r>:
 8004850:	b538      	push	{r3, r4, r5, lr}
 8004852:	4d06      	ldr	r5, [pc, #24]	; (800486c <_isatty_r+0x1c>)
 8004854:	2300      	movs	r3, #0
 8004856:	4604      	mov	r4, r0
 8004858:	4608      	mov	r0, r1
 800485a:	602b      	str	r3, [r5, #0]
 800485c:	f7fc f95b 	bl	8000b16 <_isatty>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	d102      	bne.n	800486a <_isatty_r+0x1a>
 8004864:	682b      	ldr	r3, [r5, #0]
 8004866:	b103      	cbz	r3, 800486a <_isatty_r+0x1a>
 8004868:	6023      	str	r3, [r4, #0]
 800486a:	bd38      	pop	{r3, r4, r5, pc}
 800486c:	20000608 	.word	0x20000608

08004870 <_lseek_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	4d07      	ldr	r5, [pc, #28]	; (8004890 <_lseek_r+0x20>)
 8004874:	4604      	mov	r4, r0
 8004876:	4608      	mov	r0, r1
 8004878:	4611      	mov	r1, r2
 800487a:	2200      	movs	r2, #0
 800487c:	602a      	str	r2, [r5, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	f7fc f954 	bl	8000b2c <_lseek>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_lseek_r+0x1e>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	b103      	cbz	r3, 800488e <_lseek_r+0x1e>
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	20000608 	.word	0x20000608

08004894 <__malloc_lock>:
 8004894:	4801      	ldr	r0, [pc, #4]	; (800489c <__malloc_lock+0x8>)
 8004896:	f7ff bdc7 	b.w	8004428 <__retarget_lock_acquire_recursive>
 800489a:	bf00      	nop
 800489c:	200005fc 	.word	0x200005fc

080048a0 <__malloc_unlock>:
 80048a0:	4801      	ldr	r0, [pc, #4]	; (80048a8 <__malloc_unlock+0x8>)
 80048a2:	f7ff bdc2 	b.w	800442a <__retarget_lock_release_recursive>
 80048a6:	bf00      	nop
 80048a8:	200005fc 	.word	0x200005fc

080048ac <_read_r>:
 80048ac:	b538      	push	{r3, r4, r5, lr}
 80048ae:	4d07      	ldr	r5, [pc, #28]	; (80048cc <_read_r+0x20>)
 80048b0:	4604      	mov	r4, r0
 80048b2:	4608      	mov	r0, r1
 80048b4:	4611      	mov	r1, r2
 80048b6:	2200      	movs	r2, #0
 80048b8:	602a      	str	r2, [r5, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	f7fc f8d6 	bl	8000a6c <_read>
 80048c0:	1c43      	adds	r3, r0, #1
 80048c2:	d102      	bne.n	80048ca <_read_r+0x1e>
 80048c4:	682b      	ldr	r3, [r5, #0]
 80048c6:	b103      	cbz	r3, 80048ca <_read_r+0x1e>
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
 80048cc:	20000608 	.word	0x20000608

080048d0 <_init>:
 80048d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d2:	bf00      	nop
 80048d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048d6:	bc08      	pop	{r3}
 80048d8:	469e      	mov	lr, r3
 80048da:	4770      	bx	lr

080048dc <_fini>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	bf00      	nop
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr
