
stmProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e94c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  0800eae0  0800eae0  0001eae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f230  0800f230  00020248  2**0
                  CONTENTS
  4 .ARM          00000008  0800f230  0800f230  0001f230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f238  0800f238  00020248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f238  0800f238  0001f238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f23c  0800f23c  0001f23c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  0800f240  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000248  0800f488  00020248  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800f488  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c525  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000409f  00000000  00000000  0003c79d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001968  00000000  00000000  00040840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001760  00000000  00000000  000421a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d06b  00000000  00000000  00043908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e357  00000000  00000000  00070973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111f4a  00000000  00000000  0008ecca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a0c14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086e4  00000000  00000000  001a0c64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800eac4 	.word	0x0800eac4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800eac4 	.word	0x0800eac4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strcmp>:
 8000280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000288:	2a01      	cmp	r2, #1
 800028a:	bf28      	it	cs
 800028c:	429a      	cmpcs	r2, r3
 800028e:	d0f7      	beq.n	8000280 <strcmp>
 8000290:	1ad0      	subs	r0, r2, r3
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_ldivmod>:
 8000c9c:	b97b      	cbnz	r3, 8000cbe <__aeabi_ldivmod+0x22>
 8000c9e:	b972      	cbnz	r2, 8000cbe <__aeabi_ldivmod+0x22>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bfbe      	ittt	lt
 8000ca4:	2000      	movlt	r0, #0
 8000ca6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000caa:	e006      	blt.n	8000cba <__aeabi_ldivmod+0x1e>
 8000cac:	bf08      	it	eq
 8000cae:	2800      	cmpeq	r0, #0
 8000cb0:	bf1c      	itt	ne
 8000cb2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cb6:	f04f 30ff 	movne.w	r0, #4294967295
 8000cba:	f000 b9f5 	b.w	80010a8 <__aeabi_idiv0>
 8000cbe:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	db09      	blt.n	8000cde <__aeabi_ldivmod+0x42>
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	db1a      	blt.n	8000d04 <__aeabi_ldivmod+0x68>
 8000cce:	f000 f883 	bl	8000dd8 <__udivmoddi4>
 8000cd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cda:	b004      	add	sp, #16
 8000cdc:	4770      	bx	lr
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	db1b      	blt.n	8000d20 <__aeabi_ldivmod+0x84>
 8000ce8:	f000 f876 	bl	8000dd8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4240      	negs	r0, r0
 8000cf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfc:	4252      	negs	r2, r2
 8000cfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d02:	4770      	bx	lr
 8000d04:	4252      	negs	r2, r2
 8000d06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0a:	f000 f865 	bl	8000dd8 <__udivmoddi4>
 8000d0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d16:	b004      	add	sp, #16
 8000d18:	4240      	negs	r0, r0
 8000d1a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f857 	bl	8000dd8 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4252      	negs	r2, r2
 8000d36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_uldivmod>:
 8000d3c:	b953      	cbnz	r3, 8000d54 <__aeabi_uldivmod+0x18>
 8000d3e:	b94a      	cbnz	r2, 8000d54 <__aeabi_uldivmod+0x18>
 8000d40:	2900      	cmp	r1, #0
 8000d42:	bf08      	it	eq
 8000d44:	2800      	cmpeq	r0, #0
 8000d46:	bf1c      	itt	ne
 8000d48:	f04f 31ff 	movne.w	r1, #4294967295
 8000d4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d50:	f000 b9aa 	b.w	80010a8 <__aeabi_idiv0>
 8000d54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d5c:	f000 f83c 	bl	8000dd8 <__udivmoddi4>
 8000d60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d68:	b004      	add	sp, #16
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_d2lz>:
 8000d6c:	b538      	push	{r3, r4, r5, lr}
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2300      	movs	r3, #0
 8000d72:	4604      	mov	r4, r0
 8000d74:	460d      	mov	r5, r1
 8000d76:	f7ff febb 	bl	8000af0 <__aeabi_dcmplt>
 8000d7a:	b928      	cbnz	r0, 8000d88 <__aeabi_d2lz+0x1c>
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	4629      	mov	r1, r5
 8000d80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d84:	f000 b80a 	b.w	8000d9c <__aeabi_d2ulz>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d8e:	f000 f805 	bl	8000d9c <__aeabi_d2ulz>
 8000d92:	4240      	negs	r0, r0
 8000d94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d98:	bd38      	pop	{r3, r4, r5, pc}
 8000d9a:	bf00      	nop

08000d9c <__aeabi_d2ulz>:
 8000d9c:	b5d0      	push	{r4, r6, r7, lr}
 8000d9e:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <__aeabi_d2ulz+0x34>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	4606      	mov	r6, r0
 8000da4:	460f      	mov	r7, r1
 8000da6:	f7ff fc31 	bl	800060c <__aeabi_dmul>
 8000daa:	f7ff ff07 	bl	8000bbc <__aeabi_d2uiz>
 8000dae:	4604      	mov	r4, r0
 8000db0:	f7ff fbb2 	bl	8000518 <__aeabi_ui2d>
 8000db4:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <__aeabi_d2ulz+0x38>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	f7ff fc28 	bl	800060c <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4630      	mov	r0, r6
 8000dc2:	4639      	mov	r1, r7
 8000dc4:	f7ff fa6a 	bl	800029c <__aeabi_dsub>
 8000dc8:	f7ff fef8 	bl	8000bbc <__aeabi_d2uiz>
 8000dcc:	4621      	mov	r1, r4
 8000dce:	bdd0      	pop	{r4, r6, r7, pc}
 8000dd0:	3df00000 	.word	0x3df00000
 8000dd4:	41f00000 	.word	0x41f00000

08000dd8 <__udivmoddi4>:
 8000dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ddc:	9d08      	ldr	r5, [sp, #32]
 8000dde:	4604      	mov	r4, r0
 8000de0:	468e      	mov	lr, r1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d14d      	bne.n	8000e82 <__udivmoddi4+0xaa>
 8000de6:	428a      	cmp	r2, r1
 8000de8:	4694      	mov	ip, r2
 8000dea:	d969      	bls.n	8000ec0 <__udivmoddi4+0xe8>
 8000dec:	fab2 f282 	clz	r2, r2
 8000df0:	b152      	cbz	r2, 8000e08 <__udivmoddi4+0x30>
 8000df2:	fa01 f302 	lsl.w	r3, r1, r2
 8000df6:	f1c2 0120 	rsb	r1, r2, #32
 8000dfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000dfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e02:	ea41 0e03 	orr.w	lr, r1, r3
 8000e06:	4094      	lsls	r4, r2
 8000e08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e0c:	0c21      	lsrs	r1, r4, #16
 8000e0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000e12:	fa1f f78c 	uxth.w	r7, ip
 8000e16:	fb08 e316 	mls	r3, r8, r6, lr
 8000e1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e1e:	fb06 f107 	mul.w	r1, r6, r7
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d90a      	bls.n	8000e3c <__udivmoddi4+0x64>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e2e:	f080 811f 	bcs.w	8001070 <__udivmoddi4+0x298>
 8000e32:	4299      	cmp	r1, r3
 8000e34:	f240 811c 	bls.w	8001070 <__udivmoddi4+0x298>
 8000e38:	3e02      	subs	r6, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1a5b      	subs	r3, r3, r1
 8000e3e:	b2a4      	uxth	r4, r4
 8000e40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e44:	fb08 3310 	mls	r3, r8, r0, r3
 8000e48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e4c:	fb00 f707 	mul.w	r7, r0, r7
 8000e50:	42a7      	cmp	r7, r4
 8000e52:	d90a      	bls.n	8000e6a <__udivmoddi4+0x92>
 8000e54:	eb1c 0404 	adds.w	r4, ip, r4
 8000e58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5c:	f080 810a 	bcs.w	8001074 <__udivmoddi4+0x29c>
 8000e60:	42a7      	cmp	r7, r4
 8000e62:	f240 8107 	bls.w	8001074 <__udivmoddi4+0x29c>
 8000e66:	4464      	add	r4, ip
 8000e68:	3802      	subs	r0, #2
 8000e6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e6e:	1be4      	subs	r4, r4, r7
 8000e70:	2600      	movs	r6, #0
 8000e72:	b11d      	cbz	r5, 8000e7c <__udivmoddi4+0xa4>
 8000e74:	40d4      	lsrs	r4, r2
 8000e76:	2300      	movs	r3, #0
 8000e78:	e9c5 4300 	strd	r4, r3, [r5]
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d909      	bls.n	8000e9a <__udivmoddi4+0xc2>
 8000e86:	2d00      	cmp	r5, #0
 8000e88:	f000 80ef 	beq.w	800106a <__udivmoddi4+0x292>
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e92:	4630      	mov	r0, r6
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	fab3 f683 	clz	r6, r3
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	d14a      	bne.n	8000f38 <__udivmoddi4+0x160>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d302      	bcc.n	8000eac <__udivmoddi4+0xd4>
 8000ea6:	4282      	cmp	r2, r0
 8000ea8:	f200 80f9 	bhi.w	800109e <__udivmoddi4+0x2c6>
 8000eac:	1a84      	subs	r4, r0, r2
 8000eae:	eb61 0303 	sbc.w	r3, r1, r3
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	469e      	mov	lr, r3
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d0e0      	beq.n	8000e7c <__udivmoddi4+0xa4>
 8000eba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ebe:	e7dd      	b.n	8000e7c <__udivmoddi4+0xa4>
 8000ec0:	b902      	cbnz	r2, 8000ec4 <__udivmoddi4+0xec>
 8000ec2:	deff      	udf	#255	; 0xff
 8000ec4:	fab2 f282 	clz	r2, r2
 8000ec8:	2a00      	cmp	r2, #0
 8000eca:	f040 8092 	bne.w	8000ff2 <__udivmoddi4+0x21a>
 8000ece:	eba1 010c 	sub.w	r1, r1, ip
 8000ed2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed6:	fa1f fe8c 	uxth.w	lr, ip
 8000eda:	2601      	movs	r6, #1
 8000edc:	0c20      	lsrs	r0, r4, #16
 8000ede:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ee2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ee6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eea:	fb0e f003 	mul.w	r0, lr, r3
 8000eee:	4288      	cmp	r0, r1
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x12c>
 8000ef2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000efa:	d202      	bcs.n	8000f02 <__udivmoddi4+0x12a>
 8000efc:	4288      	cmp	r0, r1
 8000efe:	f200 80cb 	bhi.w	8001098 <__udivmoddi4+0x2c0>
 8000f02:	4643      	mov	r3, r8
 8000f04:	1a09      	subs	r1, r1, r0
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000f10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f14:	fb0e fe00 	mul.w	lr, lr, r0
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x156>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f24:	d202      	bcs.n	8000f2c <__udivmoddi4+0x154>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	f200 80bb 	bhi.w	80010a2 <__udivmoddi4+0x2ca>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	eba4 040e 	sub.w	r4, r4, lr
 8000f32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f36:	e79c      	b.n	8000e72 <__udivmoddi4+0x9a>
 8000f38:	f1c6 0720 	rsb	r7, r6, #32
 8000f3c:	40b3      	lsls	r3, r6
 8000f3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f46:	fa20 f407 	lsr.w	r4, r0, r7
 8000f4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	40f9      	lsrs	r1, r7
 8000f52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f56:	fa00 f306 	lsl.w	r3, r0, r6
 8000f5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f5e:	0c20      	lsrs	r0, r4, #16
 8000f60:	fa1f fe8c 	uxth.w	lr, ip
 8000f64:	fb09 1118 	mls	r1, r9, r8, r1
 8000f68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000f70:	4288      	cmp	r0, r1
 8000f72:	fa02 f206 	lsl.w	r2, r2, r6
 8000f76:	d90b      	bls.n	8000f90 <__udivmoddi4+0x1b8>
 8000f78:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f80:	f080 8088 	bcs.w	8001094 <__udivmoddi4+0x2bc>
 8000f84:	4288      	cmp	r0, r1
 8000f86:	f240 8085 	bls.w	8001094 <__udivmoddi4+0x2bc>
 8000f8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	1a09      	subs	r1, r1, r0
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f98:	fb09 1110 	mls	r1, r9, r0, r1
 8000f9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fa0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fa4:	458e      	cmp	lr, r1
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x1e2>
 8000fa8:	eb1c 0101 	adds.w	r1, ip, r1
 8000fac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fb0:	d26c      	bcs.n	800108c <__udivmoddi4+0x2b4>
 8000fb2:	458e      	cmp	lr, r1
 8000fb4:	d96a      	bls.n	800108c <__udivmoddi4+0x2b4>
 8000fb6:	3802      	subs	r0, #2
 8000fb8:	4461      	add	r1, ip
 8000fba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000fc2:	eba1 010e 	sub.w	r1, r1, lr
 8000fc6:	42a1      	cmp	r1, r4
 8000fc8:	46c8      	mov	r8, r9
 8000fca:	46a6      	mov	lr, r4
 8000fcc:	d356      	bcc.n	800107c <__udivmoddi4+0x2a4>
 8000fce:	d053      	beq.n	8001078 <__udivmoddi4+0x2a0>
 8000fd0:	b15d      	cbz	r5, 8000fea <__udivmoddi4+0x212>
 8000fd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000fd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000fda:	fa01 f707 	lsl.w	r7, r1, r7
 8000fde:	fa22 f306 	lsr.w	r3, r2, r6
 8000fe2:	40f1      	lsrs	r1, r6
 8000fe4:	431f      	orrs	r7, r3
 8000fe6:	e9c5 7100 	strd	r7, r1, [r5]
 8000fea:	2600      	movs	r6, #0
 8000fec:	4631      	mov	r1, r6
 8000fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff2:	f1c2 0320 	rsb	r3, r2, #32
 8000ff6:	40d8      	lsrs	r0, r3
 8000ff8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ffc:	fa21 f303 	lsr.w	r3, r1, r3
 8001000:	4091      	lsls	r1, r2
 8001002:	4301      	orrs	r1, r0
 8001004:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001008:	fa1f fe8c 	uxth.w	lr, ip
 800100c:	fbb3 f0f7 	udiv	r0, r3, r7
 8001010:	fb07 3610 	mls	r6, r7, r0, r3
 8001014:	0c0b      	lsrs	r3, r1, #16
 8001016:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800101a:	fb00 f60e 	mul.w	r6, r0, lr
 800101e:	429e      	cmp	r6, r3
 8001020:	fa04 f402 	lsl.w	r4, r4, r2
 8001024:	d908      	bls.n	8001038 <__udivmoddi4+0x260>
 8001026:	eb1c 0303 	adds.w	r3, ip, r3
 800102a:	f100 38ff 	add.w	r8, r0, #4294967295
 800102e:	d22f      	bcs.n	8001090 <__udivmoddi4+0x2b8>
 8001030:	429e      	cmp	r6, r3
 8001032:	d92d      	bls.n	8001090 <__udivmoddi4+0x2b8>
 8001034:	3802      	subs	r0, #2
 8001036:	4463      	add	r3, ip
 8001038:	1b9b      	subs	r3, r3, r6
 800103a:	b289      	uxth	r1, r1
 800103c:	fbb3 f6f7 	udiv	r6, r3, r7
 8001040:	fb07 3316 	mls	r3, r7, r6, r3
 8001044:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001048:	fb06 f30e 	mul.w	r3, r6, lr
 800104c:	428b      	cmp	r3, r1
 800104e:	d908      	bls.n	8001062 <__udivmoddi4+0x28a>
 8001050:	eb1c 0101 	adds.w	r1, ip, r1
 8001054:	f106 38ff 	add.w	r8, r6, #4294967295
 8001058:	d216      	bcs.n	8001088 <__udivmoddi4+0x2b0>
 800105a:	428b      	cmp	r3, r1
 800105c:	d914      	bls.n	8001088 <__udivmoddi4+0x2b0>
 800105e:	3e02      	subs	r6, #2
 8001060:	4461      	add	r1, ip
 8001062:	1ac9      	subs	r1, r1, r3
 8001064:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001068:	e738      	b.n	8000edc <__udivmoddi4+0x104>
 800106a:	462e      	mov	r6, r5
 800106c:	4628      	mov	r0, r5
 800106e:	e705      	b.n	8000e7c <__udivmoddi4+0xa4>
 8001070:	4606      	mov	r6, r0
 8001072:	e6e3      	b.n	8000e3c <__udivmoddi4+0x64>
 8001074:	4618      	mov	r0, r3
 8001076:	e6f8      	b.n	8000e6a <__udivmoddi4+0x92>
 8001078:	454b      	cmp	r3, r9
 800107a:	d2a9      	bcs.n	8000fd0 <__udivmoddi4+0x1f8>
 800107c:	ebb9 0802 	subs.w	r8, r9, r2
 8001080:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001084:	3801      	subs	r0, #1
 8001086:	e7a3      	b.n	8000fd0 <__udivmoddi4+0x1f8>
 8001088:	4646      	mov	r6, r8
 800108a:	e7ea      	b.n	8001062 <__udivmoddi4+0x28a>
 800108c:	4620      	mov	r0, r4
 800108e:	e794      	b.n	8000fba <__udivmoddi4+0x1e2>
 8001090:	4640      	mov	r0, r8
 8001092:	e7d1      	b.n	8001038 <__udivmoddi4+0x260>
 8001094:	46d0      	mov	r8, sl
 8001096:	e77b      	b.n	8000f90 <__udivmoddi4+0x1b8>
 8001098:	3b02      	subs	r3, #2
 800109a:	4461      	add	r1, ip
 800109c:	e732      	b.n	8000f04 <__udivmoddi4+0x12c>
 800109e:	4630      	mov	r0, r6
 80010a0:	e709      	b.n	8000eb6 <__udivmoddi4+0xde>
 80010a2:	4464      	add	r4, ip
 80010a4:	3802      	subs	r0, #2
 80010a6:	e742      	b.n	8000f2e <__udivmoddi4+0x156>

080010a8 <__aeabi_idiv0>:
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
 80010cc:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ce:	4b2f      	ldr	r3, [pc, #188]	; (800118c <MX_ADC1_Init+0xe0>)
 80010d0:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <MX_ADC1_Init+0xe4>)
 80010d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010d4:	4b2d      	ldr	r3, [pc, #180]	; (800118c <MX_ADC1_Init+0xe0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010da:	4b2c      	ldr	r3, [pc, #176]	; (800118c <MX_ADC1_Init+0xe0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e0:	4b2a      	ldr	r3, [pc, #168]	; (800118c <MX_ADC1_Init+0xe0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010e6:	4b29      	ldr	r3, [pc, #164]	; (800118c <MX_ADC1_Init+0xe0>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ec:	4b27      	ldr	r3, [pc, #156]	; (800118c <MX_ADC1_Init+0xe0>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010f2:	4b26      	ldr	r3, [pc, #152]	; (800118c <MX_ADC1_Init+0xe0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010f8:	4b24      	ldr	r3, [pc, #144]	; (800118c <MX_ADC1_Init+0xe0>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010fe:	4b23      	ldr	r3, [pc, #140]	; (800118c <MX_ADC1_Init+0xe0>)
 8001100:	2201      	movs	r2, #1
 8001102:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <MX_ADC1_Init+0xe0>)
 8001106:	2200      	movs	r2, #0
 8001108:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <MX_ADC1_Init+0xe0>)
 800110e:	2200      	movs	r2, #0
 8001110:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_ADC1_Init+0xe0>)
 8001114:	2200      	movs	r2, #0
 8001116:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_ADC1_Init+0xe0>)
 800111a:	2200      	movs	r2, #0
 800111c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_ADC1_Init+0xe0>)
 8001122:	2200      	movs	r2, #0
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_ADC1_Init+0xe0>)
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800112e:	4817      	ldr	r0, [pc, #92]	; (800118c <MX_ADC1_Init+0xe0>)
 8001130:	f001 fdc2 	bl	8002cb8 <HAL_ADC_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800113a:	f000 fabd 	bl	80016b8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001142:	f107 031c 	add.w	r3, r7, #28
 8001146:	4619      	mov	r1, r3
 8001148:	4810      	ldr	r0, [pc, #64]	; (800118c <MX_ADC1_Init+0xe0>)
 800114a:	f002 fd0f 	bl	8003b6c <HAL_ADCEx_MultiModeConfigChannel>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001154:	f000 fab0 	bl	80016b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001158:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <MX_ADC1_Init+0xe8>)
 800115a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800115c:	2306      	movs	r3, #6
 800115e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001164:	237f      	movs	r3, #127	; 0x7f
 8001166:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001168:	2304      	movs	r3, #4
 800116a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_ADC1_Init+0xe0>)
 8001176:	f002 f88b 	bl	8003290 <HAL_ADC_ConfigChannel>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001180:	f000 fa9a 	bl	80016b8 <Error_Handler>
  }

}
 8001184:	bf00      	nop
 8001186:	3728      	adds	r7, #40	; 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000264 	.word	0x20000264
 8001190:	50040000 	.word	0x50040000
 8001194:	19200040 	.word	0x19200040

08001198 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a15      	ldr	r2, [pc, #84]	; (800120c <HAL_ADC_MspInit+0x74>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d124      	bne.n	8001204 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011ba:	4b15      	ldr	r3, [pc, #84]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	4a14      	ldr	r2, [pc, #80]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c6:	4b12      	ldr	r3, [pc, #72]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_ADC_MspInit+0x78>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = SIG_Pin;
 80011ea:	2302      	movs	r3, #2
 80011ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011ee:	230b      	movs	r3, #11
 80011f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SIG_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001200:	f003 f8e8 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	50040000 	.word	0x50040000
 8001210:	40021000 	.word	0x40021000

08001214 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <MX_DMA_Init+0x38>)
 800121c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800121e:	4a0b      	ldr	r2, [pc, #44]	; (800124c <MX_DMA_Init+0x38>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6493      	str	r3, [r2, #72]	; 0x48
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <MX_DMA_Init+0x38>)
 8001228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	2010      	movs	r0, #16
 8001238:	f002 fe1f 	bl	8003e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800123c:	2010      	movs	r0, #16
 800123e:	f002 fe38 	bl	8003eb2 <HAL_NVIC_EnableIRQ>

}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000

08001250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	; 0x30
 8001254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	4b44      	ldr	r3, [pc, #272]	; (8001378 <MX_GPIO_Init+0x128>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126a:	4a43      	ldr	r2, [pc, #268]	; (8001378 <MX_GPIO_Init+0x128>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001272:	4b41      	ldr	r3, [pc, #260]	; (8001378 <MX_GPIO_Init+0x128>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	61bb      	str	r3, [r7, #24]
 800127c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800127e:	4b3e      	ldr	r3, [pc, #248]	; (8001378 <MX_GPIO_Init+0x128>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001282:	4a3d      	ldr	r2, [pc, #244]	; (8001378 <MX_GPIO_Init+0x128>)
 8001284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001288:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128a:	4b3b      	ldr	r3, [pc, #236]	; (8001378 <MX_GPIO_Init+0x128>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	4b38      	ldr	r3, [pc, #224]	; (8001378 <MX_GPIO_Init+0x128>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129a:	4a37      	ldr	r2, [pc, #220]	; (8001378 <MX_GPIO_Init+0x128>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a2:	4b35      	ldr	r3, [pc, #212]	; (8001378 <MX_GPIO_Init+0x128>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ae:	4b32      	ldr	r3, [pc, #200]	; (8001378 <MX_GPIO_Init+0x128>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b2:	4a31      	ldr	r2, [pc, #196]	; (8001378 <MX_GPIO_Init+0x128>)
 80012b4:	f043 0310 	orr.w	r3, r3, #16
 80012b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ba:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <MX_GPIO_Init+0x128>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012be:	f003 0310 	and.w	r3, r3, #16
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <MX_GPIO_Init+0x128>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ca:	4a2b      	ldr	r2, [pc, #172]	; (8001378 <MX_GPIO_Init+0x128>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d2:	4b29      	ldr	r3, [pc, #164]	; (8001378 <MX_GPIO_Init+0x128>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	4b26      	ldr	r3, [pc, #152]	; (8001378 <MX_GPIO_Init+0x128>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e2:	4a25      	ldr	r2, [pc, #148]	; (8001378 <MX_GPIO_Init+0x128>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ea:	4b23      	ldr	r3, [pc, #140]	; (8001378 <MX_GPIO_Init+0x128>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S0_Pin|S1_Pin, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2121      	movs	r1, #33	; 0x21
 80012fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fe:	f003 fb07 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001308:	481c      	ldr	r0, [pc, #112]	; (800137c <MX_GPIO_Init+0x12c>)
 800130a:	f003 fb01 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S2_Pin|S3_Pin, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	21c0      	movs	r1, #192	; 0xc0
 8001312:	481b      	ldr	r0, [pc, #108]	; (8001380 <MX_GPIO_Init+0x130>)
 8001314:	f003 fafc 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin;
 8001318:	2321      	movs	r3, #33	; 0x21
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001324:	2300      	movs	r3, #0
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	4619      	mov	r1, r3
 800132e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001332:	f003 f84f 	bl	80043d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_Pin;
 8001336:	f44f 7380 	mov.w	r3, #256	; 0x100
 800133a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133c:	2301      	movs	r3, #1
 800133e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	480b      	ldr	r0, [pc, #44]	; (800137c <MX_GPIO_Init+0x12c>)
 8001350:	f003 f840 	bl	80043d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = S2_Pin|S3_Pin;
 8001354:	23c0      	movs	r3, #192	; 0xc0
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4805      	ldr	r0, [pc, #20]	; (8001380 <MX_GPIO_Init+0x130>)
 800136c:	f003 f832 	bl	80043d4 <HAL_GPIO_Init>

}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	; 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40021000 	.word	0x40021000
 800137c:	48001000 	.word	0x48001000
 8001380:	48000400 	.word	0x48000400

08001384 <readMeasurements>:
		}
	}
}

void readMeasurements(ADC_HandleTypeDef *hadc, Measurement *m)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
	uint16_t i;

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001394:	482d      	ldr	r0, [pc, #180]	; (800144c <readMeasurements+0xc8>)
 8001396:	f003 fabb 	bl	8004910 <HAL_GPIO_WritePin>

	for(i = 0; i < MEAS_NUM; ++i)
 800139a:	2300      	movs	r3, #0
 800139c:	81fb      	strh	r3, [r7, #14]
 800139e:	e047      	b.n	8001430 <readMeasurements+0xac>
	{
		HAL_GPIO_WritePin(S0_GPIO_Port, S0_Pin, (i>>0) & 0x01);
 80013a0:	89fb      	ldrh	r3, [r7, #14]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	2101      	movs	r1, #1
 80013ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b2:	f003 faad 	bl	8004910 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, (i>>1) & 0x01);
 80013b6:	89fb      	ldrh	r3, [r7, #14]
 80013b8:	085b      	lsrs	r3, r3, #1
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	461a      	mov	r2, r3
 80013c6:	2120      	movs	r1, #32
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f003 faa0 	bl	8004910 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, (i>>2) & 0x01);
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	089b      	lsrs	r3, r3, #2
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	461a      	mov	r2, r3
 80013e0:	2140      	movs	r1, #64	; 0x40
 80013e2:	481b      	ldr	r0, [pc, #108]	; (8001450 <readMeasurements+0xcc>)
 80013e4:	f003 fa94 	bl	8004910 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, (i>>3) & 0x01);
 80013e8:	89fb      	ldrh	r3, [r7, #14]
 80013ea:	08db      	lsrs	r3, r3, #3
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	461a      	mov	r2, r3
 80013f8:	2180      	movs	r1, #128	; 0x80
 80013fa:	4815      	ldr	r0, [pc, #84]	; (8001450 <readMeasurements+0xcc>)
 80013fc:	f003 fa88 	bl	8004910 <HAL_GPIO_WritePin>

		HAL_ADC_Start(hadc);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f001 fdad 	bl	8002f60 <HAL_ADC_Start>

		if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 8001406:	210a      	movs	r1, #10
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f001 fe63 	bl	80030d4 <HAL_ADC_PollForConversion>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10a      	bne.n	800142a <readMeasurements+0xa6>
		{
			m->meas[i] = HAL_ADC_GetValue(hadc);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f001 ff2d 	bl	8003274 <HAL_ADC_GetValue>
 800141a:	4602      	mov	r2, r0
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	b291      	uxth	r1, r2
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4413      	add	r3, r2
 8001426:	460a      	mov	r2, r1
 8001428:	809a      	strh	r2, [r3, #4]
	for(i = 0; i < MEAS_NUM; ++i)
 800142a:	89fb      	ldrh	r3, [r7, #14]
 800142c:	3301      	adds	r3, #1
 800142e:	81fb      	strh	r3, [r7, #14]
 8001430:	89fb      	ldrh	r3, [r7, #14]
 8001432:	2b08      	cmp	r3, #8
 8001434:	d9b4      	bls.n	80013a0 <readMeasurements+0x1c>
		}
	}

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, SET);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800143c:	4803      	ldr	r0, [pc, #12]	; (800144c <readMeasurements+0xc8>)
 800143e:	f003 fa67 	bl	8004910 <HAL_GPIO_WritePin>
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	48001000 	.word	0x48001000
 8001450:	48000400 	.word	0x48000400

08001454 <HAL_RTC_AlarmAEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	  if(f_data_ready == RESET)
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_RTC_AlarmAEventCallback+0x30>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d10b      	bne.n	800147c <HAL_RTC_AlarmAEventCallback+0x28>
	  {
		  readMeasurements(&hadc1, &mes);
 8001464:	4908      	ldr	r1, [pc, #32]	; (8001488 <HAL_RTC_AlarmAEventCallback+0x34>)
 8001466:	4809      	ldr	r0, [pc, #36]	; (800148c <HAL_RTC_AlarmAEventCallback+0x38>)
 8001468:	f7ff ff8c 	bl	8001384 <readMeasurements>
		  mes.time = getCurrTimestamp();
 800146c:	f000 fec6 	bl	80021fc <getCurrTimestamp>
 8001470:	4603      	mov	r3, r0
 8001472:	4a05      	ldr	r2, [pc, #20]	; (8001488 <HAL_RTC_AlarmAEventCallback+0x34>)
 8001474:	6013      	str	r3, [r2, #0]
		  f_data_ready = SET;
 8001476:	4b03      	ldr	r3, [pc, #12]	; (8001484 <HAL_RTC_AlarmAEventCallback+0x30>)
 8001478:	2201      	movs	r2, #1
 800147a:	701a      	strb	r2, [r3, #0]
	  }

}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000344 	.word	0x20000344
 8001488:	2000032c 	.word	0x2000032c
 800148c:	20000264 	.word	0x20000264

08001490 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	parseCommand(RxBuff);
 8001498:	4807      	ldr	r0, [pc, #28]	; (80014b8 <HAL_UART_RxCpltCallback+0x28>)
 800149a:	f000 fa15 	bl	80018c8 <parseCommand>
	HAL_UART_Receive_DMA(&huart2, RxBuff, rx_command_size);
 800149e:	4b07      	ldr	r3, [pc, #28]	; (80014bc <HAL_UART_RxCpltCallback+0x2c>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	461a      	mov	r2, r3
 80014a6:	4904      	ldr	r1, [pc, #16]	; (80014b8 <HAL_UART_RxCpltCallback+0x28>)
 80014a8:	4805      	ldr	r0, [pc, #20]	; (80014c0 <HAL_UART_RxCpltCallback+0x30>)
 80014aa:	f006 fb75 	bl	8007b98 <HAL_UART_Receive_DMA>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200002c8 	.word	0x200002c8
 80014bc:	20000000 	.word	0x20000000
 80014c0:	20000420 	.word	0x20000420

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ca:	f001 f971 	bl	80027b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ce:	f000 f857 	bl	8001580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d2:	f7ff febd 	bl	8001250 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80014d6:	f000 fa0f 	bl	80018f8 <MX_QUADSPI_Init>
  MX_ADC1_Init();
 80014da:	f7ff fde7 	bl	80010ac <MX_ADC1_Init>
  MX_RTC_Init();
 80014de:	f000 fd93 	bl	8002008 <MX_RTC_Init>
  MX_DMA_Init();
 80014e2:	f7ff fe97 	bl	8001214 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014e6:	f001 f859 	bl	800259c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80014ea:	f000 ffeb 	bl	80024c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


	 //Inicjalizacja

	 if (CSP_QUADSPI_Init() != HAL_OK) {
 80014ee:	f000 fa8b 	bl	8001a08 <CSP_QUADSPI_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <main+0x38>
	 Error_Handler();
 80014f8:	f000 f8de 	bl	80016b8 <Error_Handler>
	 }

	 if (CSP_QSPI_Erase_Chip() != HAL_OK) {
 80014fc:	f000 faba 	bl	8001a74 <CSP_QSPI_Erase_Chip>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <main+0x46>
	 Error_Handler();
 8001506:	f000 f8d7 	bl	80016b8 <Error_Handler>
	 }


	 //Ustawienie daty i godziny
	 if (setDate(25, 04, 22, 1) != HAL_OK)
 800150a:	2301      	movs	r3, #1
 800150c:	2216      	movs	r2, #22
 800150e:	2104      	movs	r1, #4
 8001510:	2019      	movs	r0, #25
 8001512:	f000 fe2b 	bl	800216c <setDate>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <main+0x5c>
		 Error_Handler();
 800151c:	f000 f8cc 	bl	80016b8 <Error_Handler>

	 if (setTime(00,00,13) != HAL_OK)
 8001520:	220d      	movs	r2, #13
 8001522:	2100      	movs	r1, #0
 8001524:	2000      	movs	r0, #0
 8001526:	f000 fe47 	bl	80021b8 <setTime>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <main+0x70>
		 Error_Handler();
 8001530:	f000 f8c2 	bl	80016b8 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_DMA(&huart2, RxBuff, rx_command_size);
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <main+0xa8>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	490c      	ldr	r1, [pc, #48]	; (8001570 <main+0xac>)
 800153e:	480d      	ldr	r0, [pc, #52]	; (8001574 <main+0xb0>)
 8001540:	f006 fb2a 	bl	8007b98 <HAL_UART_Receive_DMA>

	while (1) {
		if(f_data_ready == SET)
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <main+0xb4>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d1fb      	bne.n	8001544 <main+0x80>
		{
			storeData(mes);
 800154c:	4b0b      	ldr	r3, [pc, #44]	; (800157c <main+0xb8>)
 800154e:	466c      	mov	r4, sp
 8001550:	f103 0210 	add.w	r2, r3, #16
 8001554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001558:	e884 0003 	stmia.w	r4, {r0, r1}
 800155c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800155e:	f000 f8b5 	bl	80016cc <storeData>
			f_data_ready = RESET;
 8001562:	4b05      	ldr	r3, [pc, #20]	; (8001578 <main+0xb4>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
		if(f_data_ready == SET)
 8001568:	e7ec      	b.n	8001544 <main+0x80>
 800156a:	bf00      	nop
 800156c:	20000000 	.word	0x20000000
 8001570:	200002c8 	.word	0x200002c8
 8001574:	20000420 	.word	0x20000420
 8001578:	20000344 	.word	0x20000344
 800157c:	2000032c 	.word	0x2000032c

08001580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0b8      	sub	sp, #224	; 0xe0
 8001584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001586:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800158a:	2244      	movs	r2, #68	; 0x44
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f007 fb46 	bl	8008c20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001594:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015a4:	463b      	mov	r3, r7
 80015a6:	2288      	movs	r2, #136	; 0x88
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f007 fb38 	bl	8008c20 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80015b0:	f003 f9c6 	bl	8004940 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80015b4:	4b3e      	ldr	r3, [pc, #248]	; (80016b0 <SystemClock_Config+0x130>)
 80015b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ba:	4a3d      	ldr	r2, [pc, #244]	; (80016b0 <SystemClock_Config+0x130>)
 80015bc:	f023 0318 	bic.w	r3, r3, #24
 80015c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80015c4:	2306      	movs	r3, #6
 80015c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d8:	2310      	movs	r3, #16
 80015da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015de:	2302      	movs	r3, #2
 80015e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015e4:	2302      	movs	r3, #2
 80015e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015f0:	230a      	movs	r3, #10
 80015f2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015f6:	2307      	movs	r3, #7
 80015f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001602:	2302      	movs	r3, #2
 8001604:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001608:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800160c:	4618      	mov	r0, r3
 800160e:	f003 feeb 	bl	80053e8 <HAL_RCC_OscConfig>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001618:	f000 f84e 	bl	80016b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800161c:	230f      	movs	r3, #15
 800161e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001622:	2303      	movs	r3, #3
 8001624:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001628:	2300      	movs	r3, #0
 800162a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800163a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800163e:	2104      	movs	r1, #4
 8001640:	4618      	mov	r0, r3
 8001642:	f004 fab9 	bl	8005bb8 <HAL_RCC_ClockConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800164c:	f000 f834 	bl	80016b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001650:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <SystemClock_Config+0x134>)
 8001652:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001654:	2300      	movs	r3, #0
 8001656:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001658:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800165c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800165e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001662:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001666:	2302      	movs	r3, #2
 8001668:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800166a:	2301      	movs	r3, #1
 800166c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800166e:	2308      	movs	r3, #8
 8001670:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001672:	2307      	movs	r3, #7
 8001674:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001676:	2302      	movs	r3, #2
 8001678:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800167a:	2302      	movs	r3, #2
 800167c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800167e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001682:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f004 fc9c 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8001692:	f000 f811 	bl	80016b8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001696:	f44f 7000 	mov.w	r0, #512	; 0x200
 800169a:	f003 f96f 	bl	800497c <HAL_PWREx_ControlVoltageScaling>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x128>
  {
    Error_Handler();
 80016a4:	f000 f808 	bl	80016b8 <Error_Handler>
  }
}
 80016a8:	bf00      	nop
 80016aa:	37e0      	adds	r7, #224	; 0xe0
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40021000 	.word	0x40021000
 80016b4:	00024002 	.word	0x00024002

080016b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	printf("ERROR\r\n");
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <Error_Handler+0x10>)
 80016be:	f008 fd09 	bl	800a0d4 <puts>
  /* USER CODE END Error_Handler_Debug */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	0800eae0 	.word	0x0800eae0

080016cc <storeData>:

//Variable with current address
uint32_t curAddr = 0;

//Write date and data to memory
HAL_StatusTypeDef storeData(struct measurement mes) {
 80016cc:	b084      	sub	sp, #16
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b084      	sub	sp, #16
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	f107 0c18 	add.w	ip, r7, #24
 80016d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	if ((curAddr + 22) >= FLASH_SIZE_HERE)
 80016dc:	4b22      	ldr	r3, [pc, #136]	; (8001768 <storeData+0x9c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3316      	adds	r3, #22
 80016e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80016e6:	d301      	bcc.n	80016ec <storeData+0x20>
		return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e036      	b.n	800175a <storeData+0x8e>
	uint32_t tmp2;
	tmp2 = mes.time;
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	60bb      	str	r3, [r7, #8]
	if (CSP_QSPI_Write(&tmp2, curAddr, 4) != HAL_OK)
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <storeData+0x9c>)
 80016f2:	6819      	ldr	r1, [r3, #0]
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2204      	movs	r2, #4
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 fbb4 	bl	8001e68 <CSP_QSPI_Write>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <storeData+0x3e>
		return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e027      	b.n	800175a <storeData+0x8e>

	curAddr = curAddr + 4;
 800170a:	4b17      	ldr	r3, [pc, #92]	; (8001768 <storeData+0x9c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	3304      	adds	r3, #4
 8001710:	4a15      	ldr	r2, [pc, #84]	; (8001768 <storeData+0x9c>)
 8001712:	6013      	str	r3, [r2, #0]
	uint16_t tmp = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i < 9; i++) {
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	e019      	b.n	8001752 <storeData+0x86>
		tmp = mes.meas[i];
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	3318      	adds	r3, #24
 8001724:	443b      	add	r3, r7
 8001726:	889b      	ldrh	r3, [r3, #4]
 8001728:	80fb      	strh	r3, [r7, #6]
		if (CSP_QSPI_Write(&tmp, curAddr, 2) != HAL_OK)
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <storeData+0x9c>)
 800172c:	6819      	ldr	r1, [r3, #0]
 800172e:	1dbb      	adds	r3, r7, #6
 8001730:	2202      	movs	r2, #2
 8001732:	4618      	mov	r0, r3
 8001734:	f000 fb98 	bl	8001e68 <CSP_QSPI_Write>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <storeData+0x76>
			return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e00b      	b.n	800175a <storeData+0x8e>
		curAddr = curAddr + 2;
 8001742:	4b09      	ldr	r3, [pc, #36]	; (8001768 <storeData+0x9c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	3302      	adds	r3, #2
 8001748:	4a07      	ldr	r2, [pc, #28]	; (8001768 <storeData+0x9c>)
 800174a:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 9; i++) {
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	3301      	adds	r3, #1
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2b08      	cmp	r3, #8
 8001756:	dde2      	ble.n	800171e <storeData+0x52>
	}
	return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001764:	b004      	add	sp, #16
 8001766:	4770      	bx	lr
 8001768:	20000348 	.word	0x20000348

0800176c <sendData>:

uint16_t sendData() {
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
	uint16_t dataNum = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	82fb      	strh	r3, [r7, #22]
	uint32_t tmpCurAddr = curAddr;
 8001776:	4b2d      	ldr	r3, [pc, #180]	; (800182c <sendData+0xc0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60bb      	str	r3, [r7, #8]
	static uint16_t readData[11];
	uint32_t timestamp;

	if (curAddr < 18)
 800177c:	4b2b      	ldr	r3, [pc, #172]	; (800182c <sendData+0xc0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b11      	cmp	r3, #17
 8001782:	d801      	bhi.n	8001788 <sendData+0x1c>
		return dataNum;
 8001784:	8afb      	ldrh	r3, [r7, #22]
 8001786:	e04d      	b.n	8001824 <sendData+0xb8>

	for (int i = 0; i < (tmpCurAddr / 22); i++) \
 8001788:	2300      	movs	r3, #0
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	e038      	b.n	8001800 <sendData+0x94>
	{
		if (CSP_QSPI_Read(&readData, dataNum * 22, 22) != HAL_OK)
 800178e:	8afb      	ldrh	r3, [r7, #22]
 8001790:	2216      	movs	r2, #22
 8001792:	fb02 f303 	mul.w	r3, r2, r3
 8001796:	2216      	movs	r2, #22
 8001798:	4619      	mov	r1, r3
 800179a:	4825      	ldr	r0, [pc, #148]	; (8001830 <sendData+0xc4>)
 800179c:	f000 fbde 	bl	8001f5c <CSP_QSPI_Read>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <sendData+0x3e>
			Error_Handler();
 80017a6:	f7ff ff87 	bl	80016b8 <Error_Handler>
		dataNum++;
 80017aa:	8afb      	ldrh	r3, [r7, #22]
 80017ac:	3301      	adds	r3, #1
 80017ae:	82fb      	strh	r3, [r7, #22]
		curAddr -= 22;
 80017b0:	4b1e      	ldr	r3, [pc, #120]	; (800182c <sendData+0xc0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	3b16      	subs	r3, #22
 80017b6:	4a1d      	ldr	r2, [pc, #116]	; (800182c <sendData+0xc0>)
 80017b8:	6013      	str	r3, [r2, #0]
		timestamp = (readData[1] << 16) | readData[0];
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <sendData+0xc4>)
 80017bc:	885b      	ldrh	r3, [r3, #2]
 80017be:	041b      	lsls	r3, r3, #16
 80017c0:	4a1b      	ldr	r2, [pc, #108]	; (8001830 <sendData+0xc4>)
 80017c2:	8812      	ldrh	r2, [r2, #0]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	607b      	str	r3, [r7, #4]
		printf("%d. %lu ", i, timestamp);
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	6939      	ldr	r1, [r7, #16]
 80017cc:	4819      	ldr	r0, [pc, #100]	; (8001834 <sendData+0xc8>)
 80017ce:	f008 fbfb 	bl	8009fc8 <iprintf>

		for (int j = 2; j < 11; j++)
 80017d2:	2302      	movs	r3, #2
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	e00a      	b.n	80017ee <sendData+0x82>
		{
			printf("%d ", readData[j]);
 80017d8:	4a15      	ldr	r2, [pc, #84]	; (8001830 <sendData+0xc4>)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e0:	4619      	mov	r1, r3
 80017e2:	4815      	ldr	r0, [pc, #84]	; (8001838 <sendData+0xcc>)
 80017e4:	f008 fbf0 	bl	8009fc8 <iprintf>
		for (int j = 2; j < 11; j++)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3301      	adds	r3, #1
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2b0a      	cmp	r3, #10
 80017f2:	ddf1      	ble.n	80017d8 <sendData+0x6c>
		}
		printf("\n\r");
 80017f4:	4811      	ldr	r0, [pc, #68]	; (800183c <sendData+0xd0>)
 80017f6:	f008 fbe7 	bl	8009fc8 <iprintf>
	for (int i = 0; i < (tmpCurAddr / 22); i++) \
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	3301      	adds	r3, #1
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	4a0f      	ldr	r2, [pc, #60]	; (8001840 <sendData+0xd4>)
 8001804:	fba2 2303 	umull	r2, r3, r2, r3
 8001808:	091a      	lsrs	r2, r3, #4
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	429a      	cmp	r2, r3
 800180e:	d8be      	bhi.n	800178e <sendData+0x22>
	}

	if(CSP_QSPI_EraseSector(0, tmpCurAddr) != HAL_OK)
 8001810:	68b9      	ldr	r1, [r7, #8]
 8001812:	2000      	movs	r0, #0
 8001814:	f000 fa7a 	bl	8001d0c <CSP_QSPI_EraseSector>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <sendData+0xb6>
		Error_Handler();
 800181e:	f7ff ff4b 	bl	80016b8 <Error_Handler>

	return dataNum;
 8001822:	8afb      	ldrh	r3, [r7, #22]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000348 	.word	0x20000348
 8001830:	2000034c 	.word	0x2000034c
 8001834:	0800eae8 	.word	0x0800eae8
 8001838:	0800eaf4 	.word	0x0800eaf4
 800183c:	0800eaf8 	.word	0x0800eaf8
 8001840:	ba2e8ba3 	.word	0xba2e8ba3

08001844 <printCurrTime>:

void printCurrTime()
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b092      	sub	sp, #72	; 0x48
 8001848:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef currentTime;
  RTC_DateTypeDef currentDate;
  time_t timestamp;
  struct tm currTime;

  HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 800184a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800184e:	2200      	movs	r2, #0
 8001850:	4619      	mov	r1, r3
 8001852:	481b      	ldr	r0, [pc, #108]	; (80018c0 <printCurrTime+0x7c>)
 8001854:	f005 f98a 	bl	8006b6c <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8001858:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800185c:	2200      	movs	r2, #0
 800185e:	4619      	mov	r1, r3
 8001860:	4817      	ldr	r0, [pc, #92]	; (80018c0 <printCurrTime+0x7c>)
 8001862:	f005 fa66 	bl	8006d32 <HAL_RTC_GetDate>

  currTime.tm_year = currentDate.Year + 100;
 8001866:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800186a:	3364      	adds	r3, #100	; 0x64
 800186c:	61bb      	str	r3, [r7, #24]
  currTime.tm_mday = currentDate.Date;
 800186e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001872:	613b      	str	r3, [r7, #16]
  currTime.tm_mon  = currentDate.Month - 1;
 8001874:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001878:	3b01      	subs	r3, #1
 800187a:	617b      	str	r3, [r7, #20]

  currTime.tm_hour = currentTime.Hours;
 800187c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001880:	60fb      	str	r3, [r7, #12]
  currTime.tm_min  = currentTime.Minutes;
 8001882:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001886:	60bb      	str	r3, [r7, #8]
  currTime.tm_sec  = currentTime.Seconds;
 8001888:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800188c:	607b      	str	r3, [r7, #4]

  timestamp = mktime(&currTime);
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	4618      	mov	r0, r3
 8001892:	f007 faa5 	bl	8008de0 <mktime>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

  printf("%s as timestamp %lu\r\n",ctime(&timestamp), (uint32_t)timestamp);
 800189e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a2:	4618      	mov	r0, r3
 80018a4:	f007 f868 	bl	8008978 <ctime>
 80018a8:	4601      	mov	r1, r0
 80018aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80018ae:	4613      	mov	r3, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	4804      	ldr	r0, [pc, #16]	; (80018c4 <printCurrTime+0x80>)
 80018b4:	f008 fb88 	bl	8009fc8 <iprintf>
}
 80018b8:	bf00      	nop
 80018ba:	3748      	adds	r7, #72	; 0x48
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200003a8 	.word	0x200003a8
 80018c4:	0800eafc 	.word	0x0800eafc

080018c8 <parseCommand>:

uint8_t parseCommand(uint8_t *buf)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	switch(buf[0])
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b44      	cmp	r3, #68	; 0x44
 80018d6:	d004      	beq.n	80018e2 <parseCommand+0x1a>
 80018d8:	2b54      	cmp	r3, #84	; 0x54
 80018da:	d105      	bne.n	80018e8 <parseCommand+0x20>
	{
	case 'T':
		printCurrTime();
 80018dc:	f7ff ffb2 	bl	8001844 <printCurrTime>
		break;
 80018e0:	e004      	b.n	80018ec <parseCommand+0x24>
	case 'D':
		sendData();
 80018e2:	f7ff ff43 	bl	800176c <sendData>
		break;
 80018e6:	e001      	b.n	80018ec <parseCommand+0x24>
	default:
		return 1;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e000      	b.n	80018ee <parseCommand+0x26>
	}

	return 0;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_QUADSPI_Init+0x44>)
 80018fe:	4a10      	ldr	r2, [pc, #64]	; (8001940 <MX_QUADSPI_Init+0x48>)
 8001900:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_QUADSPI_Init+0x44>)
 8001904:	2201      	movs	r2, #1
 8001906:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <MX_QUADSPI_Init+0x44>)
 800190a:	2204      	movs	r2, #4
 800190c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <MX_QUADSPI_Init+0x44>)
 8001910:	2210      	movs	r2, #16
 8001912:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <MX_QUADSPI_Init+0x44>)
 8001916:	2217      	movs	r2, #23
 8001918:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 800191a:	4b08      	ldr	r3, [pc, #32]	; (800193c <MX_QUADSPI_Init+0x44>)
 800191c:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001920:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_QUADSPI_Init+0x44>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001928:	4804      	ldr	r0, [pc, #16]	; (800193c <MX_QUADSPI_Init+0x44>)
 800192a:	f003 f87d 	bl	8004a28 <HAL_QSPI_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_QUADSPI_Init+0x40>
  {
    Error_Handler();
 8001934:	f7ff fec0 	bl	80016b8 <Error_Handler>
  }

}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000364 	.word	0x20000364
 8001940:	a0001000 	.word	0xa0001000

08001944 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08a      	sub	sp, #40	; 0x28
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a17      	ldr	r2, [pc, #92]	; (80019c0 <HAL_QSPI_MspInit+0x7c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d128      	bne.n	80019b8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001966:	4b17      	ldr	r3, [pc, #92]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 8001968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800196a:	4a16      	ldr	r2, [pc, #88]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 800196c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001970:	6513      	str	r3, [r2, #80]	; 0x50
 8001972:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 8001974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	4a10      	ldr	r2, [pc, #64]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 8001984:	f043 0310 	orr.w	r3, r3, #16
 8001988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_QSPI_MspInit+0x80>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001996:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800199a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80019a8:	230a      	movs	r3, #10
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	4619      	mov	r1, r3
 80019b2:	4805      	ldr	r0, [pc, #20]	; (80019c8 <HAL_QSPI_MspInit+0x84>)
 80019b4:	f002 fd0e 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80019b8:	bf00      	nop
 80019ba:	3728      	adds	r7, #40	; 0x28
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	a0001000 	.word	0xa0001000
 80019c4:	40021000 	.word	0x40021000
 80019c8:	48001000 	.word	0x48001000

080019cc <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a08      	ldr	r2, [pc, #32]	; (80019fc <HAL_QSPI_MspDeInit+0x30>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d10a      	bne.n	80019f4 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 80019de:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <HAL_QSPI_MspDeInit+0x34>)
 80019e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <HAL_QSPI_MspDeInit+0x34>)
 80019e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019e8:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80019ea:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80019ee:	4805      	ldr	r0, [pc, #20]	; (8001a04 <HAL_QSPI_MspDeInit+0x38>)
 80019f0:	f002 fe9a 	bl	8004728 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
}
 80019f4:	bf00      	nop
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	a0001000 	.word	0xa0001000
 8001a00:	40021000 	.word	0x40021000
 8001a04:	48001000 	.word	0x48001000

08001a08 <CSP_QUADSPI_Init>:
*/



uint8_t CSP_QUADSPI_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
    //prepare QSPI peripheral for ST-Link Utility operations
	hqspi.Instance = QUADSPI;
 8001a0c:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <CSP_QUADSPI_Init+0x64>)
 8001a0e:	4a18      	ldr	r2, [pc, #96]	; (8001a70 <CSP_QUADSPI_Init+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
    if (HAL_QSPI_DeInit(&hqspi) != HAL_OK) {
 8001a12:	4816      	ldr	r0, [pc, #88]	; (8001a6c <CSP_QUADSPI_Init+0x64>)
 8001a14:	f003 f87e 	bl	8004b14 <HAL_QSPI_DeInit>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <CSP_QUADSPI_Init+0x1a>
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e021      	b.n	8001a66 <CSP_QUADSPI_Init+0x5e>
    }

    MX_QUADSPI_Init();
 8001a22:	f7ff ff69 	bl	80018f8 <MX_QUADSPI_Init>

    if (QSPI_ResetChip() != HAL_OK) {
 8001a26:	f000 f9c1 	bl	8001dac <QSPI_ResetChip>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <CSP_QUADSPI_Init+0x2c>
        return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e018      	b.n	8001a66 <CSP_QUADSPI_Init+0x5e>
    }

    HAL_Delay(1);
 8001a34:	2001      	movs	r0, #1
 8001a36:	f000 ff37 	bl	80028a8 <HAL_Delay>

    if (QSPI_AutoPollingMemReady() != HAL_OK) {
 8001a3a:	f000 f857 	bl	8001aec <QSPI_AutoPollingMemReady>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <CSP_QUADSPI_Init+0x40>
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e00e      	b.n	8001a66 <CSP_QUADSPI_Init+0x5e>
    }

    if (QSPI_WriteEnable() != HAL_OK) {
 8001a48:	f000 f888 	bl	8001b5c <QSPI_WriteEnable>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <CSP_QUADSPI_Init+0x4e>

        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e007      	b.n	8001a66 <CSP_QUADSPI_Init+0x5e>
    }

    if (QSPI_Configuration() != HAL_OK) {
 8001a56:	f000 f8cb 	bl	8001bf0 <QSPI_Configuration>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <CSP_QUADSPI_Init+0x5c>
        return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e000      	b.n	8001a66 <CSP_QUADSPI_Init+0x5e>
    }

    return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000364 	.word	0x20000364
 8001a70:	a0001000 	.word	0xa0001000

08001a74 <CSP_QSPI_Erase_Chip>:


uint8_t CSP_QSPI_Erase_Chip(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08e      	sub	sp, #56	; 0x38
 8001a78:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;


    if (QSPI_WriteEnable() != HAL_OK) {
 8001a7a:	f000 f86f 	bl	8001b5c <QSPI_WriteEnable>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <CSP_QSPI_Erase_Chip+0x14>
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e02b      	b.n	8001ae0 <CSP_QSPI_Erase_Chip+0x6c>
    }


    /* Erasing Sequence --------------------------------- */
    sCommand.Instruction = BULK_ERASE_CMD;
 8001a88:	23c7      	movs	r3, #199	; 0xc7
 8001a8a:	603b      	str	r3, [r7, #0]
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a90:	61bb      	str	r3, [r7, #24]
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8001a92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a96:	60fb      	str	r3, [r7, #12]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
    sCommand.Address = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	607b      	str	r3, [r7, #4]
    sCommand.DataMode = QSPI_DATA_NONE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DummyCycles = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]


    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_MAX_DELAY)
 8001ab8:	463b      	mov	r3, r7
 8001aba:	f04f 32ff 	mov.w	r2, #4294967295
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4809      	ldr	r0, [pc, #36]	; (8001ae8 <CSP_QSPI_Erase_Chip+0x74>)
 8001ac2:	f003 f84b 	bl	8004b5c <HAL_QSPI_Command>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <CSP_QSPI_Erase_Chip+0x5c>
        != HAL_OK) {
        return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e007      	b.n	8001ae0 <CSP_QSPI_Erase_Chip+0x6c>
    }

    if (QSPI_AutoPollingMemReady() != HAL_OK) {
 8001ad0:	f000 f80c 	bl	8001aec <QSPI_AutoPollingMemReady>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <CSP_QSPI_Erase_Chip+0x6a>
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <CSP_QSPI_Erase_Chip+0x6c>
    }

    return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3738      	adds	r7, #56	; 0x38
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000364 	.word	0x20000364

08001aec <QSPI_AutoPollingMemReady>:

uint8_t QSPI_AutoPollingMemReady(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b094      	sub	sp, #80	; 0x50
 8001af0:	af00      	add	r7, sp, #0

    QSPI_CommandTypeDef sCommand;
    QSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001af2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001af6:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.Instruction = READ_STATUS_REG_CMD;
 8001af8:	2305      	movs	r3, #5
 8001afa:	61bb      	str	r3, [r7, #24]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001afc:	2300      	movs	r3, #0
 8001afe:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.DataMode = QSPI_DATA_1_LINE;
 8001b04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b08:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.DummyCycles = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	647b      	str	r3, [r7, #68]	; 0x44
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001b12:	2300      	movs	r3, #0
 8001b14:	64bb      	str	r3, [r7, #72]	; 0x48
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001b16:	2300      	movs	r3, #0
 8001b18:	64fb      	str	r3, [r7, #76]	; 0x4c

    sConfig.Match = 0x00;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	603b      	str	r3, [r7, #0]
    sConfig.Mask = N25Q128A_SR_WIP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	607b      	str	r3, [r7, #4]
    sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
    sConfig.StatusBytesSize = 1;
 8001b26:	2301      	movs	r3, #1
 8001b28:	60fb      	str	r3, [r7, #12]
    sConfig.Interval = 0x10;
 8001b2a:	2310      	movs	r3, #16
 8001b2c:	60bb      	str	r3, [r7, #8]
    sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8001b2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b32:	617b      	str	r3, [r7, #20]

    if (HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig, HAL_MAX_DELAY) != HAL_OK)
 8001b34:	463a      	mov	r2, r7
 8001b36:	f107 0118 	add.w	r1, r7, #24
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3e:	4806      	ldr	r0, [pc, #24]	; (8001b58 <QSPI_AutoPollingMemReady+0x6c>)
 8001b40:	f003 f9a3 	bl	8004e8a <HAL_QSPI_AutoPolling>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <QSPI_AutoPollingMemReady+0x62>
    {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <QSPI_AutoPollingMemReady+0x64>
    }

    return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3750      	adds	r7, #80	; 0x50
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	20000364 	.word	0x20000364

08001b5c <QSPI_WriteEnable>:

static uint8_t QSPI_WriteEnable(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b094      	sub	sp, #80	; 0x50
 8001b60:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    QSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001b62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b66:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.Instruction = WRITE_ENABLE_CMD;
 8001b68:	2306      	movs	r3, #6
 8001b6a:	61bb      	str	r3, [r7, #24]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.DataMode = QSPI_DATA_NONE;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.DummyCycles = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	647b      	str	r3, [r7, #68]	; 0x44
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001b80:	2300      	movs	r3, #0
 8001b82:	64bb      	str	r3, [r7, #72]	; 0x48
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001b84:	2300      	movs	r3, #0
 8001b86:	64fb      	str	r3, [r7, #76]	; 0x4c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001b88:	f107 0318 	add.w	r3, r7, #24
 8001b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b90:	4619      	mov	r1, r3
 8001b92:	4816      	ldr	r0, [pc, #88]	; (8001bec <QSPI_WriteEnable+0x90>)
 8001b94:	f002 ffe2 	bl	8004b5c <HAL_QSPI_Command>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <QSPI_WriteEnable+0x46>
        != HAL_OK) {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e01f      	b.n	8001be2 <QSPI_WriteEnable+0x86>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match = 0x02;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	603b      	str	r3, [r7, #0]
    sConfig.Mask = 0x02;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	607b      	str	r3, [r7, #4]
    sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
    sConfig.StatusBytesSize = 1;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
    sConfig.Interval = 0x10;
 8001bb2:	2310      	movs	r3, #16
 8001bb4:	60bb      	str	r3, [r7, #8]
    sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8001bb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bba:	617b      	str	r3, [r7, #20]

    sCommand.Instruction = READ_STATUS_REG_CMD;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode = QSPI_DATA_1_LINE;
 8001bc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8001bc6:	463a      	mov	r2, r7
 8001bc8:	f107 0118 	add.w	r1, r7, #24
 8001bcc:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bd0:	4806      	ldr	r0, [pc, #24]	; (8001bec <QSPI_WriteEnable+0x90>)
 8001bd2:	f003 f95a 	bl	8004e8a <HAL_QSPI_AutoPolling>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <QSPI_WriteEnable+0x84>
                             HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e000      	b.n	8001be2 <QSPI_WriteEnable+0x86>
    }

    return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3750      	adds	r7, #80	; 0x50
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000364 	.word	0x20000364

08001bf0 <QSPI_Configuration>:


/*Enable quad mode and set dummy cycles count*/
uint8_t QSPI_Configuration(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b092      	sub	sp, #72	; 0x48
 8001bf4:	af00      	add	r7, sp, #0

    QSPI_CommandTypeDef sCommand;
    uint8_t reg;

    /*read configuration register*/
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001bf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bfa:	61fb      	str	r3, [r7, #28]
    sCommand.Instruction = READ_VOL_CFG_REG_CMD;
 8001bfc:	2385      	movs	r3, #133	; 0x85
 8001bfe:	607b      	str	r3, [r7, #4]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001c04:	2300      	movs	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DataMode = QSPI_DATA_1_LINE;
 8001c08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001c16:	2300      	movs	r3, #0
 8001c18:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.NbData = 1;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4837      	ldr	r0, [pc, #220]	; (8001d08 <QSPI_Configuration+0x118>)
 8001c2c:	f002 ff96 	bl	8004b5c <HAL_QSPI_Command>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <QSPI_Configuration+0x4a>
        != HAL_OK) {
        return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e061      	b.n	8001cfe <QSPI_Configuration+0x10e>
    }


    if (HAL_QSPI_Receive(&hqspi, &reg,
 8001c3a:	1cfb      	adds	r3, r7, #3
 8001c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c40:	4619      	mov	r1, r3
 8001c42:	4831      	ldr	r0, [pc, #196]	; (8001d08 <QSPI_Configuration+0x118>)
 8001c44:	f003 f87f 	bl	8004d46 <HAL_QSPI_Receive>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <QSPI_Configuration+0x62>
                         HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e055      	b.n	8001cfe <QSPI_Configuration+0x10e>
    }



    if (QSPI_WriteEnable() != HAL_OK) {
 8001c52:	f7ff ff83 	bl	8001b5c <QSPI_WriteEnable>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <QSPI_Configuration+0x70>

        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e04e      	b.n	8001cfe <QSPI_Configuration+0x10e>
    }


    /*set dummy cycles*/
    MODIFY_REG(reg, 0xF0, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(0xF0)));
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	b25a      	sxtb	r2, r3
 8001c6a:	23f0      	movs	r3, #240	; 0xf0
 8001c6c:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c78:	647b      	str	r3, [r7, #68]	; 0x44
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <QSPI_Configuration+0x94>
  {
    return 32U;
 8001c80:	2320      	movs	r3, #32
 8001c82:	e003      	b.n	8001c8c <QSPI_Configuration+0x9c>
  }
  return __builtin_clz(value);
 8001c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c86:	fab3 f383 	clz	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	230a      	movs	r3, #10
 8001c90:	408b      	lsls	r3, r1
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	4313      	orrs	r3, r2
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	70fb      	strb	r3, [r7, #3]

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001c9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca0:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001caa:	2300      	movs	r3, #0
 8001cac:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8001cb2:	2381      	movs	r3, #129	; 0x81
 8001cb4:	607b      	str	r3, [r7, #4]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
    sCommand.DataMode = QSPI_DATA_1_LINE;
 8001cba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cbe:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
    sCommand.NbData = 1;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480d      	ldr	r0, [pc, #52]	; (8001d08 <QSPI_Configuration+0x118>)
 8001cd2:	f002 ff43 	bl	8004b5c <HAL_QSPI_Command>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <QSPI_Configuration+0xf0>
        != HAL_OK) {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e00e      	b.n	8001cfe <QSPI_Configuration+0x10e>
    }

    if (HAL_QSPI_Transmit(&hqspi, &reg,
 8001ce0:	1cfb      	adds	r3, r7, #3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4807      	ldr	r0, [pc, #28]	; (8001d08 <QSPI_Configuration+0x118>)
 8001cea:	f002 ff95 	bl	8004c18 <HAL_QSPI_Transmit>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <QSPI_Configuration+0x10c>
                          HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
        Error_Handler();
 8001cf4:	f7ff fce0 	bl	80016b8 <Error_Handler>
        return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <QSPI_Configuration+0x10e>
    }
    return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3748      	adds	r7, #72	; 0x48
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000364 	.word	0x20000364

08001d0c <CSP_QSPI_EraseSector>:

uint8_t CSP_QSPI_EraseSector(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b090      	sub	sp, #64	; 0x40
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]

    QSPI_CommandTypeDef sCommand;

    EraseStartAddress = EraseStartAddress
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	0c1b      	lsrs	r3, r3, #16
 8001d1a:	041b      	lsls	r3, r3, #16
 8001d1c:	607b      	str	r3, [r7, #4]
                        - EraseStartAddress % N25Q128A_SECTOR_SIZE;

    /* Erasing Sequence -------------------------------------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d22:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8001d24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d28:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001d32:	2300      	movs	r3, #0
 8001d34:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001d36:	2300      	movs	r3, #0
 8001d38:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.Instruction = SECTOR_ERASE_CMD;
 8001d3a:	23d8      	movs	r3, #216	; 0xd8
 8001d3c:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 8001d3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24

    sCommand.DataMode = QSPI_DATA_NONE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DummyCycles = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]

    while (EraseEndAddress >= EraseStartAddress)
 8001d4c:	e022      	b.n	8001d94 <CSP_QSPI_EraseSector+0x88>
    {
        sCommand.Address = (EraseStartAddress & 0x0FFFFFFF);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001d54:	60fb      	str	r3, [r7, #12]

        if (QSPI_WriteEnable() != HAL_OK) {
 8001d56:	f7ff ff01 	bl	8001b5c <QSPI_WriteEnable>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <CSP_QSPI_EraseSector+0x58>
            return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e01c      	b.n	8001d9e <CSP_QSPI_EraseSector+0x92>
        }

        if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001d64:	f107 0308 	add.w	r3, r7, #8
 8001d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	480e      	ldr	r0, [pc, #56]	; (8001da8 <CSP_QSPI_EraseSector+0x9c>)
 8001d70:	f002 fef4 	bl	8004b5c <HAL_QSPI_Command>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <CSP_QSPI_EraseSector+0x72>
            != HAL_OK) {
            return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00f      	b.n	8001d9e <CSP_QSPI_EraseSector+0x92>
        }
        EraseStartAddress += N25Q128A_SECTOR_SIZE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001d84:	607b      	str	r3, [r7, #4]

        if (QSPI_AutoPollingMemReady() != HAL_OK) {
 8001d86:	f7ff feb1 	bl	8001aec <QSPI_AutoPollingMemReady>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <CSP_QSPI_EraseSector+0x88>
            return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e004      	b.n	8001d9e <CSP_QSPI_EraseSector+0x92>
    while (EraseEndAddress >= EraseStartAddress)
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d2d8      	bcs.n	8001d4e <CSP_QSPI_EraseSector+0x42>
        }
    }

    return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3740      	adds	r7, #64	; 0x40
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000364 	.word	0x20000364

08001dac <QSPI_ResetChip>:
    }
    return HAL_OK;
}

uint8_t QSPI_ResetChip()
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b090      	sub	sp, #64	; 0x40
 8001db0:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    uint32_t temp = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	63fb      	str	r3, [r7, #60]	; 0x3c
    /* Erasing Sequence -------------------------------------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001db6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dba:	61fb      	str	r3, [r7, #28]
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8001dbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dc0:	613b      	str	r3, [r7, #16]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.Instruction = RESET_ENABLE_CMD;
 8001dd2:	2366      	movs	r3, #102	; 0x66
 8001dd4:	607b      	str	r3, [r7, #4]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	623b      	str	r3, [r7, #32]
    sCommand.Address = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
    sCommand.DataMode = QSPI_DATA_NONE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dec:	4619      	mov	r1, r3
 8001dee:	481d      	ldr	r0, [pc, #116]	; (8001e64 <QSPI_ResetChip+0xb8>)
 8001df0:	f002 feb4 	bl	8004b5c <HAL_QSPI_Command>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <QSPI_ResetChip+0x52>
        != HAL_OK) {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e02e      	b.n	8001e5c <QSPI_ResetChip+0xb0>
    }
    for (temp = 0; temp < 0x2f; temp++) {
 8001dfe:	2300      	movs	r3, #0
 8001e00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e02:	e003      	b.n	8001e0c <QSPI_ResetChip+0x60>
        __NOP();
 8001e04:	bf00      	nop
    for (temp = 0; temp < 0x2f; temp++) {
 8001e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e08:	3301      	adds	r3, #1
 8001e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0e:	2b2e      	cmp	r3, #46	; 0x2e
 8001e10:	d9f8      	bls.n	8001e04 <QSPI_ResetChip+0x58>
    }

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001e12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e16:	61fb      	str	r3, [r7, #28]
    sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8001e18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e1c:	613b      	str	r3, [r7, #16]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001e26:	2300      	movs	r3, #0
 8001e28:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.Instruction = RESET_MEMORY_CMD;
 8001e2e:	2399      	movs	r3, #153	; 0x99
 8001e30:	607b      	str	r3, [r7, #4]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
    sCommand.Address = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60bb      	str	r3, [r7, #8]
    sCommand.DataMode = QSPI_DATA_NONE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61bb      	str	r3, [r7, #24]

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4806      	ldr	r0, [pc, #24]	; (8001e64 <QSPI_ResetChip+0xb8>)
 8001e4c:	f002 fe86 	bl	8004b5c <HAL_QSPI_Command>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <QSPI_ResetChip+0xae>
        != HAL_OK) {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <QSPI_ResetChip+0xb0>
    }
    return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3740      	adds	r7, #64	; 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000364 	.word	0x20000364

08001e68 <CSP_QSPI_Write>:
  return HAL_OK;
}


uint8_t CSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b096      	sub	sp, #88	; 0x58
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001e7c:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001e7e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d901      	bls.n	8001e8a <CSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8001e9c:	2312      	movs	r3, #18
 8001e9e:	617b      	str	r3, [r7, #20]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001ea0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ea4:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001ea6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eaa:	623b      	str	r3, [r7, #32]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001eb0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001eb4:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DummyCycles       = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    s_command.Address = current_addr;
 8001ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ec8:	61bb      	str	r3, [r7, #24]
    s_command.NbData  = current_size;
 8001eca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ecc:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable() != HAL_OK)
 8001ece:	f7ff fe45 	bl	8001b5c <QSPI_WriteEnable>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <CSP_QSPI_Write+0x74>
    {
      return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e038      	b.n	8001f4e <CSP_QSPI_Write+0xe6>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	481c      	ldr	r0, [pc, #112]	; (8001f58 <CSP_QSPI_Write+0xf0>)
 8001ee8:	f002 fe38 	bl	8004b5c <HAL_QSPI_Command>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <CSP_QSPI_Write+0x8e>
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e02b      	b.n	8001f4e <CSP_QSPI_Write+0xe6>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	4816      	ldr	r0, [pc, #88]	; (8001f58 <CSP_QSPI_Write+0xf0>)
 8001efe:	f002 fe8b 	bl	8004c18 <HAL_QSPI_Transmit>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <CSP_QSPI_Write+0xa4>
    {
      return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e020      	b.n	8001f4e <CSP_QSPI_Write+0xe6>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8001f0c:	f7ff fdee 	bl	8001aec <QSPI_AutoPollingMemReady>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <CSP_QSPI_Write+0xb2>
    {
      return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e019      	b.n	8001f4e <CSP_QSPI_Write+0xe6>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001f1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001f1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f1e:	4413      	add	r3, r2
 8001f20:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f26:	4413      	add	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 8001f2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f2c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d203      	bcs.n	8001f3e <CSP_QSPI_Write+0xd6>
 8001f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	e001      	b.n	8001f42 <CSP_QSPI_Write+0xda>
 8001f3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f42:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 8001f44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001f46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d3bc      	bcc.n	8001ec6 <CSP_QSPI_Write+0x5e>

  return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3758      	adds	r7, #88	; 0x58
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000364 	.word	0x20000364

08001f5c <CSP_QSPI_Read>:


uint8_t CSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b092      	sub	sp, #72	; 0x48
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the read command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001f68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f6c:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8001f6e:	23eb      	movs	r3, #235	; 0xeb
 8001f70:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001f72:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001f78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f7c:	61fb      	str	r3, [r7, #28]
  s_command.Address           = ReadAddr;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001f82:	2300      	movs	r3, #0
 8001f84:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001f86:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001f8a:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8001f8c:	230a      	movs	r3, #10
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = Size;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001fa0:	f107 0310 	add.w	r3, r7, #16
 8001fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4816      	ldr	r0, [pc, #88]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001fac:	f002 fdd6 	bl	8004b5c <HAL_QSPI_Command>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <CSP_QSPI_Read+0x5e>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e01f      	b.n	8001ffa <CSP_QSPI_Read+0x9e>
  }

  /* Set S# timing for Read command */
  MODIFY_REG(hqspi.Instance->DCR, QUADSPI_DCR_CSHT, QSPI_CS_HIGH_TIME_3_CYCLE);
 8001fba:	4b12      	ldr	r3, [pc, #72]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fc4:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fcc:	605a      	str	r2, [r3, #4]

  /* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd2:	68f9      	ldr	r1, [r7, #12]
 8001fd4:	480b      	ldr	r0, [pc, #44]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001fd6:	f002 feb6 	bl	8004d46 <HAL_QSPI_Receive>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <CSP_QSPI_Read+0x88>
  {
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e00a      	b.n	8001ffa <CSP_QSPI_Read+0x9e>
  }

  /* Restore S# timing for nonRead commands */
  MODIFY_REG(hqspi.Instance->DCR, QUADSPI_DCR_CSHT, QSPI_CS_HIGH_TIME_6_CYCLE);
 8001fe4:	4b07      	ldr	r3, [pc, #28]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <CSP_QSPI_Read+0xa8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 8001ff6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3748      	adds	r7, #72	; 0x48
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000364 	.word	0x20000364

08002008 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b092      	sub	sp, #72	; 0x48
 800200c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800200e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
 800201c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800201e:	2300      	movs	r3, #0
 8002020:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8002022:	1d3b      	adds	r3, r7, #4
 8002024:	222c      	movs	r2, #44	; 0x2c
 8002026:	2100      	movs	r1, #0
 8002028:	4618      	mov	r0, r3
 800202a:	f006 fdf9 	bl	8008c20 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800202e:	4b3c      	ldr	r3, [pc, #240]	; (8002120 <MX_RTC_Init+0x118>)
 8002030:	4a3c      	ldr	r2, [pc, #240]	; (8002124 <MX_RTC_Init+0x11c>)
 8002032:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002034:	4b3a      	ldr	r3, [pc, #232]	; (8002120 <MX_RTC_Init+0x118>)
 8002036:	2200      	movs	r2, #0
 8002038:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800203a:	4b39      	ldr	r3, [pc, #228]	; (8002120 <MX_RTC_Init+0x118>)
 800203c:	227f      	movs	r2, #127	; 0x7f
 800203e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002040:	4b37      	ldr	r3, [pc, #220]	; (8002120 <MX_RTC_Init+0x118>)
 8002042:	22ff      	movs	r2, #255	; 0xff
 8002044:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002046:	4b36      	ldr	r3, [pc, #216]	; (8002120 <MX_RTC_Init+0x118>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800204c:	4b34      	ldr	r3, [pc, #208]	; (8002120 <MX_RTC_Init+0x118>)
 800204e:	2200      	movs	r2, #0
 8002050:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002052:	4b33      	ldr	r3, [pc, #204]	; (8002120 <MX_RTC_Init+0x118>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002058:	4b31      	ldr	r3, [pc, #196]	; (8002120 <MX_RTC_Init+0x118>)
 800205a:	2200      	movs	r2, #0
 800205c:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800205e:	4830      	ldr	r0, [pc, #192]	; (8002120 <MX_RTC_Init+0x118>)
 8002060:	f004 fc6c 	bl	800693c <HAL_RTC_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800206a:	f7ff fb25 	bl	80016b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800206e:	230c      	movs	r3, #12
 8002070:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002080:	2300      	movs	r3, #0
 8002082:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002084:	2300      	movs	r3, #0
 8002086:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002088:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800208c:	2200      	movs	r2, #0
 800208e:	4619      	mov	r1, r3
 8002090:	4823      	ldr	r0, [pc, #140]	; (8002120 <MX_RTC_Init+0x118>)
 8002092:	f004 fcce 	bl	8006a32 <HAL_RTC_SetTime>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 800209c:	f7ff fb0c 	bl	80016b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80020a0:	2301      	movs	r3, #1
 80020a2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_APRIL;
 80020a6:	2304      	movs	r3, #4
 80020a8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 25;
 80020ac:	2319      	movs	r3, #25
 80020ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 22;
 80020b2:	2316      	movs	r3, #22
 80020b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80020b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020bc:	2200      	movs	r2, #0
 80020be:	4619      	mov	r1, r3
 80020c0:	4817      	ldr	r0, [pc, #92]	; (8002120 <MX_RTC_Init+0x118>)
 80020c2:	f004 fdaf 	bl	8006c24 <HAL_RTC_SetDate>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80020cc:	f7ff faf4 	bl	80016b8 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 80020e8:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
 80020ec:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 1;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 80020fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002102:	1d3b      	adds	r3, r7, #4
 8002104:	2200      	movs	r2, #0
 8002106:	4619      	mov	r1, r3
 8002108:	4805      	ldr	r0, [pc, #20]	; (8002120 <MX_RTC_Init+0x118>)
 800210a:	f004 fe5f 	bl	8006dcc <HAL_RTC_SetAlarm_IT>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 8002114:	f7ff fad0 	bl	80016b8 <Error_Handler>
  }

}
 8002118:	bf00      	nop
 800211a:	3748      	adds	r7, #72	; 0x48
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	200003a8 	.word	0x200003a8
 8002124:	40002800 	.word	0x40002800

08002128 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <HAL_RTC_MspInit+0x3c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10f      	bne.n	800215a <HAL_RTC_MspInit+0x32>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <HAL_RTC_MspInit+0x40>)
 800213c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002140:	4a09      	ldr	r2, [pc, #36]	; (8002168 <HAL_RTC_MspInit+0x40>)
 8002142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002146:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	2029      	movs	r0, #41	; 0x29
 8002150:	f001 fe93 	bl	8003e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002154:	2029      	movs	r0, #41	; 0x29
 8002156:	f001 feac 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40002800 	.word	0x40002800
 8002168:	40021000 	.word	0x40021000

0800216c <setDate>:
  /* USER CODE END RTC_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
HAL_StatusTypeDef setDate(uint8_t day, uint8_t month, uint8_t year, uint8_t weekDay) {
 800216c:	b590      	push	{r4, r7, lr}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	4604      	mov	r4, r0
 8002174:	4608      	mov	r0, r1
 8002176:	4611      	mov	r1, r2
 8002178:	461a      	mov	r2, r3
 800217a:	4623      	mov	r3, r4
 800217c:	71fb      	strb	r3, [r7, #7]
 800217e:	4603      	mov	r3, r0
 8002180:	71bb      	strb	r3, [r7, #6]
 8002182:	460b      	mov	r3, r1
 8002184:	717b      	strb	r3, [r7, #5]
 8002186:	4613      	mov	r3, r2
 8002188:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef Date;
	Date.Date = day;
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	73bb      	strb	r3, [r7, #14]
	Date.Month = month;
 800218e:	79bb      	ldrb	r3, [r7, #6]
 8002190:	737b      	strb	r3, [r7, #13]
	Date.WeekDay = weekDay;
 8002192:	793b      	ldrb	r3, [r7, #4]
 8002194:	733b      	strb	r3, [r7, #12]
	Date.Year = year;
 8002196:	797b      	ldrb	r3, [r7, #5]
 8002198:	73fb      	strb	r3, [r7, #15]

	return HAL_RTC_SetDate(&hrtc, &Date, RTC_FORMAT_BIN);
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2200      	movs	r2, #0
 80021a0:	4619      	mov	r1, r3
 80021a2:	4804      	ldr	r0, [pc, #16]	; (80021b4 <setDate+0x48>)
 80021a4:	f004 fd3e 	bl	8006c24 <HAL_RTC_SetDate>
 80021a8:	4603      	mov	r3, r0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd90      	pop	{r4, r7, pc}
 80021b2:	bf00      	nop
 80021b4:	200003a8 	.word	0x200003a8

080021b8 <setTime>:
HAL_StatusTypeDef setTime(uint8_t sec, uint8_t min, uint8_t hour) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	460b      	mov	r3, r1
 80021c4:	71bb      	strb	r3, [r7, #6]
 80021c6:	4613      	mov	r3, r2
 80021c8:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef Time;
	Time.Seconds = sec;
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	73bb      	strb	r3, [r7, #14]
	Time.Minutes = min;
 80021ce:	79bb      	ldrb	r3, [r7, #6]
 80021d0:	737b      	strb	r3, [r7, #13]
	Time.Hours = hour;
 80021d2:	797b      	ldrb	r3, [r7, #5]
 80021d4:	733b      	strb	r3, [r7, #12]
	Time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]
	Time.StoreOperation = RTC_STOREOPERATION_RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]

	return HAL_RTC_SetTime(&hrtc, &Time, RTC_FORMAT_BIN);
 80021de:	f107 030c 	add.w	r3, r7, #12
 80021e2:	2200      	movs	r2, #0
 80021e4:	4619      	mov	r1, r3
 80021e6:	4804      	ldr	r0, [pc, #16]	; (80021f8 <setTime+0x40>)
 80021e8:	f004 fc23 	bl	8006a32 <HAL_RTC_SetTime>
 80021ec:	4603      	mov	r3, r0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3720      	adds	r7, #32
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200003a8 	.word	0x200003a8

080021fc <getCurrTimestamp>:

uint32_t getCurrTimestamp()
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b092      	sub	sp, #72	; 0x48
 8002200:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef currentTime;
	  RTC_DateTypeDef currentDate;
	  time_t timestamp;
	  struct tm currTime;

	  HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 8002202:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002206:	2200      	movs	r2, #0
 8002208:	4619      	mov	r1, r3
 800220a:	4814      	ldr	r0, [pc, #80]	; (800225c <getCurrTimestamp+0x60>)
 800220c:	f004 fcae 	bl	8006b6c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8002210:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002214:	2200      	movs	r2, #0
 8002216:	4619      	mov	r1, r3
 8002218:	4810      	ldr	r0, [pc, #64]	; (800225c <getCurrTimestamp+0x60>)
 800221a:	f004 fd8a 	bl	8006d32 <HAL_RTC_GetDate>

	  currTime.tm_year = currentDate.Year + 100;
 800221e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002222:	3364      	adds	r3, #100	; 0x64
 8002224:	61bb      	str	r3, [r7, #24]
	  currTime.tm_mday = currentDate.Date;
 8002226:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800222a:	613b      	str	r3, [r7, #16]
	  currTime.tm_mon  = currentDate.Month - 1;
 800222c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002230:	3b01      	subs	r3, #1
 8002232:	617b      	str	r3, [r7, #20]

	  currTime.tm_hour = currentTime.Hours;
 8002234:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002238:	60fb      	str	r3, [r7, #12]
	  currTime.tm_min  = currentTime.Minutes;
 800223a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800223e:	60bb      	str	r3, [r7, #8]
	  currTime.tm_sec  = currentTime.Seconds;
 8002240:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002244:	607b      	str	r3, [r7, #4]

	  timestamp = mktime(&currTime);
 8002246:	1d3b      	adds	r3, r7, #4
 8002248:	4618      	mov	r0, r3
 800224a:	f006 fdc9 	bl	8008de0 <mktime>
 800224e:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40

	  return (uint32_t)timestamp;
 8002252:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8002254:	4618      	mov	r0, r3
 8002256:	3748      	adds	r7, #72	; 0x48
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	200003a8 	.word	0x200003a8

08002260 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002266:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <HAL_MspInit+0x44>)
 8002268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800226a:	4a0e      	ldr	r2, [pc, #56]	; (80022a4 <HAL_MspInit+0x44>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6613      	str	r3, [r2, #96]	; 0x60
 8002272:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <HAL_MspInit+0x44>)
 8002274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	607b      	str	r3, [r7, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800227e:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <HAL_MspInit+0x44>)
 8002280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002282:	4a08      	ldr	r2, [pc, #32]	; (80022a4 <HAL_MspInit+0x44>)
 8002284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002288:	6593      	str	r3, [r2, #88]	; 0x58
 800228a:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <HAL_MspInit+0x44>)
 800228c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002292:	603b      	str	r3, [r7, #0]
 8002294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000

080022a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ba:	e7fe      	b.n	80022ba <HardFault_Handler+0x4>

080022bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <MemManage_Handler+0x4>

080022c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <BusFault_Handler+0x4>

080022c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022cc:	e7fe      	b.n	80022cc <UsageFault_Handler+0x4>

080022ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ea:	b480      	push	{r7}
 80022ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022fc:	f000 fab4 	bl	8002868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002308:	4802      	ldr	r0, [pc, #8]	; (8002314 <DMA1_Channel6_IRQHandler+0x10>)
 800230a:	f001 ff84 	bl	8004216 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200004a0 	.word	0x200004a0

08002318 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800231c:	4802      	ldr	r0, [pc, #8]	; (8002328 <USART2_IRQHandler+0x10>)
 800231e:	f005 fcbf 	bl	8007ca0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000420 	.word	0x20000420

0800232c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002330:	4802      	ldr	r0, [pc, #8]	; (800233c <RTC_Alarm_IRQHandler+0x10>)
 8002332:	f004 fe87 	bl	8007044 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200003a8 	.word	0x200003a8

08002340 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
	return 1;
 8002344:	2301      	movs	r3, #1
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <_kill>:

int _kill(int pid, int sig)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800235a:	f006 fb15 	bl	8008988 <__errno>
 800235e:	4603      	mov	r3, r0
 8002360:	2216      	movs	r2, #22
 8002362:	601a      	str	r2, [r3, #0]
	return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <_exit>:

void _exit (int status)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002378:	f04f 31ff 	mov.w	r1, #4294967295
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff ffe7 	bl	8002350 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002382:	e7fe      	b.n	8002382 <_exit+0x12>

08002384 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
	return -1;
 800238c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002390:	4618      	mov	r0, r3
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023ac:	605a      	str	r2, [r3, #4]
	return 0;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_isatty>:

int _isatty(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
	return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	; (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	; (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	; (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	; (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f006 fab4 	bl	8008988 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	; (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	; (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20018000 	.word	0x20018000
 800244c:	00000400 	.word	0x00000400
 8002450:	200003d0 	.word	0x200003d0
 8002454:	20000528 	.word	0x20000528

08002458 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800245c:	4b17      	ldr	r3, [pc, #92]	; (80024bc <SystemInit+0x64>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002462:	4a16      	ldr	r2, [pc, #88]	; (80024bc <SystemInit+0x64>)
 8002464:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002468:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800246c:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <SystemInit+0x68>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a13      	ldr	r2, [pc, #76]	; (80024c0 <SystemInit+0x68>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002478:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <SystemInit+0x68>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <SystemInit+0x68>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a0f      	ldr	r2, [pc, #60]	; (80024c0 <SystemInit+0x68>)
 8002484:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002488:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800248c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800248e:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <SystemInit+0x68>)
 8002490:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002494:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <SystemInit+0x68>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a09      	ldr	r2, [pc, #36]	; (80024c0 <SystemInit+0x68>)
 800249c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80024a2:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <SystemInit+0x68>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <SystemInit+0x64>)
 80024aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024ae:	609a      	str	r2, [r3, #8]
#endif
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000ed00 	.word	0xe000ed00
 80024c0:	40021000 	.word	0x40021000

080024c4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ca:	f107 0310 	add.w	r3, r7, #16
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d8:	1d3b      	adds	r3, r7, #4
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	605a      	str	r2, [r3, #4]
 80024e0:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <MX_TIM2_Init+0x98>)
 80024e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 80024ea:	4b1c      	ldr	r3, [pc, #112]	; (800255c <MX_TIM2_Init+0x98>)
 80024ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f2:	4b1a      	ldr	r3, [pc, #104]	; (800255c <MX_TIM2_Init+0x98>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80024f8:	4b18      	ldr	r3, [pc, #96]	; (800255c <MX_TIM2_Init+0x98>)
 80024fa:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80024fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002500:	4b16      	ldr	r3, [pc, #88]	; (800255c <MX_TIM2_Init+0x98>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <MX_TIM2_Init+0x98>)
 8002508:	2200      	movs	r2, #0
 800250a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800250c:	4813      	ldr	r0, [pc, #76]	; (800255c <MX_TIM2_Init+0x98>)
 800250e:	f004 febb 	bl	8007288 <HAL_TIM_Base_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002518:	f7ff f8ce 	bl	80016b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800251c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002520:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002522:	f107 0310 	add.w	r3, r7, #16
 8002526:	4619      	mov	r1, r3
 8002528:	480c      	ldr	r0, [pc, #48]	; (800255c <MX_TIM2_Init+0x98>)
 800252a:	f004 ff04 	bl	8007336 <HAL_TIM_ConfigClockSource>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002534:	f7ff f8c0 	bl	80016b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002538:	2320      	movs	r3, #32
 800253a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002540:	1d3b      	adds	r3, r7, #4
 8002542:	4619      	mov	r1, r3
 8002544:	4805      	ldr	r0, [pc, #20]	; (800255c <MX_TIM2_Init+0x98>)
 8002546:	f005 f8f1 	bl	800772c <HAL_TIMEx_MasterConfigSynchronization>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002550:	f7ff f8b2 	bl	80016b8 <Error_Handler>
  }

}
 8002554:	bf00      	nop
 8002556:	3720      	adds	r7, #32
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	200003d4 	.word	0x200003d4

08002560 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002570:	d10b      	bne.n	800258a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002572:	4b09      	ldr	r3, [pc, #36]	; (8002598 <HAL_TIM_Base_MspInit+0x38>)
 8002574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002576:	4a08      	ldr	r2, [pc, #32]	; (8002598 <HAL_TIM_Base_MspInit+0x38>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6593      	str	r3, [r2, #88]	; 0x58
 800257e:	4b06      	ldr	r3, [pc, #24]	; (8002598 <HAL_TIM_Base_MspInit+0x38>)
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	40021000 	.word	0x40021000

0800259c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80025a0:	4b14      	ldr	r3, [pc, #80]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025a2:	4a15      	ldr	r2, [pc, #84]	; (80025f8 <MX_USART2_UART_Init+0x5c>)
 80025a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025ae:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025b4:	4b0f      	ldr	r3, [pc, #60]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025ba:	4b0e      	ldr	r3, [pc, #56]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025c2:	220c      	movs	r2, #12
 80025c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c6:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025cc:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025d2:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d8:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025da:	2200      	movs	r2, #0
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025de:	4805      	ldr	r0, [pc, #20]	; (80025f4 <MX_USART2_UART_Init+0x58>)
 80025e0:	f005 f92c 	bl	800783c <HAL_UART_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80025ea:	f7ff f865 	bl	80016b8 <Error_Handler>
  }

}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000420 	.word	0x20000420
 80025f8:	40004400 	.word	0x40004400

080025fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	; 0x28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a2f      	ldr	r2, [pc, #188]	; (80026d8 <HAL_UART_MspInit+0xdc>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d158      	bne.n	80026d0 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800261e:	4b2f      	ldr	r3, [pc, #188]	; (80026dc <HAL_UART_MspInit+0xe0>)
 8002620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002622:	4a2e      	ldr	r2, [pc, #184]	; (80026dc <HAL_UART_MspInit+0xe0>)
 8002624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002628:	6593      	str	r3, [r2, #88]	; 0x58
 800262a:	4b2c      	ldr	r3, [pc, #176]	; (80026dc <HAL_UART_MspInit+0xe0>)
 800262c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002636:	4b29      	ldr	r3, [pc, #164]	; (80026dc <HAL_UART_MspInit+0xe0>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	4a28      	ldr	r2, [pc, #160]	; (80026dc <HAL_UART_MspInit+0xe0>)
 800263c:	f043 0308 	orr.w	r3, r3, #8
 8002640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002642:	4b26      	ldr	r3, [pc, #152]	; (80026dc <HAL_UART_MspInit+0xe0>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800264e:	2360      	movs	r3, #96	; 0x60
 8002650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2303      	movs	r3, #3
 800265c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800265e:	2307      	movs	r3, #7
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	481d      	ldr	r0, [pc, #116]	; (80026e0 <HAL_UART_MspInit+0xe4>)
 800266a:	f001 feb3 	bl	80043d4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800266e:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 8002670:	4a1d      	ldr	r2, [pc, #116]	; (80026e8 <HAL_UART_MspInit+0xec>)
 8002672:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002674:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 8002676:	2202      	movs	r2, #2
 8002678:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800267a:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002680:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 8002682:	2200      	movs	r2, #0
 8002684:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002686:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 8002688:	2280      	movs	r2, #128	; 0x80
 800268a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800268c:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 800268e:	2200      	movs	r2, #0
 8002690:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002692:	4b14      	ldr	r3, [pc, #80]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 8002694:	2200      	movs	r2, #0
 8002696:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002698:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 800269a:	2200      	movs	r2, #0
 800269c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800269e:	4b11      	ldr	r3, [pc, #68]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80026a4:	480f      	ldr	r0, [pc, #60]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 80026a6:	f001 fc1f 	bl	8003ee8 <HAL_DMA_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 80026b0:	f7ff f802 	bl	80016b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a0b      	ldr	r2, [pc, #44]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 80026b8:	66da      	str	r2, [r3, #108]	; 0x6c
 80026ba:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <HAL_UART_MspInit+0xe8>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026c0:	2200      	movs	r2, #0
 80026c2:	2100      	movs	r1, #0
 80026c4:	2026      	movs	r0, #38	; 0x26
 80026c6:	f001 fbd8 	bl	8003e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026ca:	2026      	movs	r0, #38	; 0x26
 80026cc:	f001 fbf1 	bl	8003eb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80026d0:	bf00      	nop
 80026d2:	3728      	adds	r7, #40	; 0x28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40004400 	.word	0x40004400
 80026dc:	40021000 	.word	0x40021000
 80026e0:	48000c00 	.word	0x48000c00
 80026e4:	200004a0 	.word	0x200004a0
 80026e8:	4002006c 	.word	0x4002006c

080026ec <_read>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int _read(int file, char *ptr, int len) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  /* read one byte only, according to _fstat returning character device type */
  hstatus = HAL_UART_Receive(&huart2, (uint8_t*) ptr, 1, HAL_MAX_DELAY);
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295
 80026fc:	2201      	movs	r2, #1
 80026fe:	68b9      	ldr	r1, [r7, #8]
 8002700:	4807      	ldr	r0, [pc, #28]	; (8002720 <_read+0x34>)
 8002702:	f005 f97c 	bl	80079fe <HAL_UART_Receive>
 8002706:	4603      	mov	r3, r0
 8002708:	75fb      	strb	r3, [r7, #23]
  if (hstatus == HAL_OK)
 800270a:	7dfb      	ldrb	r3, [r7, #23]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <_read+0x28>
    return 1;
 8002710:	2301      	movs	r3, #1
 8002712:	e000      	b.n	8002716 <_read+0x2a>
  else
    return 0;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000420 	.word	0x20000420

08002724 <_write>:

int _write(int file, char *ptr, int len) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  /* write full string */
  hstatus = HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	b29a      	uxth	r2, r3
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	4807      	ldr	r0, [pc, #28]	; (8002758 <_write+0x34>)
 800273c:	f005 f8cc 	bl	80078d8 <HAL_UART_Transmit>
 8002740:	4603      	mov	r3, r0
 8002742:	75fb      	strb	r3, [r7, #23]
  if (hstatus == HAL_OK)
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <_write+0x2a>
    return len;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	e000      	b.n	8002750 <_write+0x2c>
  else
    return 0;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000420 	.word	0x20000420

0800275c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800275c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002794 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002760:	f7ff fe7a 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002764:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002766:	e003      	b.n	8002770 <LoopCopyDataInit>

08002768 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800276a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800276c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800276e:	3104      	adds	r1, #4

08002770 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002770:	480a      	ldr	r0, [pc, #40]	; (800279c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002774:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002776:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002778:	d3f6      	bcc.n	8002768 <CopyDataInit>
	ldr	r2, =_sbss
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800277c:	e002      	b.n	8002784 <LoopFillZerobss>

0800277e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800277e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002780:	f842 3b04 	str.w	r3, [r2], #4

08002784 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <LoopForever+0x16>)
	cmp	r2, r3
 8002786:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002788:	d3f9      	bcc.n	800277e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800278a:	f006 f903 	bl	8008994 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800278e:	f7fe fe99 	bl	80014c4 <main>

08002792 <LoopForever>:

LoopForever:
    b LoopForever
 8002792:	e7fe      	b.n	8002792 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002794:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002798:	0800f240 	.word	0x0800f240
	ldr	r0, =_sdata
 800279c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027a0:	20000248 	.word	0x20000248
	ldr	r2, =_sbss
 80027a4:	20000248 	.word	0x20000248
	ldr	r3, = _ebss
 80027a8:	20000524 	.word	0x20000524

080027ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027ac:	e7fe      	b.n	80027ac <ADC1_2_IRQHandler>
	...

080027b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027ba:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <HAL_Init+0x3c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <HAL_Init+0x3c>)
 80027c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c6:	2003      	movs	r0, #3
 80027c8:	f001 fb4c 	bl	8003e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027cc:	2000      	movs	r0, #0
 80027ce:	f000 f80f 	bl	80027f0 <HAL_InitTick>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	71fb      	strb	r3, [r7, #7]
 80027dc:	e001      	b.n	80027e2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027de:	f7ff fd3f 	bl	8002260 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027e2:	79fb      	ldrb	r3, [r7, #7]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40022000 	.word	0x40022000

080027f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027fc:	4b17      	ldr	r3, [pc, #92]	; (800285c <HAL_InitTick+0x6c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d023      	beq.n	800284c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002804:	4b16      	ldr	r3, [pc, #88]	; (8002860 <HAL_InitTick+0x70>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b14      	ldr	r3, [pc, #80]	; (800285c <HAL_InitTick+0x6c>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	4619      	mov	r1, r3
 800280e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002812:	fbb3 f3f1 	udiv	r3, r3, r1
 8002816:	fbb2 f3f3 	udiv	r3, r2, r3
 800281a:	4618      	mov	r0, r3
 800281c:	f001 fb57 	bl	8003ece <HAL_SYSTICK_Config>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10f      	bne.n	8002846 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b0f      	cmp	r3, #15
 800282a:	d809      	bhi.n	8002840 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800282c:	2200      	movs	r2, #0
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	f001 fb21 	bl	8003e7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002838:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <HAL_InitTick+0x74>)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6013      	str	r3, [r2, #0]
 800283e:	e007      	b.n	8002850 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
 8002844:	e004      	b.n	8002850 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	73fb      	strb	r3, [r7, #15]
 800284a:	e001      	b.n	8002850 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000010 	.word	0x20000010
 8002860:	20000008 	.word	0x20000008
 8002864:	2000000c 	.word	0x2000000c

08002868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800286c:	4b06      	ldr	r3, [pc, #24]	; (8002888 <HAL_IncTick+0x20>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_IncTick+0x24>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4413      	add	r3, r2
 8002878:	4a04      	ldr	r2, [pc, #16]	; (800288c <HAL_IncTick+0x24>)
 800287a:	6013      	str	r3, [r2, #0]
}
 800287c:	bf00      	nop
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000010 	.word	0x20000010
 800288c:	200004e8 	.word	0x200004e8

08002890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return uwTick;
 8002894:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <HAL_GetTick+0x14>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	200004e8 	.word	0x200004e8

080028a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff ffee 	bl	8002890 <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c0:	d005      	beq.n	80028ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <HAL_Delay+0x44>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4413      	add	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ce:	bf00      	nop
 80028d0:	f7ff ffde 	bl	8002890 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d8f7      	bhi.n	80028d0 <HAL_Delay+0x28>
  {
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000010 	.word	0x20000010

080028f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	431a      	orrs	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	609a      	str	r2, [r3, #8]
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	609a      	str	r2, [r3, #8]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
 8002964:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3360      	adds	r3, #96	; 0x60
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4b08      	ldr	r3, [pc, #32]	; (800299c <LL_ADC_SetOffset+0x44>)
 800297a:	4013      	ands	r3, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	4313      	orrs	r3, r2
 8002988:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002990:	bf00      	nop
 8002992:	371c      	adds	r7, #28
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	03fff000 	.word	0x03fff000

080029a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3360      	adds	r3, #96	; 0x60
 80029ae:	461a      	mov	r2, r3
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	3360      	adds	r3, #96	; 0x60
 80029dc:	461a      	mov	r2, r3
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	431a      	orrs	r2, r3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80029f6:	bf00      	nop
 80029f8:	371c      	adds	r7, #28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3330      	adds	r3, #48	; 0x30
 8002a38:	461a      	mov	r2, r3
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	0a1b      	lsrs	r3, r3, #8
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	f003 030c 	and.w	r3, r3, #12
 8002a44:	4413      	add	r3, r2
 8002a46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 031f 	and.w	r3, r3, #31
 8002a52:	211f      	movs	r1, #31
 8002a54:	fa01 f303 	lsl.w	r3, r1, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	0e9b      	lsrs	r3, r3, #26
 8002a60:	f003 011f 	and.w	r1, r3, #31
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a74:	bf00      	nop
 8002a76:	371c      	adds	r7, #28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3314      	adds	r3, #20
 8002a90:	461a      	mov	r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	0e5b      	lsrs	r3, r3, #25
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	0d1b      	lsrs	r3, r3, #20
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	2107      	movs	r1, #7
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	0d1b      	lsrs	r3, r3, #20
 8002aba:	f003 031f 	and.w	r3, r3, #31
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002aca:	bf00      	nop
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af0:	43db      	mvns	r3, r3
 8002af2:	401a      	ands	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f003 0318 	and.w	r3, r3, #24
 8002afa:	4908      	ldr	r1, [pc, #32]	; (8002b1c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002afc:	40d9      	lsrs	r1, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	400b      	ands	r3, r1
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	431a      	orrs	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b0e:	bf00      	nop
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	0007ffff 	.word	0x0007ffff

08002b20 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6093      	str	r3, [r2, #8]
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b90:	d101      	bne.n	8002b96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002bb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bb8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002be0:	d101      	bne.n	8002be6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d101      	bne.n	8002c34 <LL_ADC_IsEnabled+0x18>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <LL_ADC_IsEnabled+0x1a>
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c56:	f043 0204 	orr.w	r2, r3, #4
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d101      	bne.n	8002c82 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d101      	bne.n	8002ca8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
	...

08002cb8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b089      	sub	sp, #36	; 0x24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e134      	b.n	8002f3c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d109      	bne.n	8002cf4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f7fe fa59 	bl	8001198 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff ff3f 	bl	8002b7c <LL_ADC_IsDeepPowerDownEnabled>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d004      	beq.n	8002d0e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff ff25 	bl	8002b58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff ff5a 	bl	8002bcc <LL_ADC_IsInternalRegulatorEnabled>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d113      	bne.n	8002d46 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff ff3e 	bl	8002ba4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002d28:	4b86      	ldr	r3, [pc, #536]	; (8002f44 <HAL_ADC_Init+0x28c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	099b      	lsrs	r3, r3, #6
 8002d2e:	4a86      	ldr	r2, [pc, #536]	; (8002f48 <HAL_ADC_Init+0x290>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	099b      	lsrs	r3, r3, #6
 8002d36:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d38:	e002      	b.n	8002d40 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f9      	bne.n	8002d3a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff ff3e 	bl	8002bcc <LL_ADC_IsInternalRegulatorEnabled>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10d      	bne.n	8002d72 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5a:	f043 0210 	orr.w	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff ff77 	bl	8002c6a <LL_ADC_REG_IsConversionOngoing>
 8002d7c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d82:	f003 0310 	and.w	r3, r3, #16
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 80cf 	bne.w	8002f2a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f040 80cb 	bne.w	8002f2a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d98:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d9c:	f043 0202 	orr.w	r2, r3, #2
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff ff37 	bl	8002c1c <LL_ADC_IsEnabled>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d115      	bne.n	8002de0 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002db4:	4865      	ldr	r0, [pc, #404]	; (8002f4c <HAL_ADC_Init+0x294>)
 8002db6:	f7ff ff31 	bl	8002c1c <LL_ADC_IsEnabled>
 8002dba:	4604      	mov	r4, r0
 8002dbc:	4864      	ldr	r0, [pc, #400]	; (8002f50 <HAL_ADC_Init+0x298>)
 8002dbe:	f7ff ff2d 	bl	8002c1c <LL_ADC_IsEnabled>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	431c      	orrs	r4, r3
 8002dc6:	4863      	ldr	r0, [pc, #396]	; (8002f54 <HAL_ADC_Init+0x29c>)
 8002dc8:	f7ff ff28 	bl	8002c1c <LL_ADC_IsEnabled>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4323      	orrs	r3, r4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	4619      	mov	r1, r3
 8002dda:	485f      	ldr	r0, [pc, #380]	; (8002f58 <HAL_ADC_Init+0x2a0>)
 8002ddc:	f7ff fd88 	bl	80028f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7e5b      	ldrb	r3, [r3, #25]
 8002de4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002df0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002df6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dfe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d106      	bne.n	8002e1c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	3b01      	subs	r3, #1
 8002e14:	045b      	lsls	r3, r3, #17
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d009      	beq.n	8002e38 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e28:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e30:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	4b47      	ldr	r3, [pc, #284]	; (8002f5c <HAL_ADC_Init+0x2a4>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	69b9      	ldr	r1, [r7, #24]
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ff0a 	bl	8002c6a <LL_ADC_REG_IsConversionOngoing>
 8002e56:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff ff17 	bl	8002c90 <LL_ADC_INJ_IsConversionOngoing>
 8002e62:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d13d      	bne.n	8002ee6 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d13a      	bne.n	8002ee6 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e74:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e7c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e8c:	f023 0302 	bic.w	r3, r3, #2
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	69b9      	ldr	r1, [r7, #24]
 8002e96:	430b      	orrs	r3, r1
 8002e98:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d118      	bne.n	8002ed6 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002eae:	f023 0304 	bic.w	r3, r3, #4
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002eba:	4311      	orrs	r1, r2
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ec0:	4311      	orrs	r1, r2
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	431a      	orrs	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	611a      	str	r2, [r3, #16]
 8002ed4:	e007      	b.n	8002ee6 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	691a      	ldr	r2, [r3, #16]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0201 	bic.w	r2, r2, #1
 8002ee4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d10c      	bne.n	8002f08 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef4:	f023 010f 	bic.w	r1, r3, #15
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	1e5a      	subs	r2, r3, #1
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
 8002f06:	e007      	b.n	8002f18 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 020f 	bic.w	r2, r2, #15
 8002f16:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1c:	f023 0303 	bic.w	r3, r3, #3
 8002f20:	f043 0201 	orr.w	r2, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	655a      	str	r2, [r3, #84]	; 0x54
 8002f28:	e007      	b.n	8002f3a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2e:	f043 0210 	orr.w	r2, r3, #16
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3724      	adds	r7, #36	; 0x24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd90      	pop	{r4, r7, pc}
 8002f44:	20000008 	.word	0x20000008
 8002f48:	053e2d63 	.word	0x053e2d63
 8002f4c:	50040000 	.word	0x50040000
 8002f50:	50040100 	.word	0x50040100
 8002f54:	50040200 	.word	0x50040200
 8002f58:	50040300 	.word	0x50040300
 8002f5c:	fff0c007 	.word	0xfff0c007

08002f60 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f68:	4857      	ldr	r0, [pc, #348]	; (80030c8 <HAL_ADC_Start+0x168>)
 8002f6a:	f7ff fdd9 	bl	8002b20 <LL_ADC_GetMultimode>
 8002f6e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fe78 	bl	8002c6a <LL_ADC_REG_IsConversionOngoing>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 809c 	bne.w	80030ba <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_ADC_Start+0x30>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e097      	b.n	80030c0 <HAL_ADC_Start+0x160>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fd67 	bl	8003a6c <ADC_Enable>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f040 8083 	bne.w	80030b0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a42      	ldr	r2, [pc, #264]	; (80030cc <HAL_ADC_Start+0x16c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d002      	beq.n	8002fce <HAL_ADC_Start+0x6e>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	e000      	b.n	8002fd0 <HAL_ADC_Start+0x70>
 8002fce:	4b40      	ldr	r3, [pc, #256]	; (80030d0 <HAL_ADC_Start+0x170>)
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d002      	beq.n	8002fde <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d105      	bne.n	8002fea <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff6:	d106      	bne.n	8003006 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffc:	f023 0206 	bic.w	r2, r3, #6
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	659a      	str	r2, [r3, #88]	; 0x58
 8003004:	e002      	b.n	800300c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	221c      	movs	r2, #28
 8003012:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a2a      	ldr	r2, [pc, #168]	; (80030cc <HAL_ADC_Start+0x16c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d002      	beq.n	800302c <HAL_ADC_Start+0xcc>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	e000      	b.n	800302e <HAL_ADC_Start+0xce>
 800302c:	4b28      	ldr	r3, [pc, #160]	; (80030d0 <HAL_ADC_Start+0x170>)
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6812      	ldr	r2, [r2, #0]
 8003032:	4293      	cmp	r3, r2
 8003034:	d008      	beq.n	8003048 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	2b05      	cmp	r3, #5
 8003040:	d002      	beq.n	8003048 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	2b09      	cmp	r3, #9
 8003046:	d114      	bne.n	8003072 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d007      	beq.n	8003066 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800305a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800305e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fde9 	bl	8002c42 <LL_ADC_REG_StartConversion>
 8003070:	e025      	b.n	80030be <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003076:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a12      	ldr	r2, [pc, #72]	; (80030cc <HAL_ADC_Start+0x16c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d002      	beq.n	800308e <HAL_ADC_Start+0x12e>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	e000      	b.n	8003090 <HAL_ADC_Start+0x130>
 800308e:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <HAL_ADC_Start+0x170>)
 8003090:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00f      	beq.n	80030be <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	655a      	str	r2, [r3, #84]	; 0x54
 80030ae:	e006      	b.n	80030be <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80030b8:	e001      	b.n	80030be <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030ba:	2302      	movs	r3, #2
 80030bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030be:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	50040300 	.word	0x50040300
 80030cc:	50040100 	.word	0x50040100
 80030d0:	50040000 	.word	0x50040000

080030d4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b088      	sub	sp, #32
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030de:	4862      	ldr	r0, [pc, #392]	; (8003268 <HAL_ADC_PollForConversion+0x194>)
 80030e0:	f7ff fd1e 	bl	8002b20 <LL_ADC_GetMultimode>
 80030e4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	2b08      	cmp	r3, #8
 80030ec:	d102      	bne.n	80030f4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80030ee:	2308      	movs	r3, #8
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	e02a      	b.n	800314a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d005      	beq.n	8003106 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2b05      	cmp	r3, #5
 80030fe:	d002      	beq.n	8003106 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	2b09      	cmp	r3, #9
 8003104:	d111      	bne.n	800312a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003118:	f043 0220 	orr.w	r2, r3, #32
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e09d      	b.n	8003260 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003124:	2304      	movs	r3, #4
 8003126:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003128:	e00f      	b.n	800314a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800312a:	484f      	ldr	r0, [pc, #316]	; (8003268 <HAL_ADC_PollForConversion+0x194>)
 800312c:	f7ff fd06 	bl	8002b3c <LL_ADC_GetMultiDMATransfer>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313a:	f043 0220 	orr.w	r2, r3, #32
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e08c      	b.n	8003260 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003146:	2304      	movs	r3, #4
 8003148:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800314a:	f7ff fba1 	bl	8002890 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003150:	e01a      	b.n	8003188 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d016      	beq.n	8003188 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800315a:	f7ff fb99 	bl	8002890 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	683a      	ldr	r2, [r7, #0]
 8003166:	429a      	cmp	r2, r3
 8003168:	d302      	bcc.n	8003170 <HAL_ADC_PollForConversion+0x9c>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10b      	bne.n	8003188 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003174:	f043 0204 	orr.w	r2, r3, #4
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e06b      	b.n	8003260 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0dd      	beq.n	8003152 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff fc2b 	bl	8002a02 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d01c      	beq.n	80031ec <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	7e5b      	ldrb	r3, [r3, #25]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d118      	bne.n	80031ec <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d111      	bne.n	80031ec <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d105      	bne.n	80031ec <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e4:	f043 0201 	orr.w	r2, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_ADC_PollForConversion+0x198>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d002      	beq.n	80031fc <HAL_ADC_PollForConversion+0x128>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	e000      	b.n	80031fe <HAL_ADC_PollForConversion+0x12a>
 80031fc:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <HAL_ADC_PollForConversion+0x19c>)
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6812      	ldr	r2, [r2, #0]
 8003202:	4293      	cmp	r3, r2
 8003204:	d008      	beq.n	8003218 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b05      	cmp	r3, #5
 8003210:	d002      	beq.n	8003218 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	2b09      	cmp	r3, #9
 8003216:	d104      	bne.n	8003222 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	61bb      	str	r3, [r7, #24]
 8003220:	e00c      	b.n	800323c <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a11      	ldr	r2, [pc, #68]	; (800326c <HAL_ADC_PollForConversion+0x198>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d002      	beq.n	8003232 <HAL_ADC_PollForConversion+0x15e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	e000      	b.n	8003234 <HAL_ADC_PollForConversion+0x160>
 8003232:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <HAL_ADC_PollForConversion+0x19c>)
 8003234:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d104      	bne.n	800324c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2208      	movs	r2, #8
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e008      	b.n	800325e <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d103      	bne.n	800325e <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	220c      	movs	r2, #12
 800325c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3720      	adds	r7, #32
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	50040300 	.word	0x50040300
 800326c:	50040100 	.word	0x50040100
 8003270:	50040000 	.word	0x50040000

08003274 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b0b6      	sub	sp, #216	; 0xd8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x22>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e3c6      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x7b0>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fcd3 	bl	8002c6a <LL_ADC_REG_IsConversionOngoing>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 83a7 	bne.w	8003a1a <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b05      	cmp	r3, #5
 80032d2:	d824      	bhi.n	800331e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	3b02      	subs	r3, #2
 80032da:	2b03      	cmp	r3, #3
 80032dc:	d81b      	bhi.n	8003316 <HAL_ADC_ConfigChannel+0x86>
 80032de:	a201      	add	r2, pc, #4	; (adr r2, 80032e4 <HAL_ADC_ConfigChannel+0x54>)
 80032e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e4:	080032f5 	.word	0x080032f5
 80032e8:	080032fd 	.word	0x080032fd
 80032ec:	08003305 	.word	0x08003305
 80032f0:	0800330d 	.word	0x0800330d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	220c      	movs	r2, #12
 80032f8:	605a      	str	r2, [r3, #4]
          break;
 80032fa:	e011      	b.n	8003320 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	2212      	movs	r2, #18
 8003300:	605a      	str	r2, [r3, #4]
          break;
 8003302:	e00d      	b.n	8003320 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	2218      	movs	r2, #24
 8003308:	605a      	str	r2, [r3, #4]
          break;
 800330a:	e009      	b.n	8003320 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003312:	605a      	str	r2, [r3, #4]
          break;
 8003314:	e004      	b.n	8003320 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2206      	movs	r2, #6
 800331a:	605a      	str	r2, [r3, #4]
          break;
 800331c:	e000      	b.n	8003320 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800331e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6818      	ldr	r0, [r3, #0]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	461a      	mov	r2, r3
 800332e:	f7ff fb7b 	bl	8002a28 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7ff fc97 	bl	8002c6a <LL_ADC_REG_IsConversionOngoing>
 800333c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fca3 	bl	8002c90 <LL_ADC_INJ_IsConversionOngoing>
 800334a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800334e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003352:	2b00      	cmp	r3, #0
 8003354:	f040 81a6 	bne.w	80036a4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003358:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800335c:	2b00      	cmp	r3, #0
 800335e:	f040 81a1 	bne.w	80036a4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	6819      	ldr	r1, [r3, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	461a      	mov	r2, r3
 8003370:	f7ff fb86 	bl	8002a80 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	695a      	ldr	r2, [r3, #20]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	08db      	lsrs	r3, r3, #3
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	fa02 f303 	lsl.w	r3, r2, r3
 800338a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	2b04      	cmp	r3, #4
 8003394:	d00a      	beq.n	80033ac <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	6919      	ldr	r1, [r3, #16]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80033a6:	f7ff fad7 	bl	8002958 <LL_ADC_SetOffset>
 80033aa:	e17b      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2100      	movs	r1, #0
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff faf4 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10a      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x148>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2100      	movs	r1, #0
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fae9 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 80033ce:	4603      	mov	r3, r0
 80033d0:	0e9b      	lsrs	r3, r3, #26
 80033d2:	f003 021f 	and.w	r2, r3, #31
 80033d6:	e01e      	b.n	8003416 <HAL_ADC_ConfigChannel+0x186>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2100      	movs	r1, #0
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff fade 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 80033e4:	4603      	mov	r3, r0
 80033e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80033ee:	fa93 f3a3 	rbit	r3, r3
 80033f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 80033f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80033fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 80033fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_ADC_ConfigChannel+0x17a>
    return 32U;
 8003406:	2320      	movs	r3, #32
 8003408:	e004      	b.n	8003414 <HAL_ADC_ConfigChannel+0x184>
  return __builtin_clz(value);
 800340a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800340e:	fab3 f383 	clz	r3, r3
 8003412:	b2db      	uxtb	r3, r3
 8003414:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800341e:	2b00      	cmp	r3, #0
 8003420:	d105      	bne.n	800342e <HAL_ADC_ConfigChannel+0x19e>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	0e9b      	lsrs	r3, r3, #26
 8003428:	f003 031f 	and.w	r3, r3, #31
 800342c:	e018      	b.n	8003460 <HAL_ADC_ConfigChannel+0x1d0>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003446:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800344a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003452:	2320      	movs	r3, #32
 8003454:	e004      	b.n	8003460 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003456:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003460:	429a      	cmp	r2, r3
 8003462:	d106      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2200      	movs	r2, #0
 800346a:	2100      	movs	r1, #0
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff faad 	bl	80029cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2101      	movs	r1, #1
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff fa91 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 800347e:	4603      	mov	r3, r0
 8003480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10a      	bne.n	800349e <HAL_ADC_ConfigChannel+0x20e>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2101      	movs	r1, #1
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fa86 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 8003494:	4603      	mov	r3, r0
 8003496:	0e9b      	lsrs	r3, r3, #26
 8003498:	f003 021f 	and.w	r2, r3, #31
 800349c:	e01e      	b.n	80034dc <HAL_ADC_ConfigChannel+0x24c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2101      	movs	r1, #1
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7ff fa7b 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 80034aa:	4603      	mov	r3, r0
 80034ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80034b4:	fa93 f3a3 	rbit	r3, r3
 80034b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80034bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80034c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80034c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80034cc:	2320      	movs	r3, #32
 80034ce:	e004      	b.n	80034da <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80034d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034d4:	fab3 f383 	clz	r3, r3
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d105      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x264>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	0e9b      	lsrs	r3, r3, #26
 80034ee:	f003 031f 	and.w	r3, r3, #31
 80034f2:	e018      	b.n	8003526 <HAL_ADC_ConfigChannel+0x296>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003508:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800350c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003510:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003518:	2320      	movs	r3, #32
 800351a:	e004      	b.n	8003526 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800351c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003520:	fab3 f383 	clz	r3, r3
 8003524:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003526:	429a      	cmp	r2, r3
 8003528:	d106      	bne.n	8003538 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2200      	movs	r2, #0
 8003530:	2101      	movs	r1, #1
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fa4a 	bl	80029cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2102      	movs	r1, #2
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff fa2e 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 8003544:	4603      	mov	r3, r0
 8003546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10a      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x2d4>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2102      	movs	r1, #2
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff fa23 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 800355a:	4603      	mov	r3, r0
 800355c:	0e9b      	lsrs	r3, r3, #26
 800355e:	f003 021f 	and.w	r2, r3, #31
 8003562:	e01e      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x312>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2102      	movs	r1, #2
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff fa18 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 8003570:	4603      	mov	r3, r0
 8003572:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003576:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800357a:	fa93 f3a3 	rbit	r3, r3
 800357e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003582:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003586:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800358a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8003592:	2320      	movs	r3, #32
 8003594:	e004      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003596:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800359a:	fab3 f383 	clz	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d105      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x32a>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	0e9b      	lsrs	r3, r3, #26
 80035b4:	f003 031f 	and.w	r3, r3, #31
 80035b8:	e016      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x358>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80035c6:	fa93 f3a3 	rbit	r3, r3
 80035ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80035cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80035ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80035d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80035da:	2320      	movs	r3, #32
 80035dc:	e004      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80035de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80035e2:	fab3 f383 	clz	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d106      	bne.n	80035fa <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2200      	movs	r2, #0
 80035f2:	2102      	movs	r1, #2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff f9e9 	bl	80029cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2103      	movs	r1, #3
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff f9cd 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 8003606:	4603      	mov	r3, r0
 8003608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10a      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x396>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2103      	movs	r1, #3
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff f9c2 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 800361c:	4603      	mov	r3, r0
 800361e:	0e9b      	lsrs	r3, r3, #26
 8003620:	f003 021f 	and.w	r2, r3, #31
 8003624:	e017      	b.n	8003656 <HAL_ADC_ConfigChannel+0x3c6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2103      	movs	r1, #3
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff f9b7 	bl	80029a0 <LL_ADC_GetOffsetChannel>
 8003632:	4603      	mov	r3, r0
 8003634:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003638:	fa93 f3a3 	rbit	r3, r3
 800363c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800363e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003640:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003642:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003648:	2320      	movs	r3, #32
 800364a:	e003      	b.n	8003654 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800364c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365e:	2b00      	cmp	r3, #0
 8003660:	d105      	bne.n	800366e <HAL_ADC_ConfigChannel+0x3de>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	0e9b      	lsrs	r3, r3, #26
 8003668:	f003 031f 	and.w	r3, r3, #31
 800366c:	e011      	b.n	8003692 <HAL_ADC_ConfigChannel+0x402>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003674:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003676:	fa93 f3a3 	rbit	r3, r3
 800367a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800367c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800367e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8003686:	2320      	movs	r3, #32
 8003688:	e003      	b.n	8003692 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800368a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003692:	429a      	cmp	r2, r3
 8003694:	d106      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2200      	movs	r2, #0
 800369c:	2103      	movs	r1, #3
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff f994 	bl	80029cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff fab7 	bl	8002c1c <LL_ADC_IsEnabled>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f040 813f 	bne.w	8003934 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	461a      	mov	r2, r3
 80036c4:	f7ff fa08 	bl	8002ad8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a8e      	ldr	r2, [pc, #568]	; (8003908 <HAL_ADC_ConfigChannel+0x678>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	f040 8130 	bne.w	8003934 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10b      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x46c>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	0e9b      	lsrs	r3, r3, #26
 80036ea:	3301      	adds	r3, #1
 80036ec:	f003 031f 	and.w	r3, r3, #31
 80036f0:	2b09      	cmp	r3, #9
 80036f2:	bf94      	ite	ls
 80036f4:	2301      	movls	r3, #1
 80036f6:	2300      	movhi	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e019      	b.n	8003730 <HAL_ADC_ConfigChannel+0x4a0>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003704:	fa93 f3a3 	rbit	r3, r3
 8003708:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800370a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800370c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800370e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003714:	2320      	movs	r3, #32
 8003716:	e003      	b.n	8003720 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003718:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800371a:	fab3 f383 	clz	r3, r3
 800371e:	b2db      	uxtb	r3, r3
 8003720:	3301      	adds	r3, #1
 8003722:	f003 031f 	and.w	r3, r3, #31
 8003726:	2b09      	cmp	r3, #9
 8003728:	bf94      	ite	ls
 800372a:	2301      	movls	r3, #1
 800372c:	2300      	movhi	r3, #0
 800372e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003730:	2b00      	cmp	r3, #0
 8003732:	d079      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800373c:	2b00      	cmp	r3, #0
 800373e:	d107      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x4c0>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	0e9b      	lsrs	r3, r3, #26
 8003746:	3301      	adds	r3, #1
 8003748:	069b      	lsls	r3, r3, #26
 800374a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800374e:	e015      	b.n	800377c <HAL_ADC_ConfigChannel+0x4ec>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003758:	fa93 f3a3 	rbit	r3, r3
 800375c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800375e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003760:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003768:	2320      	movs	r3, #32
 800376a:	e003      	b.n	8003774 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800376c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800376e:	fab3 f383 	clz	r3, r3
 8003772:	b2db      	uxtb	r3, r3
 8003774:	3301      	adds	r3, #1
 8003776:	069b      	lsls	r3, r3, #26
 8003778:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003784:	2b00      	cmp	r3, #0
 8003786:	d109      	bne.n	800379c <HAL_ADC_ConfigChannel+0x50c>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	0e9b      	lsrs	r3, r3, #26
 800378e:	3301      	adds	r3, #1
 8003790:	f003 031f 	and.w	r3, r3, #31
 8003794:	2101      	movs	r1, #1
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	e017      	b.n	80037cc <HAL_ADC_ConfigChannel+0x53c>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037a4:	fa93 f3a3 	rbit	r3, r3
 80037a8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80037aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80037ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80037b4:	2320      	movs	r3, #32
 80037b6:	e003      	b.n	80037c0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80037b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ba:	fab3 f383 	clz	r3, r3
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	3301      	adds	r3, #1
 80037c2:	f003 031f 	and.w	r3, r3, #31
 80037c6:	2101      	movs	r1, #1
 80037c8:	fa01 f303 	lsl.w	r3, r1, r3
 80037cc:	ea42 0103 	orr.w	r1, r2, r3
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x562>
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	0e9b      	lsrs	r3, r3, #26
 80037e2:	3301      	adds	r3, #1
 80037e4:	f003 021f 	and.w	r2, r3, #31
 80037e8:	4613      	mov	r3, r2
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	4413      	add	r3, r2
 80037ee:	051b      	lsls	r3, r3, #20
 80037f0:	e018      	b.n	8003824 <HAL_ADC_ConfigChannel+0x594>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fa:	fa93 f3a3 	rbit	r3, r3
 80037fe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003802:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800380a:	2320      	movs	r3, #32
 800380c:	e003      	b.n	8003816 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800380e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003810:	fab3 f383 	clz	r3, r3
 8003814:	b2db      	uxtb	r3, r3
 8003816:	3301      	adds	r3, #1
 8003818:	f003 021f 	and.w	r2, r3, #31
 800381c:	4613      	mov	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003824:	430b      	orrs	r3, r1
 8003826:	e080      	b.n	800392a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003830:	2b00      	cmp	r3, #0
 8003832:	d107      	bne.n	8003844 <HAL_ADC_ConfigChannel+0x5b4>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	0e9b      	lsrs	r3, r3, #26
 800383a:	3301      	adds	r3, #1
 800383c:	069b      	lsls	r3, r3, #26
 800383e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003842:	e015      	b.n	8003870 <HAL_ADC_ConfigChannel+0x5e0>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800384c:	fa93 f3a3 	rbit	r3, r3
 8003850:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003854:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003858:	2b00      	cmp	r3, #0
 800385a:	d101      	bne.n	8003860 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 800385c:	2320      	movs	r3, #32
 800385e:	e003      	b.n	8003868 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003862:	fab3 f383 	clz	r3, r3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	3301      	adds	r3, #1
 800386a:	069b      	lsls	r3, r3, #26
 800386c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x600>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	0e9b      	lsrs	r3, r3, #26
 8003882:	3301      	adds	r3, #1
 8003884:	f003 031f 	and.w	r3, r3, #31
 8003888:	2101      	movs	r1, #1
 800388a:	fa01 f303 	lsl.w	r3, r1, r3
 800388e:	e017      	b.n	80038c0 <HAL_ADC_ConfigChannel+0x630>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	fa93 f3a3 	rbit	r3, r3
 800389c:	61fb      	str	r3, [r7, #28]
  return result;
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80038a8:	2320      	movs	r3, #32
 80038aa:	e003      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	3301      	adds	r3, #1
 80038b6:	f003 031f 	and.w	r3, r3, #31
 80038ba:	2101      	movs	r1, #1
 80038bc:	fa01 f303 	lsl.w	r3, r1, r3
 80038c0:	ea42 0103 	orr.w	r1, r2, r3
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10d      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x65c>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	0e9b      	lsrs	r3, r3, #26
 80038d6:	3301      	adds	r3, #1
 80038d8:	f003 021f 	and.w	r2, r3, #31
 80038dc:	4613      	mov	r3, r2
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	4413      	add	r3, r2
 80038e2:	3b1e      	subs	r3, #30
 80038e4:	051b      	lsls	r3, r3, #20
 80038e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038ea:	e01d      	b.n	8003928 <HAL_ADC_ConfigChannel+0x698>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	fa93 f3a3 	rbit	r3, r3
 80038f8:	613b      	str	r3, [r7, #16]
  return result;
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d103      	bne.n	800390c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003904:	2320      	movs	r3, #32
 8003906:	e005      	b.n	8003914 <HAL_ADC_ConfigChannel+0x684>
 8003908:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	fab3 f383 	clz	r3, r3
 8003912:	b2db      	uxtb	r3, r3
 8003914:	3301      	adds	r3, #1
 8003916:	f003 021f 	and.w	r2, r3, #31
 800391a:	4613      	mov	r3, r2
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	4413      	add	r3, r2
 8003920:	3b1e      	subs	r3, #30
 8003922:	051b      	lsls	r3, r3, #20
 8003924:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003928:	430b      	orrs	r3, r1
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	6892      	ldr	r2, [r2, #8]
 800392e:	4619      	mov	r1, r3
 8003930:	f7ff f8a6 	bl	8002a80 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b43      	ldr	r3, [pc, #268]	; (8003a48 <HAL_ADC_ConfigChannel+0x7b8>)
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d079      	beq.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003940:	4842      	ldr	r0, [pc, #264]	; (8003a4c <HAL_ADC_ConfigChannel+0x7bc>)
 8003942:	f7fe fffb 	bl	800293c <LL_ADC_GetCommonPathInternalCh>
 8003946:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a40      	ldr	r2, [pc, #256]	; (8003a50 <HAL_ADC_ConfigChannel+0x7c0>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d12b      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003954:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003958:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d125      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a3b      	ldr	r2, [pc, #236]	; (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_ADC_ConfigChannel+0x6e4>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a3a      	ldr	r2, [pc, #232]	; (8003a58 <HAL_ADC_ConfigChannel+0x7c8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d15c      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003974:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003978:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800397c:	4619      	mov	r1, r3
 800397e:	4833      	ldr	r0, [pc, #204]	; (8003a4c <HAL_ADC_ConfigChannel+0x7bc>)
 8003980:	f7fe ffc9 	bl	8002916 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003984:	4b35      	ldr	r3, [pc, #212]	; (8003a5c <HAL_ADC_ConfigChannel+0x7cc>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	099b      	lsrs	r3, r3, #6
 800398a:	4a35      	ldr	r2, [pc, #212]	; (8003a60 <HAL_ADC_ConfigChannel+0x7d0>)
 800398c:	fba2 2303 	umull	r2, r3, r2, r3
 8003990:	099a      	lsrs	r2, r3, #6
 8003992:	4613      	mov	r3, r2
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	4413      	add	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800399c:	e002      	b.n	80039a4 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	3b01      	subs	r3, #1
 80039a2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f9      	bne.n	800399e <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039aa:	e040      	b.n	8003a2e <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a2c      	ldr	r2, [pc, #176]	; (8003a64 <HAL_ADC_ConfigChannel+0x7d4>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d118      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x758>
 80039b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d112      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a23      	ldr	r2, [pc, #140]	; (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_ADC_ConfigChannel+0x746>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a21      	ldr	r2, [pc, #132]	; (8003a58 <HAL_ADC_ConfigChannel+0x7c8>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d12d      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039de:	4619      	mov	r1, r3
 80039e0:	481a      	ldr	r0, [pc, #104]	; (8003a4c <HAL_ADC_ConfigChannel+0x7bc>)
 80039e2:	f7fe ff98 	bl	8002916 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039e6:	e024      	b.n	8003a32 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1e      	ldr	r2, [pc, #120]	; (8003a68 <HAL_ADC_ConfigChannel+0x7d8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d120      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d11a      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a14      	ldr	r2, [pc, #80]	; (8003a54 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d115      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a10:	4619      	mov	r1, r3
 8003a12:	480e      	ldr	r0, [pc, #56]	; (8003a4c <HAL_ADC_ConfigChannel+0x7bc>)
 8003a14:	f7fe ff7f 	bl	8002916 <LL_ADC_SetCommonPathInternalCh>
 8003a18:	e00c      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003a2c:	e002      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a2e:	bf00      	nop
 8003a30:	e000      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a32:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a3c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	37d8      	adds	r7, #216	; 0xd8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	80080000 	.word	0x80080000
 8003a4c:	50040300 	.word	0x50040300
 8003a50:	c7520000 	.word	0xc7520000
 8003a54:	50040000 	.word	0x50040000
 8003a58:	50040200 	.word	0x50040200
 8003a5c:	20000008 	.word	0x20000008
 8003a60:	053e2d63 	.word	0x053e2d63
 8003a64:	cb840000 	.word	0xcb840000
 8003a68:	80000001 	.word	0x80000001

08003a6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff f8cf 	bl	8002c1c <LL_ADC_IsEnabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d146      	bne.n	8003b12 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689a      	ldr	r2, [r3, #8]
 8003a8a:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <ADC_Enable+0xb0>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00d      	beq.n	8003aae <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a96:	f043 0210 	orr.w	r2, r3, #16
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa2:	f043 0201 	orr.w	r2, r3, #1
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e032      	b.n	8003b14 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff f89e 	bl	8002bf4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ab8:	f7fe feea 	bl	8002890 <HAL_GetTick>
 8003abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003abe:	e021      	b.n	8003b04 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff f8a9 	bl	8002c1c <LL_ADC_IsEnabled>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d104      	bne.n	8003ada <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff f88d 	bl	8002bf4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ada:	f7fe fed9 	bl	8002890 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d90d      	bls.n	8003b04 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aec:	f043 0210 	orr.w	r2, r3, #16
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af8:	f043 0201 	orr.w	r2, r3, #1
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e007      	b.n	8003b14 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d1d6      	bne.n	8003ac0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	8000003f 	.word	0x8000003f

08003b20 <LL_ADC_IsEnabled>:
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <LL_ADC_IsEnabled+0x18>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <LL_ADC_IsEnabled+0x1a>
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <LL_ADC_REG_IsConversionOngoing>:
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0304 	and.w	r3, r3, #4
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d101      	bne.n	8003b5e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b09f      	sub	sp, #124	; 0x7c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d101      	bne.n	8003b8a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003b86:	2302      	movs	r3, #2
 8003b88:	e08f      	b.n	8003caa <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a47      	ldr	r2, [pc, #284]	; (8003cb4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d102      	bne.n	8003ba2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003b9c:	4b46      	ldr	r3, [pc, #280]	; (8003cb8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003b9e:	60bb      	str	r3, [r7, #8]
 8003ba0:	e001      	b.n	8003ba6 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10b      	bne.n	8003bc4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb0:	f043 0220 	orr.w	r2, r3, #32
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e072      	b.n	8003caa <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7ff ffbd 	bl	8003b46 <LL_ADC_REG_IsConversionOngoing>
 8003bcc:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff ffb7 	bl	8003b46 <LL_ADC_REG_IsConversionOngoing>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d154      	bne.n	8003c88 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003bde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d151      	bne.n	8003c88 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003be4:	4b35      	ldr	r3, [pc, #212]	; (8003cbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003be6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d02c      	beq.n	8003c4a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	6859      	ldr	r1, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c02:	035b      	lsls	r3, r3, #13
 8003c04:	430b      	orrs	r3, r1
 8003c06:	431a      	orrs	r2, r3
 8003c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c0a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c0c:	4829      	ldr	r0, [pc, #164]	; (8003cb4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003c0e:	f7ff ff87 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c12:	4604      	mov	r4, r0
 8003c14:	4828      	ldr	r0, [pc, #160]	; (8003cb8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003c16:	f7ff ff83 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	431c      	orrs	r4, r3
 8003c1e:	4828      	ldr	r0, [pc, #160]	; (8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003c20:	f7ff ff7e 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c24:	4603      	mov	r3, r0
 8003c26:	4323      	orrs	r3, r4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d137      	bne.n	8003c9c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003c34:	f023 030f 	bic.w	r3, r3, #15
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	6811      	ldr	r1, [r2, #0]
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	6892      	ldr	r2, [r2, #8]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	431a      	orrs	r2, r3
 8003c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c46:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c48:	e028      	b.n	8003c9c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c54:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c56:	4817      	ldr	r0, [pc, #92]	; (8003cb4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003c58:	f7ff ff62 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c5c:	4604      	mov	r4, r0
 8003c5e:	4816      	ldr	r0, [pc, #88]	; (8003cb8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003c60:	f7ff ff5e 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c64:	4603      	mov	r3, r0
 8003c66:	431c      	orrs	r4, r3
 8003c68:	4815      	ldr	r0, [pc, #84]	; (8003cc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003c6a:	f7ff ff59 	bl	8003b20 <LL_ADC_IsEnabled>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	4323      	orrs	r3, r4
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d112      	bne.n	8003c9c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003c7e:	f023 030f 	bic.w	r3, r3, #15
 8003c82:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c84:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c86:	e009      	b.n	8003c9c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8c:	f043 0220 	orr.w	r2, r3, #32
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003c9a:	e000      	b.n	8003c9e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003ca6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	377c      	adds	r7, #124	; 0x7c
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd90      	pop	{r4, r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	50040000 	.word	0x50040000
 8003cb8:	50040100 	.word	0x50040100
 8003cbc:	50040300 	.word	0x50040300
 8003cc0:	50040200 	.word	0x50040200

08003cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f003 0307 	and.w	r3, r3, #7
 8003cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <__NVIC_SetPriorityGrouping+0x44>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cf6:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	60d3      	str	r3, [r2, #12]
}
 8003cfc:	bf00      	nop
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d10:	4b04      	ldr	r3, [pc, #16]	; (8003d24 <__NVIC_GetPriorityGrouping+0x18>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	0a1b      	lsrs	r3, r3, #8
 8003d16:	f003 0307 	and.w	r3, r3, #7
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	db0b      	blt.n	8003d52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	f003 021f 	and.w	r2, r3, #31
 8003d40:	4907      	ldr	r1, [pc, #28]	; (8003d60 <__NVIC_EnableIRQ+0x38>)
 8003d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d46:	095b      	lsrs	r3, r3, #5
 8003d48:	2001      	movs	r0, #1
 8003d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	e000e100 	.word	0xe000e100

08003d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	6039      	str	r1, [r7, #0]
 8003d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	db0a      	blt.n	8003d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	490c      	ldr	r1, [pc, #48]	; (8003db0 <__NVIC_SetPriority+0x4c>)
 8003d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d82:	0112      	lsls	r2, r2, #4
 8003d84:	b2d2      	uxtb	r2, r2
 8003d86:	440b      	add	r3, r1
 8003d88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d8c:	e00a      	b.n	8003da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	b2da      	uxtb	r2, r3
 8003d92:	4908      	ldr	r1, [pc, #32]	; (8003db4 <__NVIC_SetPriority+0x50>)
 8003d94:	79fb      	ldrb	r3, [r7, #7]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	3b04      	subs	r3, #4
 8003d9c:	0112      	lsls	r2, r2, #4
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	440b      	add	r3, r1
 8003da2:	761a      	strb	r2, [r3, #24]
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000e100 	.word	0xe000e100
 8003db4:	e000ed00 	.word	0xe000ed00

08003db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b089      	sub	sp, #36	; 0x24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f1c3 0307 	rsb	r3, r3, #7
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	bf28      	it	cs
 8003dd6:	2304      	movcs	r3, #4
 8003dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	3304      	adds	r3, #4
 8003dde:	2b06      	cmp	r3, #6
 8003de0:	d902      	bls.n	8003de8 <NVIC_EncodePriority+0x30>
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	3b03      	subs	r3, #3
 8003de6:	e000      	b.n	8003dea <NVIC_EncodePriority+0x32>
 8003de8:	2300      	movs	r3, #0
 8003dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dec:	f04f 32ff 	mov.w	r2, #4294967295
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	43da      	mvns	r2, r3
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	401a      	ands	r2, r3
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e00:	f04f 31ff 	mov.w	r1, #4294967295
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0a:	43d9      	mvns	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e10:	4313      	orrs	r3, r2
         );
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3724      	adds	r7, #36	; 0x24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
	...

08003e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e30:	d301      	bcc.n	8003e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e32:	2301      	movs	r3, #1
 8003e34:	e00f      	b.n	8003e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e36:	4a0a      	ldr	r2, [pc, #40]	; (8003e60 <SysTick_Config+0x40>)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e3e:	210f      	movs	r1, #15
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
 8003e44:	f7ff ff8e 	bl	8003d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e48:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <SysTick_Config+0x40>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e4e:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <SysTick_Config+0x40>)
 8003e50:	2207      	movs	r2, #7
 8003e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	e000e010 	.word	0xe000e010

08003e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7ff ff29 	bl	8003cc4 <__NVIC_SetPriorityGrouping>
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	4603      	mov	r3, r0
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e8c:	f7ff ff3e 	bl	8003d0c <__NVIC_GetPriorityGrouping>
 8003e90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	6978      	ldr	r0, [r7, #20]
 8003e98:	f7ff ff8e 	bl	8003db8 <NVIC_EncodePriority>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff ff5d 	bl	8003d64 <__NVIC_SetPriority>
}
 8003eaa:	bf00      	nop
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	4603      	mov	r3, r0
 8003eba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff ff31 	bl	8003d28 <__NVIC_EnableIRQ>
}
 8003ec6:	bf00      	nop
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b082      	sub	sp, #8
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff ffa2 	bl	8003e20 <SysTick_Config>
 8003edc:	4603      	mov	r3, r0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e098      	b.n	800402c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	461a      	mov	r2, r3
 8003f00:	4b4d      	ldr	r3, [pc, #308]	; (8004038 <HAL_DMA_Init+0x150>)
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d80f      	bhi.n	8003f26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4b4b      	ldr	r3, [pc, #300]	; (800403c <HAL_DMA_Init+0x154>)
 8003f0e:	4413      	add	r3, r2
 8003f10:	4a4b      	ldr	r2, [pc, #300]	; (8004040 <HAL_DMA_Init+0x158>)
 8003f12:	fba2 2303 	umull	r2, r3, r2, r3
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	009a      	lsls	r2, r3, #2
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a48      	ldr	r2, [pc, #288]	; (8004044 <HAL_DMA_Init+0x15c>)
 8003f22:	641a      	str	r2, [r3, #64]	; 0x40
 8003f24:	e00e      	b.n	8003f44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	4b46      	ldr	r3, [pc, #280]	; (8004048 <HAL_DMA_Init+0x160>)
 8003f2e:	4413      	add	r3, r2
 8003f30:	4a43      	ldr	r2, [pc, #268]	; (8004040 <HAL_DMA_Init+0x158>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	091b      	lsrs	r3, r3, #4
 8003f38:	009a      	lsls	r2, r3, #2
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a42      	ldr	r2, [pc, #264]	; (800404c <HAL_DMA_Init+0x164>)
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2202      	movs	r2, #2
 8003f48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003f68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f9e:	d039      	beq.n	8004014 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa4:	4a27      	ldr	r2, [pc, #156]	; (8004044 <HAL_DMA_Init+0x15c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d11a      	bne.n	8003fe0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003faa:	4b29      	ldr	r3, [pc, #164]	; (8004050 <HAL_DMA_Init+0x168>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	f003 031c 	and.w	r3, r3, #28
 8003fb6:	210f      	movs	r1, #15
 8003fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	4924      	ldr	r1, [pc, #144]	; (8004050 <HAL_DMA_Init+0x168>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003fc4:	4b22      	ldr	r3, [pc, #136]	; (8004050 <HAL_DMA_Init+0x168>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6859      	ldr	r1, [r3, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd0:	f003 031c 	and.w	r3, r3, #28
 8003fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd8:	491d      	ldr	r1, [pc, #116]	; (8004050 <HAL_DMA_Init+0x168>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	600b      	str	r3, [r1, #0]
 8003fde:	e019      	b.n	8004014 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003fe0:	4b1c      	ldr	r3, [pc, #112]	; (8004054 <HAL_DMA_Init+0x16c>)
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe8:	f003 031c 	and.w	r3, r3, #28
 8003fec:	210f      	movs	r1, #15
 8003fee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff2:	43db      	mvns	r3, r3
 8003ff4:	4917      	ldr	r1, [pc, #92]	; (8004054 <HAL_DMA_Init+0x16c>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003ffa:	4b16      	ldr	r3, [pc, #88]	; (8004054 <HAL_DMA_Init+0x16c>)
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6859      	ldr	r1, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	f003 031c 	and.w	r3, r3, #28
 800400a:	fa01 f303 	lsl.w	r3, r1, r3
 800400e:	4911      	ldr	r1, [pc, #68]	; (8004054 <HAL_DMA_Init+0x16c>)
 8004010:	4313      	orrs	r3, r2
 8004012:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40020407 	.word	0x40020407
 800403c:	bffdfff8 	.word	0xbffdfff8
 8004040:	cccccccd 	.word	0xcccccccd
 8004044:	40020000 	.word	0x40020000
 8004048:	bffdfbf8 	.word	0xbffdfbf8
 800404c:	40020400 	.word	0x40020400
 8004050:	400200a8 	.word	0x400200a8
 8004054:	400204a8 	.word	0x400204a8

08004058 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
 8004064:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_DMA_Start_IT+0x20>
 8004074:	2302      	movs	r3, #2
 8004076:	e04b      	b.n	8004110 <HAL_DMA_Start_IT+0xb8>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b01      	cmp	r3, #1
 800408a:	d13a      	bne.n	8004102 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f95f 	bl	8004374 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d008      	beq.n	80040d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 020e 	orr.w	r2, r2, #14
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e00f      	b.n	80040f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0204 	bic.w	r2, r2, #4
 80040de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 020a 	orr.w	r2, r2, #10
 80040ee:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0201 	orr.w	r2, r2, #1
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	e005      	b.n	800410e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800410a:	2302      	movs	r3, #2
 800410c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800410e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004110:	4618      	mov	r0, r3
 8004112:	3718      	adds	r7, #24
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004118:	b480      	push	{r7}
 800411a:	b085      	sub	sp, #20
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d008      	beq.n	8004142 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2204      	movs	r2, #4
 8004134:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e022      	b.n	8004188 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f022 020e 	bic.w	r2, r2, #14
 8004150:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f022 0201 	bic.w	r2, r2, #1
 8004160:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004166:	f003 021c 	and.w	r2, r3, #28
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	2101      	movs	r1, #1
 8004170:	fa01 f202 	lsl.w	r2, r1, r2
 8004174:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004186:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d005      	beq.n	80041b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2204      	movs	r2, #4
 80041b0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	73fb      	strb	r3, [r7, #15]
 80041b6:	e029      	b.n	800420c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 020e 	bic.w	r2, r2, #14
 80041c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	f003 021c 	and.w	r2, r3, #28
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e4:	2101      	movs	r1, #1
 80041e6:	fa01 f202 	lsl.w	r2, r1, r2
 80041ea:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	4798      	blx	r3
    }
  }
  return status;
 800420c:	7bfb      	ldrb	r3, [r7, #15]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004232:	f003 031c 	and.w	r3, r3, #28
 8004236:	2204      	movs	r2, #4
 8004238:	409a      	lsls	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4013      	ands	r3, r2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d026      	beq.n	8004290 <HAL_DMA_IRQHandler+0x7a>
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d021      	beq.n	8004290 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0320 	and.w	r3, r3, #32
 8004256:	2b00      	cmp	r3, #0
 8004258:	d107      	bne.n	800426a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 0204 	bic.w	r2, r2, #4
 8004268:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426e:	f003 021c 	and.w	r2, r3, #28
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	2104      	movs	r1, #4
 8004278:	fa01 f202 	lsl.w	r2, r1, r2
 800427c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004282:	2b00      	cmp	r3, #0
 8004284:	d071      	beq.n	800436a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800428e:	e06c      	b.n	800436a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004294:	f003 031c 	and.w	r3, r3, #28
 8004298:	2202      	movs	r2, #2
 800429a:	409a      	lsls	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4013      	ands	r3, r2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d02e      	beq.n	8004302 <HAL_DMA_IRQHandler+0xec>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d029      	beq.n	8004302 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0320 	and.w	r3, r3, #32
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10b      	bne.n	80042d4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 020a 	bic.w	r2, r2, #10
 80042ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d8:	f003 021c 	and.w	r2, r3, #28
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	2102      	movs	r1, #2
 80042e2:	fa01 f202 	lsl.w	r2, r1, r2
 80042e6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d038      	beq.n	800436a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004300:	e033      	b.n	800436a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f003 031c 	and.w	r3, r3, #28
 800430a:	2208      	movs	r2, #8
 800430c:	409a      	lsls	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	4013      	ands	r3, r2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d02a      	beq.n	800436c <HAL_DMA_IRQHandler+0x156>
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	f003 0308 	and.w	r3, r3, #8
 800431c:	2b00      	cmp	r3, #0
 800431e:	d025      	beq.n	800436c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 020e 	bic.w	r2, r2, #14
 800432e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004334:	f003 021c 	and.w	r2, r3, #28
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	2101      	movs	r1, #1
 800433e:	fa01 f202 	lsl.w	r2, r1, r2
 8004342:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435e:	2b00      	cmp	r3, #0
 8004360:	d004      	beq.n	800436c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800436a:	bf00      	nop
 800436c:	bf00      	nop
}
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004386:	f003 021c 	and.w	r2, r3, #28
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	2101      	movs	r1, #1
 8004390:	fa01 f202 	lsl.w	r2, r1, r2
 8004394:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d108      	bne.n	80043b8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043b6:	e007      	b.n	80043c8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	60da      	str	r2, [r3, #12]
}
 80043c8:	bf00      	nop
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043e2:	e17f      	b.n	80046e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	2101      	movs	r1, #1
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	4013      	ands	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 8171 	beq.w	80046de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d00b      	beq.n	800441c <HAL_GPIO_Init+0x48>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d007      	beq.n	800441c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004410:	2b11      	cmp	r3, #17
 8004412:	d003      	beq.n	800441c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	2b12      	cmp	r3, #18
 800441a:	d130      	bne.n	800447e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	2203      	movs	r2, #3
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4013      	ands	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68da      	ldr	r2, [r3, #12]
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4313      	orrs	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004452:	2201      	movs	r2, #1
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4013      	ands	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	091b      	lsrs	r3, r3, #4
 8004468:	f003 0201 	and.w	r2, r3, #1
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	2b03      	cmp	r3, #3
 8004488:	d118      	bne.n	80044bc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004490:	2201      	movs	r2, #1
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4013      	ands	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	08db      	lsrs	r3, r3, #3
 80044a6:	f003 0201 	and.w	r2, r3, #1
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	2203      	movs	r2, #3
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	43db      	mvns	r3, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4013      	ands	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d003      	beq.n	80044fc <HAL_GPIO_Init+0x128>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b12      	cmp	r3, #18
 80044fa:	d123      	bne.n	8004544 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	08da      	lsrs	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3208      	adds	r2, #8
 8004504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004508:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	220f      	movs	r2, #15
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4013      	ands	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4313      	orrs	r3, r2
 8004534:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	08da      	lsrs	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3208      	adds	r2, #8
 800453e:	6939      	ldr	r1, [r7, #16]
 8004540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4013      	ands	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 0203 	and.w	r2, r3, #3
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 80ac 	beq.w	80046de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004586:	4b5f      	ldr	r3, [pc, #380]	; (8004704 <HAL_GPIO_Init+0x330>)
 8004588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800458a:	4a5e      	ldr	r2, [pc, #376]	; (8004704 <HAL_GPIO_Init+0x330>)
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	6613      	str	r3, [r2, #96]	; 0x60
 8004592:	4b5c      	ldr	r3, [pc, #368]	; (8004704 <HAL_GPIO_Init+0x330>)
 8004594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	60bb      	str	r3, [r7, #8]
 800459c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800459e:	4a5a      	ldr	r2, [pc, #360]	; (8004708 <HAL_GPIO_Init+0x334>)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	089b      	lsrs	r3, r3, #2
 80045a4:	3302      	adds	r3, #2
 80045a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	220f      	movs	r2, #15
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	43db      	mvns	r3, r3
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4013      	ands	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045c8:	d025      	beq.n	8004616 <HAL_GPIO_Init+0x242>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a4f      	ldr	r2, [pc, #316]	; (800470c <HAL_GPIO_Init+0x338>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d01f      	beq.n	8004612 <HAL_GPIO_Init+0x23e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4e      	ldr	r2, [pc, #312]	; (8004710 <HAL_GPIO_Init+0x33c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d019      	beq.n	800460e <HAL_GPIO_Init+0x23a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4d      	ldr	r2, [pc, #308]	; (8004714 <HAL_GPIO_Init+0x340>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d013      	beq.n	800460a <HAL_GPIO_Init+0x236>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a4c      	ldr	r2, [pc, #304]	; (8004718 <HAL_GPIO_Init+0x344>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00d      	beq.n	8004606 <HAL_GPIO_Init+0x232>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a4b      	ldr	r2, [pc, #300]	; (800471c <HAL_GPIO_Init+0x348>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <HAL_GPIO_Init+0x22e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a4a      	ldr	r2, [pc, #296]	; (8004720 <HAL_GPIO_Init+0x34c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d101      	bne.n	80045fe <HAL_GPIO_Init+0x22a>
 80045fa:	2306      	movs	r3, #6
 80045fc:	e00c      	b.n	8004618 <HAL_GPIO_Init+0x244>
 80045fe:	2307      	movs	r3, #7
 8004600:	e00a      	b.n	8004618 <HAL_GPIO_Init+0x244>
 8004602:	2305      	movs	r3, #5
 8004604:	e008      	b.n	8004618 <HAL_GPIO_Init+0x244>
 8004606:	2304      	movs	r3, #4
 8004608:	e006      	b.n	8004618 <HAL_GPIO_Init+0x244>
 800460a:	2303      	movs	r3, #3
 800460c:	e004      	b.n	8004618 <HAL_GPIO_Init+0x244>
 800460e:	2302      	movs	r3, #2
 8004610:	e002      	b.n	8004618 <HAL_GPIO_Init+0x244>
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <HAL_GPIO_Init+0x244>
 8004616:	2300      	movs	r3, #0
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	f002 0203 	and.w	r2, r2, #3
 800461e:	0092      	lsls	r2, r2, #2
 8004620:	4093      	lsls	r3, r2
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4313      	orrs	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004628:	4937      	ldr	r1, [pc, #220]	; (8004708 <HAL_GPIO_Init+0x334>)
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	089b      	lsrs	r3, r3, #2
 800462e:	3302      	adds	r3, #2
 8004630:	693a      	ldr	r2, [r7, #16]
 8004632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004636:	4b3b      	ldr	r3, [pc, #236]	; (8004724 <HAL_GPIO_Init+0x350>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	43db      	mvns	r3, r3
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	4013      	ands	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800465a:	4a32      	ldr	r2, [pc, #200]	; (8004724 <HAL_GPIO_Init+0x350>)
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004660:	4b30      	ldr	r3, [pc, #192]	; (8004724 <HAL_GPIO_Init+0x350>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	43db      	mvns	r3, r3
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4013      	ands	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004684:	4a27      	ldr	r2, [pc, #156]	; (8004724 <HAL_GPIO_Init+0x350>)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800468a:	4b26      	ldr	r3, [pc, #152]	; (8004724 <HAL_GPIO_Init+0x350>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	43db      	mvns	r3, r3
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4013      	ands	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d003      	beq.n	80046ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046ae:	4a1d      	ldr	r2, [pc, #116]	; (8004724 <HAL_GPIO_Init+0x350>)
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046b4:	4b1b      	ldr	r3, [pc, #108]	; (8004724 <HAL_GPIO_Init+0x350>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	43db      	mvns	r3, r3
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4013      	ands	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046d8:	4a12      	ldr	r2, [pc, #72]	; (8004724 <HAL_GPIO_Init+0x350>)
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	3301      	adds	r3, #1
 80046e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	fa22 f303 	lsr.w	r3, r2, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f47f ae78 	bne.w	80043e4 <HAL_GPIO_Init+0x10>
  }
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop
 80046f8:	371c      	adds	r7, #28
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	40010000 	.word	0x40010000
 800470c:	48000400 	.word	0x48000400
 8004710:	48000800 	.word	0x48000800
 8004714:	48000c00 	.word	0x48000c00
 8004718:	48001000 	.word	0x48001000
 800471c:	48001400 	.word	0x48001400
 8004720:	48001800 	.word	0x48001800
 8004724:	40010400 	.word	0x40010400

08004728 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004736:	e0cd      	b.n	80048d4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004738:	2201      	movs	r2, #1
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	4013      	ands	r3, r2
 8004744:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80c0 	beq.w	80048ce <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800474e:	4a68      	ldr	r2, [pc, #416]	; (80048f0 <HAL_GPIO_DeInit+0x1c8>)
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	089b      	lsrs	r3, r3, #2
 8004754:	3302      	adds	r3, #2
 8004756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800475a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	220f      	movs	r2, #15
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004776:	d025      	beq.n	80047c4 <HAL_GPIO_DeInit+0x9c>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a5e      	ldr	r2, [pc, #376]	; (80048f4 <HAL_GPIO_DeInit+0x1cc>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d01f      	beq.n	80047c0 <HAL_GPIO_DeInit+0x98>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a5d      	ldr	r2, [pc, #372]	; (80048f8 <HAL_GPIO_DeInit+0x1d0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d019      	beq.n	80047bc <HAL_GPIO_DeInit+0x94>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a5c      	ldr	r2, [pc, #368]	; (80048fc <HAL_GPIO_DeInit+0x1d4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d013      	beq.n	80047b8 <HAL_GPIO_DeInit+0x90>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a5b      	ldr	r2, [pc, #364]	; (8004900 <HAL_GPIO_DeInit+0x1d8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00d      	beq.n	80047b4 <HAL_GPIO_DeInit+0x8c>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a5a      	ldr	r2, [pc, #360]	; (8004904 <HAL_GPIO_DeInit+0x1dc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d007      	beq.n	80047b0 <HAL_GPIO_DeInit+0x88>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a59      	ldr	r2, [pc, #356]	; (8004908 <HAL_GPIO_DeInit+0x1e0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d101      	bne.n	80047ac <HAL_GPIO_DeInit+0x84>
 80047a8:	2306      	movs	r3, #6
 80047aa:	e00c      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047ac:	2307      	movs	r3, #7
 80047ae:	e00a      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047b0:	2305      	movs	r3, #5
 80047b2:	e008      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047b4:	2304      	movs	r3, #4
 80047b6:	e006      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047b8:	2303      	movs	r3, #3
 80047ba:	e004      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047bc:	2302      	movs	r3, #2
 80047be:	e002      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047c0:	2301      	movs	r3, #1
 80047c2:	e000      	b.n	80047c6 <HAL_GPIO_DeInit+0x9e>
 80047c4:	2300      	movs	r3, #0
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	f002 0203 	and.w	r2, r2, #3
 80047cc:	0092      	lsls	r2, r2, #2
 80047ce:	4093      	lsls	r3, r2
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d132      	bne.n	800483c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80047d6:	4b4d      	ldr	r3, [pc, #308]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	43db      	mvns	r3, r3
 80047de:	494b      	ldr	r1, [pc, #300]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80047e4:	4b49      	ldr	r3, [pc, #292]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	43db      	mvns	r3, r3
 80047ec:	4947      	ldr	r1, [pc, #284]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047ee:	4013      	ands	r3, r2
 80047f0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80047f2:	4b46      	ldr	r3, [pc, #280]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	43db      	mvns	r3, r3
 80047fa:	4944      	ldr	r1, [pc, #272]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 80047fc:	4013      	ands	r3, r2
 80047fe:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8004800:	4b42      	ldr	r3, [pc, #264]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 8004802:	68da      	ldr	r2, [r3, #12]
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	43db      	mvns	r3, r3
 8004808:	4940      	ldr	r1, [pc, #256]	; (800490c <HAL_GPIO_DeInit+0x1e4>)
 800480a:	4013      	ands	r3, r2
 800480c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f003 0303 	and.w	r3, r3, #3
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	220f      	movs	r2, #15
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800481e:	4a34      	ldr	r2, [pc, #208]	; (80048f0 <HAL_GPIO_DeInit+0x1c8>)
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	089b      	lsrs	r3, r3, #2
 8004824:	3302      	adds	r3, #2
 8004826:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	43da      	mvns	r2, r3
 800482e:	4830      	ldr	r0, [pc, #192]	; (80048f0 <HAL_GPIO_DeInit+0x1c8>)
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	089b      	lsrs	r3, r3, #2
 8004834:	400a      	ands	r2, r1
 8004836:	3302      	adds	r3, #2
 8004838:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	2103      	movs	r1, #3
 8004846:	fa01 f303 	lsl.w	r3, r1, r3
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	08da      	lsrs	r2, r3, #3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	3208      	adds	r2, #8
 8004858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	220f      	movs	r2, #15
 8004866:	fa02 f303 	lsl.w	r3, r2, r3
 800486a:	43db      	mvns	r3, r3
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	08d2      	lsrs	r2, r2, #3
 8004870:	4019      	ands	r1, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	3208      	adds	r2, #8
 8004876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	2103      	movs	r1, #3
 8004884:	fa01 f303 	lsl.w	r3, r1, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	401a      	ands	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	2101      	movs	r1, #1
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	fa01 f303 	lsl.w	r3, r1, r3
 800489c:	43db      	mvns	r3, r3
 800489e:	401a      	ands	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	2103      	movs	r1, #3
 80048ae:	fa01 f303 	lsl.w	r3, r1, r3
 80048b2:	43db      	mvns	r3, r3
 80048b4:	401a      	ands	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048be:	2101      	movs	r1, #1
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	fa01 f303 	lsl.w	r3, r1, r3
 80048c6:	43db      	mvns	r3, r3
 80048c8:	401a      	ands	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	3301      	adds	r3, #1
 80048d2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f47f af2b 	bne.w	8004738 <HAL_GPIO_DeInit+0x10>
  }
}
 80048e2:	bf00      	nop
 80048e4:	bf00      	nop
 80048e6:	371c      	adds	r7, #28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	40010000 	.word	0x40010000
 80048f4:	48000400 	.word	0x48000400
 80048f8:	48000800 	.word	0x48000800
 80048fc:	48000c00 	.word	0x48000c00
 8004900:	48001000 	.word	0x48001000
 8004904:	48001400 	.word	0x48001400
 8004908:	48001800 	.word	0x48001800
 800490c:	40010400 	.word	0x40010400

08004910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	460b      	mov	r3, r1
 800491a:	807b      	strh	r3, [r7, #2]
 800491c:	4613      	mov	r3, r2
 800491e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004920:	787b      	ldrb	r3, [r7, #1]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004926:	887a      	ldrh	r2, [r7, #2]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800492c:	e002      	b.n	8004934 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800492e:	887a      	ldrh	r2, [r7, #2]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004944:	4b05      	ldr	r3, [pc, #20]	; (800495c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a04      	ldr	r2, [pc, #16]	; (800495c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800494a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800494e:	6013      	str	r3, [r2, #0]
}
 8004950:	bf00      	nop
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40007000 	.word	0x40007000

08004960 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004964:	4b04      	ldr	r3, [pc, #16]	; (8004978 <HAL_PWREx_GetVoltageRange+0x18>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800496c:	4618      	mov	r0, r3
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40007000 	.word	0x40007000

0800497c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800498a:	d130      	bne.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800498c:	4b23      	ldr	r3, [pc, #140]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004998:	d038      	beq.n	8004a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800499a:	4b20      	ldr	r3, [pc, #128]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049a2:	4a1e      	ldr	r2, [pc, #120]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049aa:	4b1d      	ldr	r3, [pc, #116]	; (8004a20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2232      	movs	r2, #50	; 0x32
 80049b0:	fb02 f303 	mul.w	r3, r2, r3
 80049b4:	4a1b      	ldr	r2, [pc, #108]	; (8004a24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049b6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ba:	0c9b      	lsrs	r3, r3, #18
 80049bc:	3301      	adds	r3, #1
 80049be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049c0:	e002      	b.n	80049c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	3b01      	subs	r3, #1
 80049c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049c8:	4b14      	ldr	r3, [pc, #80]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049d4:	d102      	bne.n	80049dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1f2      	bne.n	80049c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049dc:	4b0f      	ldr	r3, [pc, #60]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049e8:	d110      	bne.n	8004a0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e00f      	b.n	8004a0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80049ee:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80049f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049fa:	d007      	beq.n	8004a0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049fc:	4b07      	ldr	r3, [pc, #28]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a04:	4a05      	ldr	r2, [pc, #20]	; (8004a1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40007000 	.word	0x40007000
 8004a20:	20000008 	.word	0x20000008
 8004a24:	431bde83 	.word	0x431bde83

08004a28 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af02      	add	r7, sp, #8
 8004a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004a30:	f7fd ff2e 	bl	8002890 <HAL_GetTick>
 8004a34:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e063      	b.n	8004b08 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10b      	bne.n	8004a64 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f7fc ff75 	bl	8001944 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004a5a:	f241 3188 	movw	r1, #5000	; 0x1388
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 faf7 	bl	8005052 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	021a      	lsls	r2, r3, #8
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	2120      	movs	r1, #32
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 faef 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004a90:	4603      	mov	r3, r0
 8004a92:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004a94:	7afb      	ldrb	r3, [r7, #11]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d131      	bne.n	8004afe <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004aa4:	f023 0310 	bic.w	r3, r3, #16
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6852      	ldr	r2, [r2, #4]
 8004aac:	0611      	lsls	r1, r2, #24
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	68d2      	ldr	r2, [r2, #12]
 8004ab2:	4311      	orrs	r1, r2
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6812      	ldr	r2, [r2, #0]
 8004ab8:	430b      	orrs	r3, r1
 8004aba:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	4b13      	ldr	r3, [pc, #76]	; (8004b10 <HAL_QSPI_Init+0xe8>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6912      	ldr	r2, [r2, #16]
 8004aca:	0411      	lsls	r1, r2, #16
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6952      	ldr	r2, [r2, #20]
 8004ad0:	4311      	orrs	r1, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6992      	ldr	r2, [r2, #24]
 8004ad6:	4311      	orrs	r1, r2
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	6812      	ldr	r2, [r2, #0]
 8004adc:	430b      	orrs	r3, r1
 8004ade:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004b06:	7afb      	ldrb	r3, [r7, #11]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	ffe0f8fe 	.word	0xffe0f8fe

08004b14 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e016      	b.n	8004b54 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0201 	bic.w	r2, r2, #1
 8004b34:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fc ff48 	bl	80019cc <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3708      	adds	r7, #8
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b088      	sub	sp, #32
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004b68:	f7fd fe92 	bl	8002890 <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d101      	bne.n	8004b7e <HAL_QSPI_Command+0x22>
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e048      	b.n	8004c10 <HAL_QSPI_Command+0xb4>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d137      	bne.n	8004c02 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2120      	movs	r1, #32
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fa5f 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004bb4:	7dfb      	ldrb	r3, [r7, #23]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d125      	bne.n	8004c06 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004bba:	2200      	movs	r2, #0
 8004bbc:	68b9      	ldr	r1, [r7, #8]
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f000 fa8c 	bl	80050dc <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d115      	bne.n	8004bf8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	2102      	movs	r1, #2
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 fa49 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004be0:	7dfb      	ldrb	r3, [r7, #23]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10f      	bne.n	8004c06 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2202      	movs	r2, #2
 8004bec:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004bf6:	e006      	b.n	8004c06 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004c00:	e001      	b.n	8004c06 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004c02:	2302      	movs	r3, #2
 8004c04:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08a      	sub	sp, #40	; 0x28
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004c28:	f7fd fe32 	bl	8002890 <HAL_GetTick>
 8004c2c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3320      	adds	r3, #32
 8004c34:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d101      	bne.n	8004c46 <HAL_QSPI_Transmit+0x2e>
 8004c42:	2302      	movs	r3, #2
 8004c44:	e07b      	b.n	8004d3e <HAL_QSPI_Transmit+0x126>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d16a      	bne.n	8004d30 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d05b      	beq.n	8004d1e <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2212      	movs	r2, #18
 8004c6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	1c5a      	adds	r2, r3, #1
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695a      	ldr	r2, [r3, #20]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004c9a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8004c9c:	e01b      	b.n	8004cd6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	2104      	movs	r1, #4
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 f9e0 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004cb2:	7ffb      	ldrb	r3, [r7, #31]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d113      	bne.n	8004ce0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	1e5a      	subs	r2, r3, #1
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1df      	bne.n	8004c9e <HAL_QSPI_Transmit+0x86>
 8004cde:	e000      	b.n	8004ce2 <HAL_QSPI_Transmit+0xca>
          break;
 8004ce0:	bf00      	nop
      }

      if (status == HAL_OK)
 8004ce2:	7ffb      	ldrb	r3, [r7, #31]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d115      	bne.n	8004d14 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 f9bb 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004cfc:	7ffb      	ldrb	r3, [r7, #31]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d108      	bne.n	8004d14 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2202      	movs	r2, #2
 8004d08:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 f934 	bl	8004f78 <HAL_QSPI_Abort>
 8004d10:	4603      	mov	r3, r0
 8004d12:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004d1c:	e00a      	b.n	8004d34 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d22:	f043 0208 	orr.w	r2, r3, #8
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	77fb      	strb	r3, [r7, #31]
 8004d2e:	e001      	b.n	8004d34 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004d30:	2302      	movs	r3, #2
 8004d32:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004d3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b08a      	sub	sp, #40	; 0x28
 8004d4a:	af02      	add	r7, sp, #8
 8004d4c:	60f8      	str	r0, [r7, #12]
 8004d4e:	60b9      	str	r1, [r7, #8]
 8004d50:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004d56:	f7fd fd9b 	bl	8002890 <HAL_GetTick>
 8004d5a:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3320      	adds	r3, #32
 8004d6a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d101      	bne.n	8004d7c <HAL_QSPI_Receive+0x36>
 8004d78:	2302      	movs	r3, #2
 8004d7a:	e082      	b.n	8004e82 <HAL_QSPI_Receive+0x13c>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d171      	bne.n	8004e74 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d062      	beq.n	8004e62 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2222      	movs	r2, #34	; 0x22
 8004da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004dd4:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8004dde:	e01c      	b.n	8004e1a <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	2201      	movs	r2, #1
 8004de8:	2106      	movs	r1, #6
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 f93f 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8004df4:	7ffb      	ldrb	r3, [r7, #31]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d114      	bne.n	8004e24 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	7812      	ldrb	r2, [r2, #0]
 8004e02:	b2d2      	uxtb	r2, r2
 8004e04:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e14:	1e5a      	subs	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1de      	bne.n	8004de0 <HAL_QSPI_Receive+0x9a>
 8004e22:	e000      	b.n	8004e26 <HAL_QSPI_Receive+0xe0>
          break;
 8004e24:	bf00      	nop
      }

      if (status == HAL_OK)
 8004e26:	7ffb      	ldrb	r3, [r7, #31]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d115      	bne.n	8004e58 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	2201      	movs	r2, #1
 8004e34:	2102      	movs	r1, #2
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 f919 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004e40:	7ffb      	ldrb	r3, [r7, #31]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d108      	bne.n	8004e58 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 f892 	bl	8004f78 <HAL_QSPI_Abort>
 8004e54:	4603      	mov	r3, r0
 8004e56:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004e60:	e00a      	b.n	8004e78 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e66:	f043 0208 	orr.w	r2, r3, #8
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	77fb      	strb	r3, [r7, #31]
 8004e72:	e001      	b.n	8004e78 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004e74:	2302      	movs	r3, #2
 8004e76:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004e80:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b088      	sub	sp, #32
 8004e8e:	af02      	add	r7, sp, #8
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	607a      	str	r2, [r7, #4]
 8004e96:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004e98:	f7fd fcfa 	bl	8002890 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_QSPI_AutoPolling+0x24>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e060      	b.n	8004f70 <HAL_QSPI_AutoPolling+0xe6>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d14f      	bne.n	8004f62 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2242      	movs	r2, #66	; 0x42
 8004ecc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	2120      	movs	r1, #32
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f8c7 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004ee4:	7dfb      	ldrb	r3, [r7, #23]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d13d      	bne.n	8004f66 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6812      	ldr	r2, [r2, #0]
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6852      	ldr	r2, [r2, #4]
 8004efc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6892      	ldr	r2, [r2, #8]
 8004f06:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	431a      	orrs	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004f20:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	68da      	ldr	r2, [r3, #12]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8004f2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f000 f8d3 	bl	80050dc <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	2108      	movs	r1, #8
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f894 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8004f4a:	7dfb      	ldrb	r3, [r7, #23]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10a      	bne.n	8004f66 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2208      	movs	r2, #8
 8004f56:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004f60:	e001      	b.n	8004f66 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004f62:	2302      	movs	r3, #2
 8004f64:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3718      	adds	r7, #24
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af02      	add	r7, sp, #8
 8004f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f80:	2300      	movs	r3, #0
 8004f82:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004f84:	f7fd fc84 	bl	8002890 <HAL_GetTick>
 8004f88:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d056      	beq.n	8005048 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d017      	beq.n	8004fe0 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0204 	bic.w	r2, r2, #4
 8004fbe:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff f8a7 	bl	8004118 <HAL_DMA_Abort>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8004fce:	7bfb      	ldrb	r3, [r7, #15]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd8:	f043 0204 	orr.w	r2, r3, #4
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0202 	orr.w	r2, r2, #2
 8004fee:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	2102      	movs	r1, #2
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f836 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005006:	7bfb      	ldrb	r3, [r7, #15]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10e      	bne.n	800502a <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2202      	movs	r2, #2
 8005012:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2200      	movs	r2, #0
 800501e:	2120      	movs	r1, #32
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f824 	bl	800506e <QSPI_WaitFlagStateUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800502a:	7bfb      	ldrb	r3, [r7, #15]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10b      	bne.n	8005048 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	695a      	ldr	r2, [r3, #20]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800503e:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8005048:	7bfb      	ldrb	r3, [r7, #15]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b084      	sub	sp, #16
 8005072:	af00      	add	r7, sp, #0
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	603b      	str	r3, [r7, #0]
 800507a:	4613      	mov	r3, r2
 800507c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800507e:	e01a      	b.n	80050b6 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005086:	d016      	beq.n	80050b6 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005088:	f7fd fc02 	bl	8002890 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	429a      	cmp	r2, r3
 8005096:	d302      	bcc.n	800509e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10b      	bne.n	80050b6 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2204      	movs	r2, #4
 80050a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050aa:	f043 0201 	orr.w	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e00e      	b.n	80050d4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4013      	ands	r3, r2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	79fb      	ldrb	r3, [r7, #7]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d1d6      	bne.n	8005080 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d009      	beq.n	8005104 <QSPI_Config+0x28>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80050f6:	d005      	beq.n	8005104 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	3a01      	subs	r2, #1
 8005102:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 80b9 	beq.w	8005280 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d05f      	beq.n	80051d6 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	6892      	ldr	r2, [r2, #8]
 800511e:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	69db      	ldr	r3, [r3, #28]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d031      	beq.n	800518c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005130:	431a      	orrs	r2, r3
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005136:	431a      	orrs	r2, r3
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513c:	431a      	orrs	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	049b      	lsls	r3, r3, #18
 8005144:	431a      	orrs	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	431a      	orrs	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	431a      	orrs	r2, r3
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	431a      	orrs	r2, r3
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	69db      	ldr	r3, [r3, #28]
 800515c:	431a      	orrs	r2, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	431a      	orrs	r2, r3
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	ea42 0103 	orr.w	r1, r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	430a      	orrs	r2, r1
 8005174:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800517c:	f000 812e 	beq.w	80053dc <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	6852      	ldr	r2, [r2, #4]
 8005188:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800518a:	e127      	b.n	80053dc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005194:	431a      	orrs	r2, r3
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800519a:	431a      	orrs	r2, r3
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a0:	431a      	orrs	r2, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	049b      	lsls	r3, r3, #18
 80051a8:	431a      	orrs	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	431a      	orrs	r2, r3
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	431a      	orrs	r2, r3
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	431a      	orrs	r2, r3
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	ea42 0103 	orr.w	r1, r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	615a      	str	r2, [r3, #20]
}
 80051d4:	e102      	b.n	80053dc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d02e      	beq.n	800523c <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e6:	431a      	orrs	r2, r3
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ec:	431a      	orrs	r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f2:	431a      	orrs	r2, r3
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	049b      	lsls	r3, r3, #18
 80051fa:	431a      	orrs	r2, r3
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	431a      	orrs	r2, r3
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	431a      	orrs	r2, r3
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	431a      	orrs	r2, r3
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	431a      	orrs	r2, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	ea42 0103 	orr.w	r1, r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	430a      	orrs	r2, r1
 8005224:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800522c:	f000 80d6 	beq.w	80053dc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	6852      	ldr	r2, [r2, #4]
 8005238:	619a      	str	r2, [r3, #24]
}
 800523a:	e0cf      	b.n	80053dc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005244:	431a      	orrs	r2, r3
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524a:	431a      	orrs	r2, r3
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	431a      	orrs	r2, r3
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	049b      	lsls	r3, r3, #18
 8005258:	431a      	orrs	r2, r3
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	431a      	orrs	r2, r3
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	431a      	orrs	r2, r3
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	431a      	orrs	r2, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	ea42 0103 	orr.w	r1, r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	430a      	orrs	r2, r1
 800527c:	615a      	str	r2, [r3, #20]
}
 800527e:	e0ad      	b.n	80053dc <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d058      	beq.n	800533a <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	6892      	ldr	r2, [r2, #8]
 8005290:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d02d      	beq.n	80052f6 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a2:	431a      	orrs	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a8:	431a      	orrs	r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	431a      	orrs	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	049b      	lsls	r3, r3, #18
 80052b6:	431a      	orrs	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	431a      	orrs	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	431a      	orrs	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	431a      	orrs	r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	ea42 0103 	orr.w	r1, r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	430a      	orrs	r2, r1
 80052e0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80052e8:	d078      	beq.n	80053dc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	6852      	ldr	r2, [r2, #4]
 80052f2:	619a      	str	r2, [r3, #24]
}
 80052f4:	e072      	b.n	80053dc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fe:	431a      	orrs	r2, r3
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005304:	431a      	orrs	r2, r3
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	431a      	orrs	r2, r3
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	049b      	lsls	r3, r3, #18
 8005312:	431a      	orrs	r2, r3
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	431a      	orrs	r2, r3
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	431a      	orrs	r2, r3
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	431a      	orrs	r2, r3
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	ea42 0103 	orr.w	r1, r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	430a      	orrs	r2, r1
 8005336:	615a      	str	r2, [r3, #20]
}
 8005338:	e050      	b.n	80053dc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d02a      	beq.n	8005398 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534a:	431a      	orrs	r2, r3
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005350:	431a      	orrs	r2, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005356:	431a      	orrs	r2, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	049b      	lsls	r3, r3, #18
 800535e:	431a      	orrs	r2, r3
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	431a      	orrs	r2, r3
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	431a      	orrs	r2, r3
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	431a      	orrs	r2, r3
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	ea42 0103 	orr.w	r1, r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	430a      	orrs	r2, r1
 8005382:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800538a:	d027      	beq.n	80053dc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	6852      	ldr	r2, [r2, #4]
 8005394:	619a      	str	r2, [r3, #24]
}
 8005396:	e021      	b.n	80053dc <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01d      	beq.n	80053dc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	431a      	orrs	r2, r3
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ae:	431a      	orrs	r2, r3
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	431a      	orrs	r2, r3
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	049b      	lsls	r3, r3, #18
 80053bc:	431a      	orrs	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	431a      	orrs	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	431a      	orrs	r2, r3
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	ea42 0103 	orr.w	r1, r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	430a      	orrs	r2, r1
 80053da:	615a      	str	r2, [r3, #20]
}
 80053dc:	bf00      	nop
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b088      	sub	sp, #32
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e3d8      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053fa:	4b97      	ldr	r3, [pc, #604]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 030c 	and.w	r3, r3, #12
 8005402:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005404:	4b94      	ldr	r3, [pc, #592]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f003 0303 	and.w	r3, r3, #3
 800540c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0310 	and.w	r3, r3, #16
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 80e4 	beq.w	80055e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_RCC_OscConfig+0x4a>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b0c      	cmp	r3, #12
 8005426:	f040 808b 	bne.w	8005540 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2b01      	cmp	r3, #1
 800542e:	f040 8087 	bne.w	8005540 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005432:	4b89      	ldr	r3, [pc, #548]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d005      	beq.n	800544a <HAL_RCC_OscConfig+0x62>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e3b0      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1a      	ldr	r2, [r3, #32]
 800544e:	4b82      	ldr	r3, [pc, #520]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0308 	and.w	r3, r3, #8
 8005456:	2b00      	cmp	r3, #0
 8005458:	d004      	beq.n	8005464 <HAL_RCC_OscConfig+0x7c>
 800545a:	4b7f      	ldr	r3, [pc, #508]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005462:	e005      	b.n	8005470 <HAL_RCC_OscConfig+0x88>
 8005464:	4b7c      	ldr	r3, [pc, #496]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005466:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800546a:	091b      	lsrs	r3, r3, #4
 800546c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005470:	4293      	cmp	r3, r2
 8005472:	d223      	bcs.n	80054bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fd43 	bl	8005f04 <RCC_SetFlashLatencyFromMSIRange>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e391      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005488:	4b73      	ldr	r3, [pc, #460]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a72      	ldr	r2, [pc, #456]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800548e:	f043 0308 	orr.w	r3, r3, #8
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	4b70      	ldr	r3, [pc, #448]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	496d      	ldr	r1, [pc, #436]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054a6:	4b6c      	ldr	r3, [pc, #432]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	69db      	ldr	r3, [r3, #28]
 80054b2:	021b      	lsls	r3, r3, #8
 80054b4:	4968      	ldr	r1, [pc, #416]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	604b      	str	r3, [r1, #4]
 80054ba:	e025      	b.n	8005508 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054bc:	4b66      	ldr	r3, [pc, #408]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a65      	ldr	r2, [pc, #404]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054c2:	f043 0308 	orr.w	r3, r3, #8
 80054c6:	6013      	str	r3, [r2, #0]
 80054c8:	4b63      	ldr	r3, [pc, #396]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	4960      	ldr	r1, [pc, #384]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054da:	4b5f      	ldr	r3, [pc, #380]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	021b      	lsls	r3, r3, #8
 80054e8:	495b      	ldr	r1, [pc, #364]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d109      	bne.n	8005508 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f000 fd03 	bl	8005f04 <RCC_SetFlashLatencyFromMSIRange>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e351      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005508:	f000 fc38 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 800550c:	4602      	mov	r2, r0
 800550e:	4b52      	ldr	r3, [pc, #328]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	091b      	lsrs	r3, r3, #4
 8005514:	f003 030f 	and.w	r3, r3, #15
 8005518:	4950      	ldr	r1, [pc, #320]	; (800565c <HAL_RCC_OscConfig+0x274>)
 800551a:	5ccb      	ldrb	r3, [r1, r3]
 800551c:	f003 031f 	and.w	r3, r3, #31
 8005520:	fa22 f303 	lsr.w	r3, r2, r3
 8005524:	4a4e      	ldr	r2, [pc, #312]	; (8005660 <HAL_RCC_OscConfig+0x278>)
 8005526:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005528:	4b4e      	ldr	r3, [pc, #312]	; (8005664 <HAL_RCC_OscConfig+0x27c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f7fd f95f 	bl	80027f0 <HAL_InitTick>
 8005532:	4603      	mov	r3, r0
 8005534:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d052      	beq.n	80055e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
 800553e:	e335      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d032      	beq.n	80055ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005548:	4b43      	ldr	r3, [pc, #268]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a42      	ldr	r2, [pc, #264]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800554e:	f043 0301 	orr.w	r3, r3, #1
 8005552:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005554:	f7fd f99c 	bl	8002890 <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800555c:	f7fd f998 	bl	8002890 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e31e      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800556e:	4b3a      	ldr	r3, [pc, #232]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800557a:	4b37      	ldr	r3, [pc, #220]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a36      	ldr	r2, [pc, #216]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005580:	f043 0308 	orr.w	r3, r3, #8
 8005584:	6013      	str	r3, [r2, #0]
 8005586:	4b34      	ldr	r3, [pc, #208]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	4931      	ldr	r1, [pc, #196]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005594:	4313      	orrs	r3, r2
 8005596:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005598:	4b2f      	ldr	r3, [pc, #188]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	69db      	ldr	r3, [r3, #28]
 80055a4:	021b      	lsls	r3, r3, #8
 80055a6:	492c      	ldr	r1, [pc, #176]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	604b      	str	r3, [r1, #4]
 80055ac:	e01a      	b.n	80055e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80055ae:	4b2a      	ldr	r3, [pc, #168]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a29      	ldr	r2, [pc, #164]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80055b4:	f023 0301 	bic.w	r3, r3, #1
 80055b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055ba:	f7fd f969 	bl	8002890 <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055c2:	f7fd f965 	bl	8002890 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e2eb      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055d4:	4b20      	ldr	r3, [pc, #128]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f0      	bne.n	80055c2 <HAL_RCC_OscConfig+0x1da>
 80055e0:	e000      	b.n	80055e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d074      	beq.n	80056da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	2b08      	cmp	r3, #8
 80055f4:	d005      	beq.n	8005602 <HAL_RCC_OscConfig+0x21a>
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	2b0c      	cmp	r3, #12
 80055fa:	d10e      	bne.n	800561a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d10b      	bne.n	800561a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005602:	4b15      	ldr	r3, [pc, #84]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d064      	beq.n	80056d8 <HAL_RCC_OscConfig+0x2f0>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d160      	bne.n	80056d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e2c8      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005622:	d106      	bne.n	8005632 <HAL_RCC_OscConfig+0x24a>
 8005624:	4b0c      	ldr	r3, [pc, #48]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a0b      	ldr	r2, [pc, #44]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800562a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	e026      	b.n	8005680 <HAL_RCC_OscConfig+0x298>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800563a:	d115      	bne.n	8005668 <HAL_RCC_OscConfig+0x280>
 800563c:	4b06      	ldr	r3, [pc, #24]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a05      	ldr	r2, [pc, #20]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 8005642:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	4b03      	ldr	r3, [pc, #12]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a02      	ldr	r2, [pc, #8]	; (8005658 <HAL_RCC_OscConfig+0x270>)
 800564e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005652:	6013      	str	r3, [r2, #0]
 8005654:	e014      	b.n	8005680 <HAL_RCC_OscConfig+0x298>
 8005656:	bf00      	nop
 8005658:	40021000 	.word	0x40021000
 800565c:	0800eb20 	.word	0x0800eb20
 8005660:	20000008 	.word	0x20000008
 8005664:	2000000c 	.word	0x2000000c
 8005668:	4ba0      	ldr	r3, [pc, #640]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a9f      	ldr	r2, [pc, #636]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800566e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	4b9d      	ldr	r3, [pc, #628]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a9c      	ldr	r2, [pc, #624]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800567a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800567e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d013      	beq.n	80056b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005688:	f7fd f902 	bl	8002890 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005690:	f7fd f8fe 	bl	8002890 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b64      	cmp	r3, #100	; 0x64
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e284      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056a2:	4b92      	ldr	r3, [pc, #584]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0f0      	beq.n	8005690 <HAL_RCC_OscConfig+0x2a8>
 80056ae:	e014      	b.n	80056da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b0:	f7fd f8ee 	bl	8002890 <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b8:	f7fd f8ea 	bl	8002890 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b64      	cmp	r3, #100	; 0x64
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e270      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056ca:	4b88      	ldr	r3, [pc, #544]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1f0      	bne.n	80056b8 <HAL_RCC_OscConfig+0x2d0>
 80056d6:	e000      	b.n	80056da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d060      	beq.n	80057a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	2b04      	cmp	r3, #4
 80056ea:	d005      	beq.n	80056f8 <HAL_RCC_OscConfig+0x310>
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	2b0c      	cmp	r3, #12
 80056f0:	d119      	bne.n	8005726 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d116      	bne.n	8005726 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056f8:	4b7c      	ldr	r3, [pc, #496]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_RCC_OscConfig+0x328>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e24d      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005710:	4b76      	ldr	r3, [pc, #472]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	061b      	lsls	r3, r3, #24
 800571e:	4973      	ldr	r1, [pc, #460]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005720:	4313      	orrs	r3, r2
 8005722:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005724:	e040      	b.n	80057a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d023      	beq.n	8005776 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800572e:	4b6f      	ldr	r3, [pc, #444]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a6e      	ldr	r2, [pc, #440]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573a:	f7fd f8a9 	bl	8002890 <HAL_GetTick>
 800573e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005740:	e008      	b.n	8005754 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005742:	f7fd f8a5 	bl	8002890 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d901      	bls.n	8005754 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e22b      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005754:	4b65      	ldr	r3, [pc, #404]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0f0      	beq.n	8005742 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005760:	4b62      	ldr	r3, [pc, #392]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	061b      	lsls	r3, r3, #24
 800576e:	495f      	ldr	r1, [pc, #380]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005770:	4313      	orrs	r3, r2
 8005772:	604b      	str	r3, [r1, #4]
 8005774:	e018      	b.n	80057a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005776:	4b5d      	ldr	r3, [pc, #372]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a5c      	ldr	r2, [pc, #368]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800577c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fd f885 	bl	8002890 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800578a:	f7fd f881 	bl	8002890 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e207      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800579c:	4b53      	ldr	r3, [pc, #332]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0308 	and.w	r3, r3, #8
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d03c      	beq.n	800582e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01c      	beq.n	80057f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057bc:	4b4b      	ldr	r3, [pc, #300]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80057be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057c2:	4a4a      	ldr	r2, [pc, #296]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057cc:	f7fd f860 	bl	8002890 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057d4:	f7fd f85c 	bl	8002890 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e1e2      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057e6:	4b41      	ldr	r3, [pc, #260]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80057e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0ef      	beq.n	80057d4 <HAL_RCC_OscConfig+0x3ec>
 80057f4:	e01b      	b.n	800582e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057f6:	4b3d      	ldr	r3, [pc, #244]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80057f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057fc:	4a3b      	ldr	r2, [pc, #236]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005806:	f7fd f843 	bl	8002890 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580e:	f7fd f83f 	bl	8002890 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e1c5      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005820:	4b32      	ldr	r3, [pc, #200]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005822:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1ef      	bne.n	800580e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b00      	cmp	r3, #0
 8005838:	f000 80a6 	beq.w	8005988 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800583c:	2300      	movs	r3, #0
 800583e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005840:	4b2a      	ldr	r3, [pc, #168]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10d      	bne.n	8005868 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800584c:	4b27      	ldr	r3, [pc, #156]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	4a26      	ldr	r2, [pc, #152]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 8005852:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005856:	6593      	str	r3, [r2, #88]	; 0x58
 8005858:	4b24      	ldr	r3, [pc, #144]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 800585a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005860:	60bb      	str	r3, [r7, #8]
 8005862:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005864:	2301      	movs	r3, #1
 8005866:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005868:	4b21      	ldr	r3, [pc, #132]	; (80058f0 <HAL_RCC_OscConfig+0x508>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005870:	2b00      	cmp	r3, #0
 8005872:	d118      	bne.n	80058a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005874:	4b1e      	ldr	r3, [pc, #120]	; (80058f0 <HAL_RCC_OscConfig+0x508>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a1d      	ldr	r2, [pc, #116]	; (80058f0 <HAL_RCC_OscConfig+0x508>)
 800587a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800587e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005880:	f7fd f806 	bl	8002890 <HAL_GetTick>
 8005884:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005886:	e008      	b.n	800589a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005888:	f7fd f802 	bl	8002890 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b02      	cmp	r3, #2
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e188      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800589a:	4b15      	ldr	r3, [pc, #84]	; (80058f0 <HAL_RCC_OscConfig+0x508>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0f0      	beq.n	8005888 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d108      	bne.n	80058c0 <HAL_RCC_OscConfig+0x4d8>
 80058ae:	4b0f      	ldr	r3, [pc, #60]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b4:	4a0d      	ldr	r2, [pc, #52]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058b6:	f043 0301 	orr.w	r3, r3, #1
 80058ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058be:	e029      	b.n	8005914 <HAL_RCC_OscConfig+0x52c>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2b05      	cmp	r3, #5
 80058c6:	d115      	bne.n	80058f4 <HAL_RCC_OscConfig+0x50c>
 80058c8:	4b08      	ldr	r3, [pc, #32]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ce:	4a07      	ldr	r2, [pc, #28]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058d0:	f043 0304 	orr.w	r3, r3, #4
 80058d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058d8:	4b04      	ldr	r3, [pc, #16]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058de:	4a03      	ldr	r2, [pc, #12]	; (80058ec <HAL_RCC_OscConfig+0x504>)
 80058e0:	f043 0301 	orr.w	r3, r3, #1
 80058e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058e8:	e014      	b.n	8005914 <HAL_RCC_OscConfig+0x52c>
 80058ea:	bf00      	nop
 80058ec:	40021000 	.word	0x40021000
 80058f0:	40007000 	.word	0x40007000
 80058f4:	4b91      	ldr	r3, [pc, #580]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 80058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058fa:	4a90      	ldr	r2, [pc, #576]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 80058fc:	f023 0301 	bic.w	r3, r3, #1
 8005900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005904:	4b8d      	ldr	r3, [pc, #564]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800590a:	4a8c      	ldr	r2, [pc, #560]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 800590c:	f023 0304 	bic.w	r3, r3, #4
 8005910:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d016      	beq.n	800594a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591c:	f7fc ffb8 	bl	8002890 <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005922:	e00a      	b.n	800593a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005924:	f7fc ffb4 	bl	8002890 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005932:	4293      	cmp	r3, r2
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e138      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800593a:	4b80      	ldr	r3, [pc, #512]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 800593c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0ed      	beq.n	8005924 <HAL_RCC_OscConfig+0x53c>
 8005948:	e015      	b.n	8005976 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800594a:	f7fc ffa1 	bl	8002890 <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005950:	e00a      	b.n	8005968 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005952:	f7fc ff9d 	bl	8002890 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005960:	4293      	cmp	r3, r2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e121      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005968:	4b74      	ldr	r3, [pc, #464]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 800596a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1ed      	bne.n	8005952 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005976:	7ffb      	ldrb	r3, [r7, #31]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d105      	bne.n	8005988 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800597c:	4b6f      	ldr	r3, [pc, #444]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 800597e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005980:	4a6e      	ldr	r2, [pc, #440]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005982:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005986:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 810c 	beq.w	8005baa <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005996:	2b02      	cmp	r3, #2
 8005998:	f040 80d4 	bne.w	8005b44 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800599c:	4b67      	ldr	r3, [pc, #412]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f003 0203 	and.w	r2, r3, #3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d130      	bne.n	8005a12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ba:	3b01      	subs	r3, #1
 80059bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059be:	429a      	cmp	r2, r3
 80059c0:	d127      	bne.n	8005a12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d11f      	bne.n	8005a12 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059dc:	2a07      	cmp	r2, #7
 80059de:	bf14      	ite	ne
 80059e0:	2201      	movne	r2, #1
 80059e2:	2200      	moveq	r2, #0
 80059e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d113      	bne.n	8005a12 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f4:	085b      	lsrs	r3, r3, #1
 80059f6:	3b01      	subs	r3, #1
 80059f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d109      	bne.n	8005a12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	085b      	lsrs	r3, r3, #1
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d06e      	beq.n	8005af0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	2b0c      	cmp	r3, #12
 8005a16:	d069      	beq.n	8005aec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a18:	4b48      	ldr	r3, [pc, #288]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d105      	bne.n	8005a30 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005a24:	4b45      	ldr	r3, [pc, #276]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0bb      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a34:	4b41      	ldr	r3, [pc, #260]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a40      	ldr	r2, [pc, #256]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a3e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a40:	f7fc ff26 	bl	8002890 <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a46:	e008      	b.n	8005a5a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a48:	f7fc ff22 	bl	8002890 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d901      	bls.n	8005a5a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e0a8      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a5a:	4b38      	ldr	r3, [pc, #224]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1f0      	bne.n	8005a48 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a66:	4b35      	ldr	r3, [pc, #212]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	4b35      	ldr	r3, [pc, #212]	; (8005b40 <HAL_RCC_OscConfig+0x758>)
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a76:	3a01      	subs	r2, #1
 8005a78:	0112      	lsls	r2, r2, #4
 8005a7a:	4311      	orrs	r1, r2
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a80:	0212      	lsls	r2, r2, #8
 8005a82:	4311      	orrs	r1, r2
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005a88:	0852      	lsrs	r2, r2, #1
 8005a8a:	3a01      	subs	r2, #1
 8005a8c:	0552      	lsls	r2, r2, #21
 8005a8e:	4311      	orrs	r1, r2
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005a94:	0852      	lsrs	r2, r2, #1
 8005a96:	3a01      	subs	r2, #1
 8005a98:	0652      	lsls	r2, r2, #25
 8005a9a:	4311      	orrs	r1, r2
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005aa0:	0912      	lsrs	r2, r2, #4
 8005aa2:	0452      	lsls	r2, r2, #17
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	4925      	ldr	r1, [pc, #148]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005aac:	4b23      	ldr	r3, [pc, #140]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a22      	ldr	r2, [pc, #136]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005ab2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ab6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ab8:	4b20      	ldr	r3, [pc, #128]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	4a1f      	ldr	r2, [pc, #124]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005abe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ac2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ac4:	f7fc fee4 	bl	8002890 <HAL_GetTick>
 8005ac8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aca:	e008      	b.n	8005ade <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005acc:	f7fc fee0 	bl	8002890 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d901      	bls.n	8005ade <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e066      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ade:	4b17      	ldr	r3, [pc, #92]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0f0      	beq.n	8005acc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005aea:	e05e      	b.n	8005baa <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e05d      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005af0:	4b12      	ldr	r3, [pc, #72]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d156      	bne.n	8005baa <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005afc:	4b0f      	ldr	r3, [pc, #60]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a0e      	ldr	r2, [pc, #56]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b08:	4b0c      	ldr	r3, [pc, #48]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	4a0b      	ldr	r2, [pc, #44]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b14:	f7fc febc 	bl	8002890 <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1c:	f7fc feb8 	bl	8002890 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e03e      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b2e:	4b03      	ldr	r3, [pc, #12]	; (8005b3c <HAL_RCC_OscConfig+0x754>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0x734>
 8005b3a:	e036      	b.n	8005baa <HAL_RCC_OscConfig+0x7c2>
 8005b3c:	40021000 	.word	0x40021000
 8005b40:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	2b0c      	cmp	r3, #12
 8005b48:	d02d      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b4a:	4b1a      	ldr	r3, [pc, #104]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a19      	ldr	r2, [pc, #100]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b54:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005b56:	4b17      	ldr	r3, [pc, #92]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d105      	bne.n	8005b6e <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005b62:	4b14      	ldr	r3, [pc, #80]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	4a13      	ldr	r2, [pc, #76]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b68:	f023 0303 	bic.w	r3, r3, #3
 8005b6c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005b6e:	4b11      	ldr	r3, [pc, #68]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	4a10      	ldr	r2, [pc, #64]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b74:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005b78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b7c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b7e:	f7fc fe87 	bl	8002890 <HAL_GetTick>
 8005b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b84:	e008      	b.n	8005b98 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b86:	f7fc fe83 	bl	8002890 <HAL_GetTick>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d901      	bls.n	8005b98 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e009      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b98:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <HAL_RCC_OscConfig+0x7cc>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1f0      	bne.n	8005b86 <HAL_RCC_OscConfig+0x79e>
 8005ba4:	e001      	b.n	8005baa <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e000      	b.n	8005bac <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3720      	adds	r7, #32
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	40021000 	.word	0x40021000

08005bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e0c8      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bcc:	4b66      	ldr	r3, [pc, #408]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0307 	and.w	r3, r3, #7
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d910      	bls.n	8005bfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bda:	4b63      	ldr	r3, [pc, #396]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 0207 	bic.w	r2, r3, #7
 8005be2:	4961      	ldr	r1, [pc, #388]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bea:	4b5f      	ldr	r3, [pc, #380]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d001      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e0b0      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d04c      	beq.n	8005ca2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d107      	bne.n	8005c20 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c10:	4b56      	ldr	r3, [pc, #344]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d121      	bne.n	8005c60 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e09e      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d107      	bne.n	8005c38 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c28:	4b50      	ldr	r3, [pc, #320]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d115      	bne.n	8005c60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e092      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d107      	bne.n	8005c50 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c40:	4b4a      	ldr	r3, [pc, #296]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d109      	bne.n	8005c60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e086      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c50:	4b46      	ldr	r3, [pc, #280]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e07e      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c60:	4b42      	ldr	r3, [pc, #264]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f023 0203 	bic.w	r2, r3, #3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	493f      	ldr	r1, [pc, #252]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c72:	f7fc fe0d 	bl	8002890 <HAL_GetTick>
 8005c76:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c78:	e00a      	b.n	8005c90 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c7a:	f7fc fe09 	bl	8002890 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e066      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c90:	4b36      	ldr	r3, [pc, #216]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 020c 	and.w	r2, r3, #12
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d1eb      	bne.n	8005c7a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d008      	beq.n	8005cc0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cae:	4b2f      	ldr	r3, [pc, #188]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	492c      	ldr	r1, [pc, #176]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc0:	4b29      	ldr	r3, [pc, #164]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d210      	bcs.n	8005cf0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cce:	4b26      	ldr	r3, [pc, #152]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f023 0207 	bic.w	r2, r3, #7
 8005cd6:	4924      	ldr	r1, [pc, #144]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cde:	4b22      	ldr	r3, [pc, #136]	; (8005d68 <HAL_RCC_ClockConfig+0x1b0>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0307 	and.w	r3, r3, #7
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d001      	beq.n	8005cf0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e036      	b.n	8005d5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0304 	and.w	r3, r3, #4
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d008      	beq.n	8005d0e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cfc:	4b1b      	ldr	r3, [pc, #108]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	4918      	ldr	r1, [pc, #96]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0308 	and.w	r3, r3, #8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d009      	beq.n	8005d2e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d1a:	4b14      	ldr	r3, [pc, #80]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	4910      	ldr	r1, [pc, #64]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d2e:	f000 f825 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 8005d32:	4602      	mov	r2, r0
 8005d34:	4b0d      	ldr	r3, [pc, #52]	; (8005d6c <HAL_RCC_ClockConfig+0x1b4>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	091b      	lsrs	r3, r3, #4
 8005d3a:	f003 030f 	and.w	r3, r3, #15
 8005d3e:	490c      	ldr	r1, [pc, #48]	; (8005d70 <HAL_RCC_ClockConfig+0x1b8>)
 8005d40:	5ccb      	ldrb	r3, [r1, r3]
 8005d42:	f003 031f 	and.w	r3, r3, #31
 8005d46:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4a:	4a0a      	ldr	r2, [pc, #40]	; (8005d74 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005d4e:	4b0a      	ldr	r3, [pc, #40]	; (8005d78 <HAL_RCC_ClockConfig+0x1c0>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fc fd4c 	bl	80027f0 <HAL_InitTick>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	72fb      	strb	r3, [r7, #11]

  return status;
 8005d5c:	7afb      	ldrb	r3, [r7, #11]
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	40022000 	.word	0x40022000
 8005d6c:	40021000 	.word	0x40021000
 8005d70:	0800eb20 	.word	0x0800eb20
 8005d74:	20000008 	.word	0x20000008
 8005d78:	2000000c 	.word	0x2000000c

08005d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b089      	sub	sp, #36	; 0x24
 8005d80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	61fb      	str	r3, [r7, #28]
 8005d86:	2300      	movs	r3, #0
 8005d88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d8a:	4b3e      	ldr	r3, [pc, #248]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f003 030c 	and.w	r3, r3, #12
 8005d92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d94:	4b3b      	ldr	r3, [pc, #236]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f003 0303 	and.w	r3, r3, #3
 8005d9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d005      	beq.n	8005db0 <HAL_RCC_GetSysClockFreq+0x34>
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	2b0c      	cmp	r3, #12
 8005da8:	d121      	bne.n	8005dee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d11e      	bne.n	8005dee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005db0:	4b34      	ldr	r3, [pc, #208]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d107      	bne.n	8005dcc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dbc:	4b31      	ldr	r3, [pc, #196]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	f003 030f 	and.w	r3, r3, #15
 8005dc8:	61fb      	str	r3, [r7, #28]
 8005dca:	e005      	b.n	8005dd8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005dcc:	4b2d      	ldr	r3, [pc, #180]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	091b      	lsrs	r3, r3, #4
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005dd8:	4a2b      	ldr	r2, [pc, #172]	; (8005e88 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005de0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10d      	bne.n	8005e04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005dec:	e00a      	b.n	8005e04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	2b04      	cmp	r3, #4
 8005df2:	d102      	bne.n	8005dfa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005df4:	4b25      	ldr	r3, [pc, #148]	; (8005e8c <HAL_RCC_GetSysClockFreq+0x110>)
 8005df6:	61bb      	str	r3, [r7, #24]
 8005df8:	e004      	b.n	8005e04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	d101      	bne.n	8005e04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e00:	4b23      	ldr	r3, [pc, #140]	; (8005e90 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	2b0c      	cmp	r3, #12
 8005e08:	d134      	bne.n	8005e74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e0a:	4b1e      	ldr	r3, [pc, #120]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f003 0303 	and.w	r3, r3, #3
 8005e12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d003      	beq.n	8005e22 <HAL_RCC_GetSysClockFreq+0xa6>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d003      	beq.n	8005e28 <HAL_RCC_GetSysClockFreq+0xac>
 8005e20:	e005      	b.n	8005e2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005e22:	4b1a      	ldr	r3, [pc, #104]	; (8005e8c <HAL_RCC_GetSysClockFreq+0x110>)
 8005e24:	617b      	str	r3, [r7, #20]
      break;
 8005e26:	e005      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005e28:	4b19      	ldr	r3, [pc, #100]	; (8005e90 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e2a:	617b      	str	r3, [r7, #20]
      break;
 8005e2c:	e002      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	617b      	str	r3, [r7, #20]
      break;
 8005e32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e34:	4b13      	ldr	r3, [pc, #76]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	3301      	adds	r3, #1
 8005e40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e42:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	0a1b      	lsrs	r3, r3, #8
 8005e48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	fb03 f202 	mul.w	r2, r3, r2
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e5a:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	0e5b      	lsrs	r3, r3, #25
 8005e60:	f003 0303 	and.w	r3, r3, #3
 8005e64:	3301      	adds	r3, #1
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005e74:	69bb      	ldr	r3, [r7, #24]
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3724      	adds	r7, #36	; 0x24
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	40021000 	.word	0x40021000
 8005e88:	0800eb38 	.word	0x0800eb38
 8005e8c:	00f42400 	.word	0x00f42400
 8005e90:	007a1200 	.word	0x007a1200

08005e94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e98:	4b03      	ldr	r3, [pc, #12]	; (8005ea8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	20000008 	.word	0x20000008

08005eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005eb0:	f7ff fff0 	bl	8005e94 <HAL_RCC_GetHCLKFreq>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	4b06      	ldr	r3, [pc, #24]	; (8005ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	0a1b      	lsrs	r3, r3, #8
 8005ebc:	f003 0307 	and.w	r3, r3, #7
 8005ec0:	4904      	ldr	r1, [pc, #16]	; (8005ed4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ec2:	5ccb      	ldrb	r3, [r1, r3]
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	0800eb30 	.word	0x0800eb30

08005ed8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005edc:	f7ff ffda 	bl	8005e94 <HAL_RCC_GetHCLKFreq>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	4b06      	ldr	r3, [pc, #24]	; (8005efc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	0adb      	lsrs	r3, r3, #11
 8005ee8:	f003 0307 	and.w	r3, r3, #7
 8005eec:	4904      	ldr	r1, [pc, #16]	; (8005f00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005eee:	5ccb      	ldrb	r3, [r1, r3]
 8005ef0:	f003 031f 	and.w	r3, r3, #31
 8005ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40021000 	.word	0x40021000
 8005f00:	0800eb30 	.word	0x0800eb30

08005f04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005f10:	4b2a      	ldr	r3, [pc, #168]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005f1c:	f7fe fd20 	bl	8004960 <HAL_PWREx_GetVoltageRange>
 8005f20:	6178      	str	r0, [r7, #20]
 8005f22:	e014      	b.n	8005f4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f24:	4b25      	ldr	r3, [pc, #148]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f28:	4a24      	ldr	r2, [pc, #144]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8005f30:	4b22      	ldr	r3, [pc, #136]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f38:	60fb      	str	r3, [r7, #12]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005f3c:	f7fe fd10 	bl	8004960 <HAL_PWREx_GetVoltageRange>
 8005f40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005f42:	4b1e      	ldr	r3, [pc, #120]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f46:	4a1d      	ldr	r2, [pc, #116]	; (8005fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f54:	d10b      	bne.n	8005f6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b80      	cmp	r3, #128	; 0x80
 8005f5a:	d919      	bls.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2ba0      	cmp	r3, #160	; 0xa0
 8005f60:	d902      	bls.n	8005f68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005f62:	2302      	movs	r3, #2
 8005f64:	613b      	str	r3, [r7, #16]
 8005f66:	e013      	b.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f68:	2301      	movs	r3, #1
 8005f6a:	613b      	str	r3, [r7, #16]
 8005f6c:	e010      	b.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b80      	cmp	r3, #128	; 0x80
 8005f72:	d902      	bls.n	8005f7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005f74:	2303      	movs	r3, #3
 8005f76:	613b      	str	r3, [r7, #16]
 8005f78:	e00a      	b.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b80      	cmp	r3, #128	; 0x80
 8005f7e:	d102      	bne.n	8005f86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005f80:	2302      	movs	r3, #2
 8005f82:	613b      	str	r3, [r7, #16]
 8005f84:	e004      	b.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b70      	cmp	r3, #112	; 0x70
 8005f8a:	d101      	bne.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005f90:	4b0b      	ldr	r3, [pc, #44]	; (8005fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f023 0207 	bic.w	r2, r3, #7
 8005f98:	4909      	ldr	r1, [pc, #36]	; (8005fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005fa0:	4b07      	ldr	r3, [pc, #28]	; (8005fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d001      	beq.n	8005fb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3718      	adds	r7, #24
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	40022000 	.word	0x40022000

08005fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fcc:	2300      	movs	r3, #0
 8005fce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d041      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fe4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005fe8:	d02a      	beq.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005fea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005fee:	d824      	bhi.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ff0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ff4:	d008      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ff6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ffa:	d81e      	bhi.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00a      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006000:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006004:	d010      	beq.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006006:	e018      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006008:	4b86      	ldr	r3, [pc, #536]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	4a85      	ldr	r2, [pc, #532]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800600e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006012:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006014:	e015      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	3304      	adds	r3, #4
 800601a:	2100      	movs	r1, #0
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fabb 	bl	8006598 <RCCEx_PLLSAI1_Config>
 8006022:	4603      	mov	r3, r0
 8006024:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006026:	e00c      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	3320      	adds	r3, #32
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fba6 	bl	8006780 <RCCEx_PLLSAI2_Config>
 8006034:	4603      	mov	r3, r0
 8006036:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006038:	e003      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	74fb      	strb	r3, [r7, #19]
      break;
 800603e:	e000      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006040:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006042:	7cfb      	ldrb	r3, [r7, #19]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10b      	bne.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006048:	4b76      	ldr	r3, [pc, #472]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800604a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800604e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006056:	4973      	ldr	r1, [pc, #460]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006058:	4313      	orrs	r3, r2
 800605a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800605e:	e001      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006060:	7cfb      	ldrb	r3, [r7, #19]
 8006062:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d041      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006074:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006078:	d02a      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800607a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800607e:	d824      	bhi.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006080:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006084:	d008      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006086:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800608a:	d81e      	bhi.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00a      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006090:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006094:	d010      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006096:	e018      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006098:	4b62      	ldr	r3, [pc, #392]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4a61      	ldr	r2, [pc, #388]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800609e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060a2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80060a4:	e015      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	3304      	adds	r3, #4
 80060aa:	2100      	movs	r1, #0
 80060ac:	4618      	mov	r0, r3
 80060ae:	f000 fa73 	bl	8006598 <RCCEx_PLLSAI1_Config>
 80060b2:	4603      	mov	r3, r0
 80060b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80060b6:	e00c      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	3320      	adds	r3, #32
 80060bc:	2100      	movs	r1, #0
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fb5e 	bl	8006780 <RCCEx_PLLSAI2_Config>
 80060c4:	4603      	mov	r3, r0
 80060c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80060c8:	e003      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	74fb      	strb	r3, [r7, #19]
      break;
 80060ce:	e000      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80060d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060d2:	7cfb      	ldrb	r3, [r7, #19]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d10b      	bne.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80060d8:	4b52      	ldr	r3, [pc, #328]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060e6:	494f      	ldr	r1, [pc, #316]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80060ee:	e001      	b.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060f0:	7cfb      	ldrb	r3, [r7, #19]
 80060f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f000 80a0 	beq.w	8006242 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006102:	2300      	movs	r3, #0
 8006104:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006106:	4b47      	ldr	r3, [pc, #284]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006112:	2301      	movs	r3, #1
 8006114:	e000      	b.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006116:	2300      	movs	r3, #0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00d      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800611c:	4b41      	ldr	r3, [pc, #260]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800611e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006120:	4a40      	ldr	r2, [pc, #256]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006126:	6593      	str	r3, [r2, #88]	; 0x58
 8006128:	4b3e      	ldr	r3, [pc, #248]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800612a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800612c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006134:	2301      	movs	r3, #1
 8006136:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006138:	4b3b      	ldr	r3, [pc, #236]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a3a      	ldr	r2, [pc, #232]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800613e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006142:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006144:	f7fc fba4 	bl	8002890 <HAL_GetTick>
 8006148:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800614a:	e009      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800614c:	f7fc fba0 	bl	8002890 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	2b02      	cmp	r3, #2
 8006158:	d902      	bls.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	74fb      	strb	r3, [r7, #19]
        break;
 800615e:	e005      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006160:	4b31      	ldr	r3, [pc, #196]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0ef      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800616c:	7cfb      	ldrb	r3, [r7, #19]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d15c      	bne.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006172:	4b2c      	ldr	r3, [pc, #176]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006178:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800617c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d01f      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	429a      	cmp	r2, r3
 800618e:	d019      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006190:	4b24      	ldr	r3, [pc, #144]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800619a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800619c:	4b21      	ldr	r3, [pc, #132]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800619e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061a2:	4a20      	ldr	r2, [pc, #128]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80061ac:	4b1d      	ldr	r3, [pc, #116]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b2:	4a1c      	ldr	r2, [pc, #112]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80061bc:	4a19      	ldr	r2, [pc, #100]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d016      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ce:	f7fc fb5f 	bl	8002890 <HAL_GetTick>
 80061d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061d4:	e00b      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061d6:	f7fc fb5b 	bl	8002890 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d902      	bls.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	74fb      	strb	r3, [r7, #19]
            break;
 80061ec:	e006      	b.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d0ec      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80061fc:	7cfb      	ldrb	r3, [r7, #19]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10c      	bne.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006202:	4b08      	ldr	r3, [pc, #32]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006208:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006212:	4904      	ldr	r1, [pc, #16]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006214:	4313      	orrs	r3, r2
 8006216:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800621a:	e009      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800621c:	7cfb      	ldrb	r3, [r7, #19]
 800621e:	74bb      	strb	r3, [r7, #18]
 8006220:	e006      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006222:	bf00      	nop
 8006224:	40021000 	.word	0x40021000
 8006228:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800622c:	7cfb      	ldrb	r3, [r7, #19]
 800622e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006230:	7c7b      	ldrb	r3, [r7, #17]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d105      	bne.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006236:	4b9e      	ldr	r3, [pc, #632]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800623a:	4a9d      	ldr	r2, [pc, #628]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800623c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006240:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00a      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800624e:	4b98      	ldr	r3, [pc, #608]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006254:	f023 0203 	bic.w	r2, r3, #3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	4994      	ldr	r1, [pc, #592]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800625e:	4313      	orrs	r3, r2
 8006260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0302 	and.w	r3, r3, #2
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00a      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006270:	4b8f      	ldr	r3, [pc, #572]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006276:	f023 020c 	bic.w	r2, r3, #12
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800627e:	498c      	ldr	r1, [pc, #560]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006280:	4313      	orrs	r3, r2
 8006282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0304 	and.w	r3, r3, #4
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00a      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006292:	4b87      	ldr	r3, [pc, #540]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006298:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a0:	4983      	ldr	r1, [pc, #524]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80062b4:	4b7e      	ldr	r3, [pc, #504]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c2:	497b      	ldr	r1, [pc, #492]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0310 	and.w	r3, r3, #16
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80062d6:	4b76      	ldr	r3, [pc, #472]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062e4:	4972      	ldr	r1, [pc, #456]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0320 	and.w	r3, r3, #32
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80062f8:	4b6d      	ldr	r3, [pc, #436]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006306:	496a      	ldr	r1, [pc, #424]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800631a:	4b65      	ldr	r3, [pc, #404]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006328:	4961      	ldr	r1, [pc, #388]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800633c:	4b5c      	ldr	r3, [pc, #368]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800633e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006342:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800634a:	4959      	ldr	r1, [pc, #356]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634c:	4313      	orrs	r3, r2
 800634e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800635e:	4b54      	ldr	r3, [pc, #336]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006364:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800636c:	4950      	ldr	r1, [pc, #320]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006380:	4b4b      	ldr	r3, [pc, #300]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006386:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638e:	4948      	ldr	r1, [pc, #288]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063a2:	4b43      	ldr	r3, [pc, #268]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b0:	493f      	ldr	r1, [pc, #252]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d028      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063c4:	4b3a      	ldr	r3, [pc, #232]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063d2:	4937      	ldr	r1, [pc, #220]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063e2:	d106      	bne.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063e4:	4b32      	ldr	r3, [pc, #200]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	4a31      	ldr	r2, [pc, #196]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063ee:	60d3      	str	r3, [r2, #12]
 80063f0:	e011      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063fa:	d10c      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3304      	adds	r3, #4
 8006400:	2101      	movs	r1, #1
 8006402:	4618      	mov	r0, r3
 8006404:	f000 f8c8 	bl	8006598 <RCCEx_PLLSAI1_Config>
 8006408:	4603      	mov	r3, r0
 800640a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800640c:	7cfb      	ldrb	r3, [r7, #19]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006412:	7cfb      	ldrb	r3, [r7, #19]
 8006414:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d028      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006422:	4b23      	ldr	r3, [pc, #140]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006428:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006430:	491f      	ldr	r1, [pc, #124]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006432:	4313      	orrs	r3, r2
 8006434:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800643c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006440:	d106      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006442:	4b1b      	ldr	r3, [pc, #108]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	4a1a      	ldr	r2, [pc, #104]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006448:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800644c:	60d3      	str	r3, [r2, #12]
 800644e:	e011      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006454:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006458:	d10c      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3304      	adds	r3, #4
 800645e:	2101      	movs	r1, #1
 8006460:	4618      	mov	r0, r3
 8006462:	f000 f899 	bl	8006598 <RCCEx_PLLSAI1_Config>
 8006466:	4603      	mov	r3, r0
 8006468:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d001      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006470:	7cfb      	ldrb	r3, [r7, #19]
 8006472:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d02b      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006480:	4b0b      	ldr	r3, [pc, #44]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006486:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800648e:	4908      	ldr	r1, [pc, #32]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006490:	4313      	orrs	r3, r2
 8006492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800649a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800649e:	d109      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064a0:	4b03      	ldr	r3, [pc, #12]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4a02      	ldr	r2, [pc, #8]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064aa:	60d3      	str	r3, [r2, #12]
 80064ac:	e014      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80064ae:	bf00      	nop
 80064b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064bc:	d10c      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	3304      	adds	r3, #4
 80064c2:	2101      	movs	r1, #1
 80064c4:	4618      	mov	r0, r3
 80064c6:	f000 f867 	bl	8006598 <RCCEx_PLLSAI1_Config>
 80064ca:	4603      	mov	r3, r0
 80064cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064ce:	7cfb      	ldrb	r3, [r7, #19]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80064d4:	7cfb      	ldrb	r3, [r7, #19]
 80064d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d02f      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064e4:	4b2b      	ldr	r3, [pc, #172]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064f2:	4928      	ldr	r1, [pc, #160]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064f4:	4313      	orrs	r3, r2
 80064f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006502:	d10d      	bne.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	3304      	adds	r3, #4
 8006508:	2102      	movs	r1, #2
 800650a:	4618      	mov	r0, r3
 800650c:	f000 f844 	bl	8006598 <RCCEx_PLLSAI1_Config>
 8006510:	4603      	mov	r3, r0
 8006512:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006514:	7cfb      	ldrb	r3, [r7, #19]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d014      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800651a:	7cfb      	ldrb	r3, [r7, #19]
 800651c:	74bb      	strb	r3, [r7, #18]
 800651e:	e011      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006524:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006528:	d10c      	bne.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	3320      	adds	r3, #32
 800652e:	2102      	movs	r1, #2
 8006530:	4618      	mov	r0, r3
 8006532:	f000 f925 	bl	8006780 <RCCEx_PLLSAI2_Config>
 8006536:	4603      	mov	r3, r0
 8006538:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800653a:	7cfb      	ldrb	r3, [r7, #19]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d001      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006540:	7cfb      	ldrb	r3, [r7, #19]
 8006542:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00a      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006550:	4b10      	ldr	r3, [pc, #64]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006556:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800655e:	490d      	ldr	r1, [pc, #52]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006560:	4313      	orrs	r3, r2
 8006562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00b      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006572:	4b08      	ldr	r3, [pc, #32]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006578:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006582:	4904      	ldr	r1, [pc, #16]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800658a:	7cbb      	ldrb	r3, [r7, #18]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3718      	adds	r7, #24
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	40021000 	.word	0x40021000

08006598 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065a2:	2300      	movs	r3, #0
 80065a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80065a6:	4b75      	ldr	r3, [pc, #468]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d018      	beq.n	80065e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80065b2:	4b72      	ldr	r3, [pc, #456]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f003 0203 	and.w	r2, r3, #3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d10d      	bne.n	80065de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
       ||
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d009      	beq.n	80065de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80065ca:	4b6c      	ldr	r3, [pc, #432]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	091b      	lsrs	r3, r3, #4
 80065d0:	f003 0307 	and.w	r3, r3, #7
 80065d4:	1c5a      	adds	r2, r3, #1
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
       ||
 80065da:	429a      	cmp	r2, r3
 80065dc:	d047      	beq.n	800666e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	73fb      	strb	r3, [r7, #15]
 80065e2:	e044      	b.n	800666e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b03      	cmp	r3, #3
 80065ea:	d018      	beq.n	800661e <RCCEx_PLLSAI1_Config+0x86>
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	d825      	bhi.n	800663c <RCCEx_PLLSAI1_Config+0xa4>
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d002      	beq.n	80065fa <RCCEx_PLLSAI1_Config+0x62>
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d009      	beq.n	800660c <RCCEx_PLLSAI1_Config+0x74>
 80065f8:	e020      	b.n	800663c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065fa:	4b60      	ldr	r3, [pc, #384]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d11d      	bne.n	8006642 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800660a:	e01a      	b.n	8006642 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800660c:	4b5b      	ldr	r3, [pc, #364]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006614:	2b00      	cmp	r3, #0
 8006616:	d116      	bne.n	8006646 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800661c:	e013      	b.n	8006646 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800661e:	4b57      	ldr	r3, [pc, #348]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10f      	bne.n	800664a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800662a:	4b54      	ldr	r3, [pc, #336]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d109      	bne.n	800664a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800663a:	e006      	b.n	800664a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	73fb      	strb	r3, [r7, #15]
      break;
 8006640:	e004      	b.n	800664c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006642:	bf00      	nop
 8006644:	e002      	b.n	800664c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006646:	bf00      	nop
 8006648:	e000      	b.n	800664c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800664a:	bf00      	nop
    }

    if(status == HAL_OK)
 800664c:	7bfb      	ldrb	r3, [r7, #15]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10d      	bne.n	800666e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006652:	4b4a      	ldr	r3, [pc, #296]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6819      	ldr	r1, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	3b01      	subs	r3, #1
 8006664:	011b      	lsls	r3, r3, #4
 8006666:	430b      	orrs	r3, r1
 8006668:	4944      	ldr	r1, [pc, #272]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800666a:	4313      	orrs	r3, r2
 800666c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800666e:	7bfb      	ldrb	r3, [r7, #15]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d17d      	bne.n	8006770 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006674:	4b41      	ldr	r3, [pc, #260]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a40      	ldr	r2, [pc, #256]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800667a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800667e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006680:	f7fc f906 	bl	8002890 <HAL_GetTick>
 8006684:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006686:	e009      	b.n	800669c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006688:	f7fc f902 	bl	8002890 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d902      	bls.n	800669c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	73fb      	strb	r3, [r7, #15]
        break;
 800669a:	e005      	b.n	80066a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800669c:	4b37      	ldr	r3, [pc, #220]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1ef      	bne.n	8006688 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d160      	bne.n	8006770 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d111      	bne.n	80066d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066b4:	4b31      	ldr	r3, [pc, #196]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80066bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6892      	ldr	r2, [r2, #8]
 80066c4:	0211      	lsls	r1, r2, #8
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	68d2      	ldr	r2, [r2, #12]
 80066ca:	0912      	lsrs	r2, r2, #4
 80066cc:	0452      	lsls	r2, r2, #17
 80066ce:	430a      	orrs	r2, r1
 80066d0:	492a      	ldr	r1, [pc, #168]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	610b      	str	r3, [r1, #16]
 80066d6:	e027      	b.n	8006728 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d112      	bne.n	8006704 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066de:	4b27      	ldr	r3, [pc, #156]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80066e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6892      	ldr	r2, [r2, #8]
 80066ee:	0211      	lsls	r1, r2, #8
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6912      	ldr	r2, [r2, #16]
 80066f4:	0852      	lsrs	r2, r2, #1
 80066f6:	3a01      	subs	r2, #1
 80066f8:	0552      	lsls	r2, r2, #21
 80066fa:	430a      	orrs	r2, r1
 80066fc:	491f      	ldr	r1, [pc, #124]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	610b      	str	r3, [r1, #16]
 8006702:	e011      	b.n	8006728 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006704:	4b1d      	ldr	r3, [pc, #116]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800670c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	6892      	ldr	r2, [r2, #8]
 8006714:	0211      	lsls	r1, r2, #8
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	6952      	ldr	r2, [r2, #20]
 800671a:	0852      	lsrs	r2, r2, #1
 800671c:	3a01      	subs	r2, #1
 800671e:	0652      	lsls	r2, r2, #25
 8006720:	430a      	orrs	r2, r1
 8006722:	4916      	ldr	r1, [pc, #88]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006724:	4313      	orrs	r3, r2
 8006726:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006728:	4b14      	ldr	r3, [pc, #80]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a13      	ldr	r2, [pc, #76]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800672e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006732:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006734:	f7fc f8ac 	bl	8002890 <HAL_GetTick>
 8006738:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800673a:	e009      	b.n	8006750 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800673c:	f7fc f8a8 	bl	8002890 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d902      	bls.n	8006750 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	73fb      	strb	r3, [r7, #15]
          break;
 800674e:	e005      	b.n	800675c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006750:	4b0a      	ldr	r3, [pc, #40]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d0ef      	beq.n	800673c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d106      	bne.n	8006770 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006762:	4b06      	ldr	r3, [pc, #24]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	4904      	ldr	r1, [pc, #16]	; (800677c <RCCEx_PLLSAI1_Config+0x1e4>)
 800676c:	4313      	orrs	r3, r2
 800676e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006770:	7bfb      	ldrb	r3, [r7, #15]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	40021000 	.word	0x40021000

08006780 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800678e:	4b6a      	ldr	r3, [pc, #424]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	f003 0303 	and.w	r3, r3, #3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d018      	beq.n	80067cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800679a:	4b67      	ldr	r3, [pc, #412]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f003 0203 	and.w	r2, r3, #3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d10d      	bne.n	80067c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
       ||
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d009      	beq.n	80067c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80067b2:	4b61      	ldr	r3, [pc, #388]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	091b      	lsrs	r3, r3, #4
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	1c5a      	adds	r2, r3, #1
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
       ||
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d047      	beq.n	8006856 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	73fb      	strb	r3, [r7, #15]
 80067ca:	e044      	b.n	8006856 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b03      	cmp	r3, #3
 80067d2:	d018      	beq.n	8006806 <RCCEx_PLLSAI2_Config+0x86>
 80067d4:	2b03      	cmp	r3, #3
 80067d6:	d825      	bhi.n	8006824 <RCCEx_PLLSAI2_Config+0xa4>
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d002      	beq.n	80067e2 <RCCEx_PLLSAI2_Config+0x62>
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d009      	beq.n	80067f4 <RCCEx_PLLSAI2_Config+0x74>
 80067e0:	e020      	b.n	8006824 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067e2:	4b55      	ldr	r3, [pc, #340]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d11d      	bne.n	800682a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067f2:	e01a      	b.n	800682a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067f4:	4b50      	ldr	r3, [pc, #320]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d116      	bne.n	800682e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006804:	e013      	b.n	800682e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006806:	4b4c      	ldr	r3, [pc, #304]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10f      	bne.n	8006832 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006812:	4b49      	ldr	r3, [pc, #292]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d109      	bne.n	8006832 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006822:	e006      	b.n	8006832 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	73fb      	strb	r3, [r7, #15]
      break;
 8006828:	e004      	b.n	8006834 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800682a:	bf00      	nop
 800682c:	e002      	b.n	8006834 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800682e:	bf00      	nop
 8006830:	e000      	b.n	8006834 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006832:	bf00      	nop
    }

    if(status == HAL_OK)
 8006834:	7bfb      	ldrb	r3, [r7, #15]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10d      	bne.n	8006856 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800683a:	4b3f      	ldr	r3, [pc, #252]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6819      	ldr	r1, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	3b01      	subs	r3, #1
 800684c:	011b      	lsls	r3, r3, #4
 800684e:	430b      	orrs	r3, r1
 8006850:	4939      	ldr	r1, [pc, #228]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006852:	4313      	orrs	r3, r2
 8006854:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d167      	bne.n	800692c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800685c:	4b36      	ldr	r3, [pc, #216]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a35      	ldr	r2, [pc, #212]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006866:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006868:	f7fc f812 	bl	8002890 <HAL_GetTick>
 800686c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800686e:	e009      	b.n	8006884 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006870:	f7fc f80e 	bl	8002890 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d902      	bls.n	8006884 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	73fb      	strb	r3, [r7, #15]
        break;
 8006882:	e005      	b.n	8006890 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006884:	4b2c      	ldr	r3, [pc, #176]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1ef      	bne.n	8006870 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d14a      	bne.n	800692c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d111      	bne.n	80068c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800689c:	4b26      	ldr	r3, [pc, #152]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80068a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	6892      	ldr	r2, [r2, #8]
 80068ac:	0211      	lsls	r1, r2, #8
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	68d2      	ldr	r2, [r2, #12]
 80068b2:	0912      	lsrs	r2, r2, #4
 80068b4:	0452      	lsls	r2, r2, #17
 80068b6:	430a      	orrs	r2, r1
 80068b8:	491f      	ldr	r1, [pc, #124]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	614b      	str	r3, [r1, #20]
 80068be:	e011      	b.n	80068e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068c0:	4b1d      	ldr	r3, [pc, #116]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80068c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6892      	ldr	r2, [r2, #8]
 80068d0:	0211      	lsls	r1, r2, #8
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	6912      	ldr	r2, [r2, #16]
 80068d6:	0852      	lsrs	r2, r2, #1
 80068d8:	3a01      	subs	r2, #1
 80068da:	0652      	lsls	r2, r2, #25
 80068dc:	430a      	orrs	r2, r1
 80068de:	4916      	ldr	r1, [pc, #88]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80068e4:	4b14      	ldr	r3, [pc, #80]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a13      	ldr	r2, [pc, #76]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f0:	f7fb ffce 	bl	8002890 <HAL_GetTick>
 80068f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80068f6:	e009      	b.n	800690c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80068f8:	f7fb ffca 	bl	8002890 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d902      	bls.n	800690c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	73fb      	strb	r3, [r7, #15]
          break;
 800690a:	e005      	b.n	8006918 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800690c:	4b0a      	ldr	r3, [pc, #40]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0ef      	beq.n	80068f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d106      	bne.n	800692c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800691e:	4b06      	ldr	r3, [pc, #24]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006920:	695a      	ldr	r2, [r3, #20]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	4904      	ldr	r1, [pc, #16]	; (8006938 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006928:	4313      	orrs	r3, r2
 800692a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800692c:	7bfb      	ldrb	r3, [r7, #15]
}
 800692e:	4618      	mov	r0, r3
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40021000 	.word	0x40021000

0800693c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d06c      	beq.n	8006a28 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d106      	bne.n	8006968 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7fb fbe0 	bl	8002128 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	22ca      	movs	r2, #202	; 0xca
 8006976:	625a      	str	r2, [r3, #36]	; 0x24
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2253      	movs	r2, #83	; 0x53
 800697e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 fbcb 	bl	800711c <RTC_EnterInitMode>
 8006986:	4603      	mov	r3, r0
 8006988:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800698a:	7bfb      	ldrb	r3, [r7, #15]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d14b      	bne.n	8006a28 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6812      	ldr	r2, [r2, #0]
 800699a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800699e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069a2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	6899      	ldr	r1, [r3, #8]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685a      	ldr	r2, [r3, #4]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	431a      	orrs	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	430a      	orrs	r2, r1
 80069c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	68d2      	ldr	r2, [r2, #12]
 80069ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6919      	ldr	r1, [r3, #16]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	041a      	lsls	r2, r3, #16
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 fbcf 	bl	8007184 <RTC_ExitInitMode>
 80069e6:	4603      	mov	r3, r0
 80069e8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d11b      	bne.n	8006a28 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0203 	bic.w	r2, r2, #3
 80069fe:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69da      	ldr	r2, [r3, #28]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	22ff      	movs	r2, #255	; 0xff
 8006a1e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8006a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3710      	adds	r7, #16
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a32:	b590      	push	{r4, r7, lr}
 8006a34:	b087      	sub	sp, #28
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	60f8      	str	r0, [r7, #12]
 8006a3a:	60b9      	str	r1, [r7, #8]
 8006a3c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d101      	bne.n	8006a4c <HAL_RTC_SetTime+0x1a>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	e08b      	b.n	8006b64 <HAL_RTC_SetTime+0x132>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2202      	movs	r2, #2
 8006a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	22ca      	movs	r2, #202	; 0xca
 8006a62:	625a      	str	r2, [r3, #36]	; 0x24
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2253      	movs	r2, #83	; 0x53
 8006a6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 fb55 	bl	800711c <RTC_EnterInitMode>
 8006a72:	4603      	mov	r3, r0
 8006a74:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006a76:	7cfb      	ldrb	r3, [r7, #19]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d163      	bne.n	8006b44 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d126      	bne.n	8006ad0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d102      	bne.n	8006a96 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	2200      	movs	r2, #0
 8006a94:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fbb0 	bl	8007200 <RTC_ByteToBcd2>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	785b      	ldrb	r3, [r3, #1]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fba9 	bl	8007200 <RTC_ByteToBcd2>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ab2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	789b      	ldrb	r3, [r3, #2]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 fba1 	bl	8007200 <RTC_ByteToBcd2>
 8006abe:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ac0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	78db      	ldrb	r3, [r3, #3]
 8006ac8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
 8006ace:	e018      	b.n	8006b02 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d102      	bne.n	8006ae4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	785b      	ldrb	r3, [r3, #1]
 8006aee:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006af0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006af2:	68ba      	ldr	r2, [r7, #8]
 8006af4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006af6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	78db      	ldrb	r3, [r3, #3]
 8006afc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006b0c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006b10:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b20:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6899      	ldr	r1, [r3, #8]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	431a      	orrs	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	430a      	orrs	r2, r1
 8006b38:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 fb22 	bl	8007184 <RTC_ExitInitMode>
 8006b40:	4603      	mov	r3, r0
 8006b42:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	22ff      	movs	r2, #255	; 0xff
 8006b4a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006b4c:	7cfb      	ldrb	r3, [r7, #19]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d103      	bne.n	8006b5a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006b62:	7cfb      	ldrb	r3, [r7, #19]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd90      	pop	{r4, r7, pc}

08006b6c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006b9a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	0c1b      	lsrs	r3, r3, #16
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	0a1b      	lsrs	r3, r3, #8
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bc8:	b2da      	uxtb	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	0d9b      	lsrs	r3, r3, #22
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	f003 0301 	and.w	r3, r3, #1
 8006bd8:	b2da      	uxtb	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d11a      	bne.n	8006c1a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 fb29 	bl	8007240 <RTC_Bcd2ToByte>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	785b      	ldrb	r3, [r3, #1]
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f000 fb20 	bl	8007240 <RTC_Bcd2ToByte>
 8006c00:	4603      	mov	r3, r0
 8006c02:	461a      	mov	r2, r3
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	789b      	ldrb	r3, [r3, #2]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 fb17 	bl	8007240 <RTC_Bcd2ToByte>
 8006c12:	4603      	mov	r3, r0
 8006c14:	461a      	mov	r2, r3
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006c24:	b590      	push	{r4, r7, lr}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d101      	bne.n	8006c3e <HAL_RTC_SetDate+0x1a>
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	e075      	b.n	8006d2a <HAL_RTC_SetDate+0x106>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2202      	movs	r2, #2
 8006c4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d10e      	bne.n	8006c72 <HAL_RTC_SetDate+0x4e>
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	785b      	ldrb	r3, [r3, #1]
 8006c58:	f003 0310 	and.w	r3, r3, #16
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d008      	beq.n	8006c72 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	785b      	ldrb	r3, [r3, #1]
 8006c64:	f023 0310 	bic.w	r3, r3, #16
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	330a      	adds	r3, #10
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11c      	bne.n	8006cb2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	78db      	ldrb	r3, [r3, #3]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f000 fabf 	bl	8007200 <RTC_ByteToBcd2>
 8006c82:	4603      	mov	r3, r0
 8006c84:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 fab8 	bl	8007200 <RTC_ByteToBcd2>
 8006c90:	4603      	mov	r3, r0
 8006c92:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006c94:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	789b      	ldrb	r3, [r3, #2]
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f000 fab0 	bl	8007200 <RTC_ByteToBcd2>
 8006ca0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006ca2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	e00e      	b.n	8006cd0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	78db      	ldrb	r3, [r3, #3]
 8006cb6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	785b      	ldrb	r3, [r3, #1]
 8006cbc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006cbe:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006cc4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	22ca      	movs	r2, #202	; 0xca
 8006cd6:	625a      	str	r2, [r3, #36]	; 0x24
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2253      	movs	r2, #83	; 0x53
 8006cde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 fa1b 	bl	800711c <RTC_EnterInitMode>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006cea:	7cfb      	ldrb	r3, [r7, #19]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10c      	bne.n	8006d0a <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006cfa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006cfe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 fa3f 	bl	8007184 <RTC_ExitInitMode>
 8006d06:	4603      	mov	r3, r0
 8006d08:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	22ff      	movs	r2, #255	; 0xff
 8006d10:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006d12:	7cfb      	ldrb	r3, [r7, #19]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d103      	bne.n	8006d20 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006d28:	7cfb      	ldrb	r3, [r7, #19]
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	371c      	adds	r7, #28
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd90      	pop	{r4, r7, pc}

08006d32 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b086      	sub	sp, #24
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006d48:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	0c1b      	lsrs	r3, r3, #16
 8006d52:	b2da      	uxtb	r2, r3
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	0a1b      	lsrs	r3, r3, #8
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	f003 031f 	and.w	r3, r3, #31
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d70:	b2da      	uxtb	r2, r3
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	0b5b      	lsrs	r3, r3, #13
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d11a      	bne.n	8006dc2 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	78db      	ldrb	r3, [r3, #3]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f000 fa55 	bl	8007240 <RTC_Bcd2ToByte>
 8006d96:	4603      	mov	r3, r0
 8006d98:	461a      	mov	r2, r3
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	785b      	ldrb	r3, [r3, #1]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f000 fa4c 	bl	8007240 <RTC_Bcd2ToByte>
 8006da8:	4603      	mov	r3, r0
 8006daa:	461a      	mov	r2, r3
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	789b      	ldrb	r3, [r3, #2]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 fa43 	bl	8007240 <RTC_Bcd2ToByte>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3718      	adds	r7, #24
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006dcc:	b590      	push	{r4, r7, lr}
 8006dce:	b089      	sub	sp, #36	; 0x24
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d101      	bne.n	8006de6 <HAL_RTC_SetAlarm_IT+0x1a>
 8006de2:	2302      	movs	r3, #2
 8006de4:	e127      	b.n	8007036 <HAL_RTC_SetAlarm_IT+0x26a>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2202      	movs	r2, #2
 8006df2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d137      	bne.n	8006e6c <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d102      	bne.n	8006e10 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	4618      	mov	r0, r3
 8006e16:	f000 f9f3 	bl	8007200 <RTC_ByteToBcd2>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	785b      	ldrb	r3, [r3, #1]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f000 f9ec 	bl	8007200 <RTC_ByteToBcd2>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e2c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	789b      	ldrb	r3, [r3, #2]
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 f9e4 	bl	8007200 <RTC_ByteToBcd2>
 8006e38:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e3a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	78db      	ldrb	r3, [r3, #3]
 8006e42:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e44:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 f9d6 	bl	8007200 <RTC_ByteToBcd2>
 8006e54:	4603      	mov	r3, r0
 8006e56:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006e58:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006e60:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e66:	4313      	orrs	r3, r2
 8006e68:	61fb      	str	r3, [r7, #28]
 8006e6a:	e023      	b.n	8006eb4 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e8c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e92:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	78db      	ldrb	r3, [r3, #3]
 8006e98:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e9a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006ea2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ea4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006eaa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	69db      	ldr	r3, [r3, #28]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	22ca      	movs	r2, #202	; 0xca
 8006ec6:	625a      	str	r2, [r3, #36]	; 0x24
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2253      	movs	r2, #83	; 0x53
 8006ece:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ed8:	d14a      	bne.n	8006f70 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ee8:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	b2da      	uxtb	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006efa:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8006efc:	f7fb fcc8 	bl	8002890 <HAL_GetTick>
 8006f00:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006f02:	e015      	b.n	8006f30 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f04:	f7fb fcc4 	bl	8002890 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f12:	d90d      	bls.n	8006f30 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	22ff      	movs	r2, #255	; 0xff
 8006f1a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2203      	movs	r2, #3
 8006f20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e082      	b.n	8007036 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d0e2      	beq.n	8006f04 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	69fa      	ldr	r2, [r7, #28]
 8006f44:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	69ba      	ldr	r2, [r7, #24]
 8006f4c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	689a      	ldr	r2, [r3, #8]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f5c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f6c:	609a      	str	r2, [r3, #8]
 8006f6e:	e049      	b.n	8007004 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	689a      	ldr	r2, [r3, #8]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006f7e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	b2da      	uxtb	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006f90:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8006f92:	f7fb fc7d 	bl	8002890 <HAL_GetTick>
 8006f96:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006f98:	e015      	b.n	8006fc6 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f9a:	f7fb fc79 	bl	8002890 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fa8:	d90d      	bls.n	8006fc6 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	22ff      	movs	r2, #255	; 0xff
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e037      	b.n	8007036 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f003 0302 	and.w	r3, r3, #2
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d0e2      	beq.n	8006f9a <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	69fa      	ldr	r2, [r7, #28]
 8006fda:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	69ba      	ldr	r2, [r7, #24]
 8006fe2:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689a      	ldr	r2, [r3, #8]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689a      	ldr	r2, [r3, #8]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007002:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007004:	4b0e      	ldr	r3, [pc, #56]	; (8007040 <HAL_RTC_SetAlarm_IT+0x274>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a0d      	ldr	r2, [pc, #52]	; (8007040 <HAL_RTC_SetAlarm_IT+0x274>)
 800700a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800700e:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007010:	4b0b      	ldr	r3, [pc, #44]	; (8007040 <HAL_RTC_SetAlarm_IT+0x274>)
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	4a0a      	ldr	r2, [pc, #40]	; (8007040 <HAL_RTC_SetAlarm_IT+0x274>)
 8007016:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800701a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	22ff      	movs	r2, #255	; 0xff
 8007022:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3724      	adds	r7, #36	; 0x24
 800703a:	46bd      	mov	sp, r7
 800703c:	bd90      	pop	{r4, r7, pc}
 800703e:	bf00      	nop
 8007040:	40010400 	.word	0x40010400

08007044 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800704c:	4b1f      	ldr	r3, [pc, #124]	; (80070cc <HAL_RTC_AlarmIRQHandler+0x88>)
 800704e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007052:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d012      	beq.n	8007088 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	b2da      	uxtb	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007080:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7fa f9e6 	bl	8001454 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d012      	beq.n	80070bc <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00b      	beq.n	80070bc <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f462 7220 	orn	r2, r2, #640	; 0x280
 80070b4:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f8dc 	bl	8007274 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80070c4:	bf00      	nop
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	40010400 	.word	0x40010400

080070d0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070e6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80070e8:	f7fb fbd2 	bl	8002890 <HAL_GetTick>
 80070ec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80070ee:	e009      	b.n	8007104 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80070f0:	f7fb fbce 	bl	8002890 <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070fe:	d901      	bls.n	8007104 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e007      	b.n	8007114 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f003 0320 	and.w	r3, r3, #32
 800710e:	2b00      	cmp	r3, #0
 8007110:	d0ee      	beq.n	80070f0 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007132:	2b00      	cmp	r3, #0
 8007134:	d120      	bne.n	8007178 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f04f 32ff 	mov.w	r2, #4294967295
 800713e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007140:	f7fb fba6 	bl	8002890 <HAL_GetTick>
 8007144:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007146:	e00d      	b.n	8007164 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007148:	f7fb fba2 	bl	8002890 <HAL_GetTick>
 800714c:	4602      	mov	r2, r0
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007156:	d905      	bls.n	8007164 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2203      	movs	r2, #3
 8007160:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800716e:	2b00      	cmp	r3, #0
 8007170:	d102      	bne.n	8007178 <RTC_EnterInitMode+0x5c>
 8007172:	7bfb      	ldrb	r3, [r7, #15]
 8007174:	2b03      	cmp	r3, #3
 8007176:	d1e7      	bne.n	8007148 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007178:	7bfb      	ldrb	r3, [r7, #15]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
	...

08007184 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800718c:	2300      	movs	r3, #0
 800718e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007190:	4b1a      	ldr	r3, [pc, #104]	; (80071fc <RTC_ExitInitMode+0x78>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	4a19      	ldr	r2, [pc, #100]	; (80071fc <RTC_ExitInitMode+0x78>)
 8007196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800719a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800719c:	4b17      	ldr	r3, [pc, #92]	; (80071fc <RTC_ExitInitMode+0x78>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f003 0320 	and.w	r3, r3, #32
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10c      	bne.n	80071c2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff ff91 	bl	80070d0 <HAL_RTC_WaitForSynchro>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d01e      	beq.n	80071f2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2203      	movs	r2, #3
 80071b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	73fb      	strb	r3, [r7, #15]
 80071c0:	e017      	b.n	80071f2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80071c2:	4b0e      	ldr	r3, [pc, #56]	; (80071fc <RTC_ExitInitMode+0x78>)
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	4a0d      	ldr	r2, [pc, #52]	; (80071fc <RTC_ExitInitMode+0x78>)
 80071c8:	f023 0320 	bic.w	r3, r3, #32
 80071cc:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7ff ff7e 	bl	80070d0 <HAL_RTC_WaitForSynchro>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2203      	movs	r2, #3
 80071de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80071e2:	2303      	movs	r3, #3
 80071e4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80071e6:	4b05      	ldr	r3, [pc, #20]	; (80071fc <RTC_ExitInitMode+0x78>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	4a04      	ldr	r2, [pc, #16]	; (80071fc <RTC_ExitInitMode+0x78>)
 80071ec:	f043 0320 	orr.w	r3, r3, #32
 80071f0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3710      	adds	r7, #16
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	40002800 	.word	0x40002800

08007200 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007200:	b480      	push	{r7}
 8007202:	b085      	sub	sp, #20
 8007204:	af00      	add	r7, sp, #0
 8007206:	4603      	mov	r3, r0
 8007208:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800720a:	2300      	movs	r3, #0
 800720c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800720e:	79fb      	ldrb	r3, [r7, #7]
 8007210:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007212:	e005      	b.n	8007220 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	3301      	adds	r3, #1
 8007218:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800721a:	7afb      	ldrb	r3, [r7, #11]
 800721c:	3b0a      	subs	r3, #10
 800721e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007220:	7afb      	ldrb	r3, [r7, #11]
 8007222:	2b09      	cmp	r3, #9
 8007224:	d8f6      	bhi.n	8007214 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	011b      	lsls	r3, r3, #4
 800722c:	b2da      	uxtb	r2, r3
 800722e:	7afb      	ldrb	r3, [r7, #11]
 8007230:	4313      	orrs	r3, r2
 8007232:	b2db      	uxtb	r3, r3
}
 8007234:	4618      	mov	r0, r3
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	4603      	mov	r3, r0
 8007248:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800724a:	79fb      	ldrb	r3, [r7, #7]
 800724c:	091b      	lsrs	r3, r3, #4
 800724e:	b2db      	uxtb	r3, r3
 8007250:	461a      	mov	r2, r3
 8007252:	0092      	lsls	r2, r2, #2
 8007254:	4413      	add	r3, r2
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	f003 030f 	and.w	r3, r3, #15
 8007260:	b2da      	uxtb	r2, r3
 8007262:	7bfb      	ldrb	r3, [r7, #15]
 8007264:	4413      	add	r3, r2
 8007266:	b2db      	uxtb	r3, r3
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e049      	b.n	800732e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d106      	bne.n	80072b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f7fb f956 	bl	8002560 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	3304      	adds	r3, #4
 80072c4:	4619      	mov	r1, r3
 80072c6:	4610      	mov	r0, r2
 80072c8:	f000 f8fc 	bl	80074c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3708      	adds	r7, #8
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b084      	sub	sp, #16
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_TIM_ConfigClockSource+0x18>
 800734a:	2302      	movs	r3, #2
 800734c:	e0b5      	b.n	80074ba <HAL_TIM_ConfigClockSource+0x184>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2202      	movs	r2, #2
 800735a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800736c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007370:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007378:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800738a:	d03e      	beq.n	800740a <HAL_TIM_ConfigClockSource+0xd4>
 800738c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007390:	f200 8087 	bhi.w	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 8007394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007398:	f000 8085 	beq.w	80074a6 <HAL_TIM_ConfigClockSource+0x170>
 800739c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073a0:	d87f      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073a2:	2b70      	cmp	r3, #112	; 0x70
 80073a4:	d01a      	beq.n	80073dc <HAL_TIM_ConfigClockSource+0xa6>
 80073a6:	2b70      	cmp	r3, #112	; 0x70
 80073a8:	d87b      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073aa:	2b60      	cmp	r3, #96	; 0x60
 80073ac:	d050      	beq.n	8007450 <HAL_TIM_ConfigClockSource+0x11a>
 80073ae:	2b60      	cmp	r3, #96	; 0x60
 80073b0:	d877      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073b2:	2b50      	cmp	r3, #80	; 0x50
 80073b4:	d03c      	beq.n	8007430 <HAL_TIM_ConfigClockSource+0xfa>
 80073b6:	2b50      	cmp	r3, #80	; 0x50
 80073b8:	d873      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073ba:	2b40      	cmp	r3, #64	; 0x40
 80073bc:	d058      	beq.n	8007470 <HAL_TIM_ConfigClockSource+0x13a>
 80073be:	2b40      	cmp	r3, #64	; 0x40
 80073c0:	d86f      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073c2:	2b30      	cmp	r3, #48	; 0x30
 80073c4:	d064      	beq.n	8007490 <HAL_TIM_ConfigClockSource+0x15a>
 80073c6:	2b30      	cmp	r3, #48	; 0x30
 80073c8:	d86b      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	d060      	beq.n	8007490 <HAL_TIM_ConfigClockSource+0x15a>
 80073ce:	2b20      	cmp	r3, #32
 80073d0:	d867      	bhi.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d05c      	beq.n	8007490 <HAL_TIM_ConfigClockSource+0x15a>
 80073d6:	2b10      	cmp	r3, #16
 80073d8:	d05a      	beq.n	8007490 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80073da:	e062      	b.n	80074a2 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6818      	ldr	r0, [r3, #0]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	6899      	ldr	r1, [r3, #8]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f000 f97e 	bl	80076ec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	609a      	str	r2, [r3, #8]
      break;
 8007408:	e04e      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6818      	ldr	r0, [r3, #0]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	6899      	ldr	r1, [r3, #8]
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685a      	ldr	r2, [r3, #4]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	f000 f967 	bl	80076ec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689a      	ldr	r2, [r3, #8]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800742c:	609a      	str	r2, [r3, #8]
      break;
 800742e:	e03b      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	6859      	ldr	r1, [r3, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	461a      	mov	r2, r3
 800743e:	f000 f8db 	bl	80075f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2150      	movs	r1, #80	; 0x50
 8007448:	4618      	mov	r0, r3
 800744a:	f000 f934 	bl	80076b6 <TIM_ITRx_SetConfig>
      break;
 800744e:	e02b      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6818      	ldr	r0, [r3, #0]
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	6859      	ldr	r1, [r3, #4]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	461a      	mov	r2, r3
 800745e:	f000 f8fa 	bl	8007656 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2160      	movs	r1, #96	; 0x60
 8007468:	4618      	mov	r0, r3
 800746a:	f000 f924 	bl	80076b6 <TIM_ITRx_SetConfig>
      break;
 800746e:	e01b      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6818      	ldr	r0, [r3, #0]
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	6859      	ldr	r1, [r3, #4]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	461a      	mov	r2, r3
 800747e:	f000 f8bb 	bl	80075f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2140      	movs	r1, #64	; 0x40
 8007488:	4618      	mov	r0, r3
 800748a:	f000 f914 	bl	80076b6 <TIM_ITRx_SetConfig>
      break;
 800748e:	e00b      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4619      	mov	r1, r3
 800749a:	4610      	mov	r0, r2
 800749c:	f000 f90b 	bl	80076b6 <TIM_ITRx_SetConfig>
        break;
 80074a0:	e002      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80074a2:	bf00      	nop
 80074a4:	e000      	b.n	80074a8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80074a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a40      	ldr	r2, [pc, #256]	; (80075d8 <TIM_Base_SetConfig+0x114>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d013      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074e2:	d00f      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a3d      	ldr	r2, [pc, #244]	; (80075dc <TIM_Base_SetConfig+0x118>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d00b      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a3c      	ldr	r2, [pc, #240]	; (80075e0 <TIM_Base_SetConfig+0x11c>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d007      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a3b      	ldr	r2, [pc, #236]	; (80075e4 <TIM_Base_SetConfig+0x120>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d003      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a3a      	ldr	r2, [pc, #232]	; (80075e8 <TIM_Base_SetConfig+0x124>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d108      	bne.n	8007516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4313      	orrs	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a2f      	ldr	r2, [pc, #188]	; (80075d8 <TIM_Base_SetConfig+0x114>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d01f      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007524:	d01b      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a2c      	ldr	r2, [pc, #176]	; (80075dc <TIM_Base_SetConfig+0x118>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d017      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a2b      	ldr	r2, [pc, #172]	; (80075e0 <TIM_Base_SetConfig+0x11c>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d013      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a2a      	ldr	r2, [pc, #168]	; (80075e4 <TIM_Base_SetConfig+0x120>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d00f      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a29      	ldr	r2, [pc, #164]	; (80075e8 <TIM_Base_SetConfig+0x124>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d00b      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a28      	ldr	r2, [pc, #160]	; (80075ec <TIM_Base_SetConfig+0x128>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d007      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a27      	ldr	r2, [pc, #156]	; (80075f0 <TIM_Base_SetConfig+0x12c>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d003      	beq.n	800755e <TIM_Base_SetConfig+0x9a>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a26      	ldr	r2, [pc, #152]	; (80075f4 <TIM_Base_SetConfig+0x130>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d108      	bne.n	8007570 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	4313      	orrs	r3, r2
 800756e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	4313      	orrs	r3, r2
 800757c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	689a      	ldr	r2, [r3, #8]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a10      	ldr	r2, [pc, #64]	; (80075d8 <TIM_Base_SetConfig+0x114>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d00f      	beq.n	80075bc <TIM_Base_SetConfig+0xf8>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a12      	ldr	r2, [pc, #72]	; (80075e8 <TIM_Base_SetConfig+0x124>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d00b      	beq.n	80075bc <TIM_Base_SetConfig+0xf8>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a11      	ldr	r2, [pc, #68]	; (80075ec <TIM_Base_SetConfig+0x128>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d007      	beq.n	80075bc <TIM_Base_SetConfig+0xf8>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a10      	ldr	r2, [pc, #64]	; (80075f0 <TIM_Base_SetConfig+0x12c>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d003      	beq.n	80075bc <TIM_Base_SetConfig+0xf8>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a0f      	ldr	r2, [pc, #60]	; (80075f4 <TIM_Base_SetConfig+0x130>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d103      	bne.n	80075c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	691a      	ldr	r2, [r3, #16]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	615a      	str	r2, [r3, #20]
}
 80075ca:	bf00      	nop
 80075cc:	3714      	adds	r7, #20
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	40012c00 	.word	0x40012c00
 80075dc:	40000400 	.word	0x40000400
 80075e0:	40000800 	.word	0x40000800
 80075e4:	40000c00 	.word	0x40000c00
 80075e8:	40013400 	.word	0x40013400
 80075ec:	40014000 	.word	0x40014000
 80075f0:	40014400 	.word	0x40014400
 80075f4:	40014800 	.word	0x40014800

080075f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	f023 0201 	bic.w	r2, r3, #1
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	011b      	lsls	r3, r3, #4
 8007628:	693a      	ldr	r2, [r7, #16]
 800762a:	4313      	orrs	r3, r2
 800762c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f023 030a 	bic.w	r3, r3, #10
 8007634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4313      	orrs	r3, r2
 800763c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	621a      	str	r2, [r3, #32]
}
 800764a:	bf00      	nop
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr

08007656 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007656:	b480      	push	{r7}
 8007658:	b087      	sub	sp, #28
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	f023 0210 	bic.w	r2, r3, #16
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007680:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	031b      	lsls	r3, r3, #12
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	4313      	orrs	r3, r2
 800768a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007692:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	011b      	lsls	r3, r3, #4
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	4313      	orrs	r3, r2
 800769c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	693a      	ldr	r2, [r7, #16]
 80076a8:	621a      	str	r2, [r3, #32]
}
 80076aa:	bf00      	nop
 80076ac:	371c      	adds	r7, #28
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076b6:	b480      	push	{r7}
 80076b8:	b085      	sub	sp, #20
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
 80076be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	f043 0307 	orr.w	r3, r3, #7
 80076d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	609a      	str	r2, [r3, #8]
}
 80076e0:	bf00      	nop
 80076e2:	3714      	adds	r7, #20
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b087      	sub	sp, #28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	607a      	str	r2, [r7, #4]
 80076f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007706:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	021a      	lsls	r2, r3, #8
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	431a      	orrs	r2, r3
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	4313      	orrs	r3, r2
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	609a      	str	r2, [r3, #8]
}
 8007720:	bf00      	nop
 8007722:	371c      	adds	r7, #28
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800772c:	b480      	push	{r7}
 800772e:	b085      	sub	sp, #20
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800773c:	2b01      	cmp	r3, #1
 800773e:	d101      	bne.n	8007744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007740:	2302      	movs	r3, #2
 8007742:	e068      	b.n	8007816 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a2e      	ldr	r2, [pc, #184]	; (8007824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d004      	beq.n	8007778 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a2d      	ldr	r2, [pc, #180]	; (8007828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d108      	bne.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800777e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007790:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	4313      	orrs	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a1e      	ldr	r2, [pc, #120]	; (8007824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d01d      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077b6:	d018      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a1b      	ldr	r2, [pc, #108]	; (800782c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d013      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a1a      	ldr	r2, [pc, #104]	; (8007830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d00e      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a18      	ldr	r2, [pc, #96]	; (8007834 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d009      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a13      	ldr	r2, [pc, #76]	; (8007828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d004      	beq.n	80077ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a14      	ldr	r2, [pc, #80]	; (8007838 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d10c      	bne.n	8007804 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	40012c00 	.word	0x40012c00
 8007828:	40013400 	.word	0x40013400
 800782c:	40000400 	.word	0x40000400
 8007830:	40000800 	.word	0x40000800
 8007834:	40000c00 	.word	0x40000c00
 8007838:	40014000 	.word	0x40014000

0800783c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e040      	b.n	80078d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007852:	2b00      	cmp	r3, #0
 8007854:	d106      	bne.n	8007864 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f7fa fecc 	bl	80025fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2224      	movs	r2, #36	; 0x24
 8007868:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 0201 	bic.w	r2, r2, #1
 8007878:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fb74 	bl	8007f68 <UART_SetConfig>
 8007880:	4603      	mov	r3, r0
 8007882:	2b01      	cmp	r3, #1
 8007884:	d101      	bne.n	800788a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e022      	b.n	80078d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788e:	2b00      	cmp	r3, #0
 8007890:	d002      	beq.n	8007898 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 fe22 	bl	80084dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	689a      	ldr	r2, [r3, #8]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f042 0201 	orr.w	r2, r2, #1
 80078c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fea9 	bl	8008620 <UART_CheckIdleState>
 80078ce:	4603      	mov	r3, r0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b08a      	sub	sp, #40	; 0x28
 80078dc:	af02      	add	r7, sp, #8
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	603b      	str	r3, [r7, #0]
 80078e4:	4613      	mov	r3, r2
 80078e6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078ec:	2b20      	cmp	r3, #32
 80078ee:	f040 8081 	bne.w	80079f4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <HAL_UART_Transmit+0x26>
 80078f8:	88fb      	ldrh	r3, [r7, #6]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d101      	bne.n	8007902 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	e079      	b.n	80079f6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007908:	2b01      	cmp	r3, #1
 800790a:	d101      	bne.n	8007910 <HAL_UART_Transmit+0x38>
 800790c:	2302      	movs	r3, #2
 800790e:	e072      	b.n	80079f6 <HAL_UART_Transmit+0x11e>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2221      	movs	r2, #33	; 0x21
 8007922:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007924:	f7fa ffb4 	bl	8002890 <HAL_GetTick>
 8007928:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	88fa      	ldrh	r2, [r7, #6]
 800792e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	88fa      	ldrh	r2, [r7, #6]
 8007936:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007942:	d108      	bne.n	8007956 <HAL_UART_Transmit+0x7e>
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d104      	bne.n	8007956 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800794c:	2300      	movs	r3, #0
 800794e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	61bb      	str	r3, [r7, #24]
 8007954:	e003      	b.n	800795e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800795a:	2300      	movs	r3, #0
 800795c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007966:	e02d      	b.n	80079c4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	2200      	movs	r2, #0
 8007970:	2180      	movs	r1, #128	; 0x80
 8007972:	68f8      	ldr	r0, [r7, #12]
 8007974:	f000 fe99 	bl	80086aa <UART_WaitOnFlagUntilTimeout>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d001      	beq.n	8007982 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e039      	b.n	80079f6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10b      	bne.n	80079a0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	881a      	ldrh	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007994:	b292      	uxth	r2, r2
 8007996:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	3302      	adds	r3, #2
 800799c:	61bb      	str	r3, [r7, #24]
 800799e:	e008      	b.n	80079b2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	781a      	ldrb	r2, [r3, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	b292      	uxth	r2, r2
 80079aa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	3301      	adds	r3, #1
 80079b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	3b01      	subs	r3, #1
 80079bc:	b29a      	uxth	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1cb      	bne.n	8007968 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2200      	movs	r2, #0
 80079d8:	2140      	movs	r1, #64	; 0x40
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f000 fe65 	bl	80086aa <UART_WaitOnFlagUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e005      	b.n	80079f6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2220      	movs	r2, #32
 80079ee:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80079f0:	2300      	movs	r3, #0
 80079f2:	e000      	b.n	80079f6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80079f4:	2302      	movs	r3, #2
  }
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3720      	adds	r7, #32
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b08a      	sub	sp, #40	; 0x28
 8007a02:	af02      	add	r7, sp, #8
 8007a04:	60f8      	str	r0, [r7, #12]
 8007a06:	60b9      	str	r1, [r7, #8]
 8007a08:	603b      	str	r3, [r7, #0]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	f040 80bb 	bne.w	8007b8e <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <HAL_UART_Receive+0x26>
 8007a1e:	88fb      	ldrh	r3, [r7, #6]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e0b3      	b.n	8007b90 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_UART_Receive+0x38>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e0ac      	b.n	8007b90 <HAL_UART_Receive+0x192>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2222      	movs	r2, #34	; 0x22
 8007a48:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007a4a:	f7fa ff21 	bl	8002890 <HAL_GetTick>
 8007a4e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	88fa      	ldrh	r2, [r7, #6]
 8007a54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	88fa      	ldrh	r2, [r7, #6]
 8007a5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a68:	d10e      	bne.n	8007a88 <HAL_UART_Receive+0x8a>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d105      	bne.n	8007a7e <HAL_UART_Receive+0x80>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007a78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a7c:	e02d      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	22ff      	movs	r2, #255	; 0xff
 8007a82:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a86:	e028      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d10d      	bne.n	8007aac <HAL_UART_Receive+0xae>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d104      	bne.n	8007aa2 <HAL_UART_Receive+0xa4>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	22ff      	movs	r2, #255	; 0xff
 8007a9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007aa0:	e01b      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	227f      	movs	r2, #127	; 0x7f
 8007aa6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007aaa:	e016      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ab4:	d10d      	bne.n	8007ad2 <HAL_UART_Receive+0xd4>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	691b      	ldr	r3, [r3, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d104      	bne.n	8007ac8 <HAL_UART_Receive+0xca>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	227f      	movs	r2, #127	; 0x7f
 8007ac2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ac6:	e008      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	223f      	movs	r2, #63	; 0x3f
 8007acc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ad0:	e003      	b.n	8007ada <HAL_UART_Receive+0xdc>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007ae0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aea:	d108      	bne.n	8007afe <HAL_UART_Receive+0x100>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d104      	bne.n	8007afe <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007af4:	2300      	movs	r3, #0
 8007af6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	61bb      	str	r3, [r7, #24]
 8007afc:	e003      	b.n	8007b06 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007b0e:	e033      	b.n	8007b78 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	9300      	str	r3, [sp, #0]
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	2200      	movs	r2, #0
 8007b18:	2120      	movs	r1, #32
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 fdc5 	bl	80086aa <UART_WaitOnFlagUntilTimeout>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d001      	beq.n	8007b2a <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e032      	b.n	8007b90 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d10c      	bne.n	8007b4a <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	8a7b      	ldrh	r3, [r7, #18]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	3302      	adds	r3, #2
 8007b46:	61bb      	str	r3, [r7, #24]
 8007b48:	e00d      	b.n	8007b66 <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	8a7b      	ldrh	r3, [r7, #18]
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	4013      	ands	r3, r2
 8007b5a:	b2da      	uxtb	r2, r3
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	3301      	adds	r3, #1
 8007b64:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1c5      	bne.n	8007b10 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2220      	movs	r2, #32
 8007b88:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e000      	b.n	8007b90 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007b8e:	2302      	movs	r3, #2
  }
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3720      	adds	r7, #32
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007baa:	2b20      	cmp	r3, #32
 8007bac:	d16c      	bne.n	8007c88 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d002      	beq.n	8007bba <HAL_UART_Receive_DMA+0x22>
 8007bb4:	88fb      	ldrh	r3, [r7, #6]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d101      	bne.n	8007bbe <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e065      	b.n	8007c8a <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d101      	bne.n	8007bcc <HAL_UART_Receive_DMA+0x34>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e05e      	b.n	8007c8a <HAL_UART_Receive_DMA+0xf2>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	68ba      	ldr	r2, [r7, #8]
 8007bd8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	88fa      	ldrh	r2, [r7, #6]
 8007bde:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2222      	movs	r2, #34	; 0x22
 8007bec:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d02a      	beq.n	8007c4c <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bfa:	4a26      	ldr	r2, [pc, #152]	; (8007c94 <HAL_UART_Receive_DMA+0xfc>)
 8007bfc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c02:	4a25      	ldr	r2, [pc, #148]	; (8007c98 <HAL_UART_Receive_DMA+0x100>)
 8007c04:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c0a:	4a24      	ldr	r2, [pc, #144]	; (8007c9c <HAL_UART_Receive_DMA+0x104>)
 8007c0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c12:	2200      	movs	r2, #0
 8007c14:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3324      	adds	r3, #36	; 0x24
 8007c20:	4619      	mov	r1, r3
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c26:	461a      	mov	r2, r3
 8007c28:	88fb      	ldrh	r3, [r7, #6]
 8007c2a:	f7fc fa15 	bl	8004058 <HAL_DMA_Start_IT>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00b      	beq.n	8007c4c <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2210      	movs	r2, #16
 8007c38:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2220      	movs	r2, #32
 8007c46:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e01e      	b.n	8007c8a <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c62:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689a      	ldr	r2, [r3, #8]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f042 0201 	orr.w	r2, r2, #1
 8007c72:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	689a      	ldr	r2, [r3, #8]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c82:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007c84:	2300      	movs	r3, #0
 8007c86:	e000      	b.n	8007c8a <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8007c88:	2302      	movs	r3, #2
  }
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	0800880b 	.word	0x0800880b
 8007c98:	08008873 	.word	0x08008873
 8007c9c:	0800888f 	.word	0x0800888f

08007ca0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	69db      	ldr	r3, [r3, #28]
 8007cae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007cc0:	69fa      	ldr	r2, [r7, #28]
 8007cc2:	f640 030f 	movw	r3, #2063	; 0x80f
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d113      	bne.n	8007cf8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	f003 0320 	and.w	r3, r3, #32
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00e      	beq.n	8007cf8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	f003 0320 	and.w	r3, r3, #32
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d009      	beq.n	8007cf8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 8113 	beq.w	8007f14 <HAL_UART_IRQHandler+0x274>
      {
        huart->RxISR(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	4798      	blx	r3
      }
      return;
 8007cf6:	e10d      	b.n	8007f14 <HAL_UART_IRQHandler+0x274>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 80d6 	beq.w	8007eac <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d105      	bne.n	8007d16 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007d0a:	69ba      	ldr	r2, [r7, #24]
 8007d0c:	4b85      	ldr	r3, [pc, #532]	; (8007f24 <HAL_UART_IRQHandler+0x284>)
 8007d0e:	4013      	ands	r3, r2
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f000 80cb 	beq.w	8007eac <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	f003 0301 	and.w	r3, r3, #1
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00e      	beq.n	8007d3e <HAL_UART_IRQHandler+0x9e>
 8007d20:	69bb      	ldr	r3, [r7, #24]
 8007d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d009      	beq.n	8007d3e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d36:	f043 0201 	orr.w	r2, r3, #1
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d3e:	69fb      	ldr	r3, [r7, #28]
 8007d40:	f003 0302 	and.w	r3, r3, #2
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00e      	beq.n	8007d66 <HAL_UART_IRQHandler+0xc6>
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d009      	beq.n	8007d66 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	2202      	movs	r2, #2
 8007d58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d5e:	f043 0204 	orr.w	r2, r3, #4
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	f003 0304 	and.w	r3, r3, #4
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00e      	beq.n	8007d8e <HAL_UART_IRQHandler+0xee>
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d009      	beq.n	8007d8e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2204      	movs	r2, #4
 8007d80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d86:	f043 0202 	orr.w	r2, r3, #2
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	f003 0308 	and.w	r3, r3, #8
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d013      	beq.n	8007dc0 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	f003 0320 	and.w	r3, r3, #32
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d104      	bne.n	8007dac <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d009      	beq.n	8007dc0 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2208      	movs	r2, #8
 8007db2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007db8:	f043 0208 	orr.w	r2, r3, #8
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d00f      	beq.n	8007dea <HAL_UART_IRQHandler+0x14a>
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00a      	beq.n	8007dea <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ddc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007de2:	f043 0220 	orr.w	r2, r3, #32
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 8092 	beq.w	8007f18 <HAL_UART_IRQHandler+0x278>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	f003 0320 	and.w	r3, r3, #32
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00c      	beq.n	8007e18 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	f003 0320 	and.w	r3, r3, #32
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d007      	beq.n	8007e18 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e1c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e28:	2b40      	cmp	r3, #64	; 0x40
 8007e2a:	d004      	beq.n	8007e36 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d031      	beq.n	8007e9a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fcc7 	bl	80087ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e46:	2b40      	cmp	r3, #64	; 0x40
 8007e48:	d123      	bne.n	8007e92 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	689a      	ldr	r2, [r3, #8]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e58:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d013      	beq.n	8007e8a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e66:	4a30      	ldr	r2, [pc, #192]	; (8007f28 <HAL_UART_IRQHandler+0x288>)
 8007e68:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fc f990 	bl	8004194 <HAL_DMA_Abort_IT>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d016      	beq.n	8007ea8 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007e84:	4610      	mov	r0, r2
 8007e86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e88:	e00e      	b.n	8007ea8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f862 	bl	8007f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e90:	e00a      	b.n	8007ea8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f85e 	bl	8007f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e98:	e006      	b.n	8007ea8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 f85a 	bl	8007f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007ea6:	e037      	b.n	8007f18 <HAL_UART_IRQHandler+0x278>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ea8:	bf00      	nop
    return;
 8007eaa:	e035      	b.n	8007f18 <HAL_UART_IRQHandler+0x278>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00d      	beq.n	8007ed2 <HAL_UART_IRQHandler+0x232>
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d008      	beq.n	8007ed2 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ec8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fd4a 	bl	8008964 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ed0:	e025      	b.n	8007f1e <HAL_UART_IRQHandler+0x27e>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00d      	beq.n	8007ef8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d008      	beq.n	8007ef8 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d016      	beq.n	8007f1c <HAL_UART_IRQHandler+0x27c>
    {
      huart->TxISR(huart);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	4798      	blx	r3
    }
    return;
 8007ef6:	e011      	b.n	8007f1c <HAL_UART_IRQHandler+0x27c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00d      	beq.n	8007f1e <HAL_UART_IRQHandler+0x27e>
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d008      	beq.n	8007f1e <HAL_UART_IRQHandler+0x27e>
  {
    UART_EndTransmit_IT(huart);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fd10 	bl	8008932 <UART_EndTransmit_IT>
    return;
 8007f12:	e004      	b.n	8007f1e <HAL_UART_IRQHandler+0x27e>
      return;
 8007f14:	bf00      	nop
 8007f16:	e002      	b.n	8007f1e <HAL_UART_IRQHandler+0x27e>
    return;
 8007f18:	bf00      	nop
 8007f1a:	e000      	b.n	8007f1e <HAL_UART_IRQHandler+0x27e>
    return;
 8007f1c:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007f1e:	3720      	adds	r7, #32
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	04000120 	.word	0x04000120
 8007f28:	08008907 	.word	0x08008907

08007f2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007f48:	bf00      	nop
 8007f4a:	370c      	adds	r7, #12
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f6c:	b08a      	sub	sp, #40	; 0x28
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	431a      	orrs	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	4ba4      	ldr	r3, [pc, #656]	; (8008228 <UART_SetConfig+0x2c0>)
 8007f98:	4013      	ands	r3, r2
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	6812      	ldr	r2, [r2, #0]
 8007f9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007fa0:	430b      	orrs	r3, r1
 8007fa2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	68da      	ldr	r2, [r3, #12]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a99      	ldr	r2, [pc, #612]	; (800822c <UART_SetConfig+0x2c4>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d004      	beq.n	8007fd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fe4:	430a      	orrs	r2, r1
 8007fe6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a90      	ldr	r2, [pc, #576]	; (8008230 <UART_SetConfig+0x2c8>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d126      	bne.n	8008040 <UART_SetConfig+0xd8>
 8007ff2:	4b90      	ldr	r3, [pc, #576]	; (8008234 <UART_SetConfig+0x2cc>)
 8007ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff8:	f003 0303 	and.w	r3, r3, #3
 8007ffc:	2b03      	cmp	r3, #3
 8007ffe:	d81b      	bhi.n	8008038 <UART_SetConfig+0xd0>
 8008000:	a201      	add	r2, pc, #4	; (adr r2, 8008008 <UART_SetConfig+0xa0>)
 8008002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008006:	bf00      	nop
 8008008:	08008019 	.word	0x08008019
 800800c:	08008029 	.word	0x08008029
 8008010:	08008021 	.word	0x08008021
 8008014:	08008031 	.word	0x08008031
 8008018:	2301      	movs	r3, #1
 800801a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800801e:	e116      	b.n	800824e <UART_SetConfig+0x2e6>
 8008020:	2302      	movs	r3, #2
 8008022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008026:	e112      	b.n	800824e <UART_SetConfig+0x2e6>
 8008028:	2304      	movs	r3, #4
 800802a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800802e:	e10e      	b.n	800824e <UART_SetConfig+0x2e6>
 8008030:	2308      	movs	r3, #8
 8008032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008036:	e10a      	b.n	800824e <UART_SetConfig+0x2e6>
 8008038:	2310      	movs	r3, #16
 800803a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800803e:	e106      	b.n	800824e <UART_SetConfig+0x2e6>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a7c      	ldr	r2, [pc, #496]	; (8008238 <UART_SetConfig+0x2d0>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d138      	bne.n	80080bc <UART_SetConfig+0x154>
 800804a:	4b7a      	ldr	r3, [pc, #488]	; (8008234 <UART_SetConfig+0x2cc>)
 800804c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008050:	f003 030c 	and.w	r3, r3, #12
 8008054:	2b0c      	cmp	r3, #12
 8008056:	d82d      	bhi.n	80080b4 <UART_SetConfig+0x14c>
 8008058:	a201      	add	r2, pc, #4	; (adr r2, 8008060 <UART_SetConfig+0xf8>)
 800805a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805e:	bf00      	nop
 8008060:	08008095 	.word	0x08008095
 8008064:	080080b5 	.word	0x080080b5
 8008068:	080080b5 	.word	0x080080b5
 800806c:	080080b5 	.word	0x080080b5
 8008070:	080080a5 	.word	0x080080a5
 8008074:	080080b5 	.word	0x080080b5
 8008078:	080080b5 	.word	0x080080b5
 800807c:	080080b5 	.word	0x080080b5
 8008080:	0800809d 	.word	0x0800809d
 8008084:	080080b5 	.word	0x080080b5
 8008088:	080080b5 	.word	0x080080b5
 800808c:	080080b5 	.word	0x080080b5
 8008090:	080080ad 	.word	0x080080ad
 8008094:	2300      	movs	r3, #0
 8008096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800809a:	e0d8      	b.n	800824e <UART_SetConfig+0x2e6>
 800809c:	2302      	movs	r3, #2
 800809e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080a2:	e0d4      	b.n	800824e <UART_SetConfig+0x2e6>
 80080a4:	2304      	movs	r3, #4
 80080a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080aa:	e0d0      	b.n	800824e <UART_SetConfig+0x2e6>
 80080ac:	2308      	movs	r3, #8
 80080ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080b2:	e0cc      	b.n	800824e <UART_SetConfig+0x2e6>
 80080b4:	2310      	movs	r3, #16
 80080b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080ba:	e0c8      	b.n	800824e <UART_SetConfig+0x2e6>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a5e      	ldr	r2, [pc, #376]	; (800823c <UART_SetConfig+0x2d4>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d125      	bne.n	8008112 <UART_SetConfig+0x1aa>
 80080c6:	4b5b      	ldr	r3, [pc, #364]	; (8008234 <UART_SetConfig+0x2cc>)
 80080c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80080d0:	2b30      	cmp	r3, #48	; 0x30
 80080d2:	d016      	beq.n	8008102 <UART_SetConfig+0x19a>
 80080d4:	2b30      	cmp	r3, #48	; 0x30
 80080d6:	d818      	bhi.n	800810a <UART_SetConfig+0x1a2>
 80080d8:	2b20      	cmp	r3, #32
 80080da:	d00a      	beq.n	80080f2 <UART_SetConfig+0x18a>
 80080dc:	2b20      	cmp	r3, #32
 80080de:	d814      	bhi.n	800810a <UART_SetConfig+0x1a2>
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d002      	beq.n	80080ea <UART_SetConfig+0x182>
 80080e4:	2b10      	cmp	r3, #16
 80080e6:	d008      	beq.n	80080fa <UART_SetConfig+0x192>
 80080e8:	e00f      	b.n	800810a <UART_SetConfig+0x1a2>
 80080ea:	2300      	movs	r3, #0
 80080ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080f0:	e0ad      	b.n	800824e <UART_SetConfig+0x2e6>
 80080f2:	2302      	movs	r3, #2
 80080f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080f8:	e0a9      	b.n	800824e <UART_SetConfig+0x2e6>
 80080fa:	2304      	movs	r3, #4
 80080fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008100:	e0a5      	b.n	800824e <UART_SetConfig+0x2e6>
 8008102:	2308      	movs	r3, #8
 8008104:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008108:	e0a1      	b.n	800824e <UART_SetConfig+0x2e6>
 800810a:	2310      	movs	r3, #16
 800810c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008110:	e09d      	b.n	800824e <UART_SetConfig+0x2e6>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a4a      	ldr	r2, [pc, #296]	; (8008240 <UART_SetConfig+0x2d8>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d125      	bne.n	8008168 <UART_SetConfig+0x200>
 800811c:	4b45      	ldr	r3, [pc, #276]	; (8008234 <UART_SetConfig+0x2cc>)
 800811e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008122:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008126:	2bc0      	cmp	r3, #192	; 0xc0
 8008128:	d016      	beq.n	8008158 <UART_SetConfig+0x1f0>
 800812a:	2bc0      	cmp	r3, #192	; 0xc0
 800812c:	d818      	bhi.n	8008160 <UART_SetConfig+0x1f8>
 800812e:	2b80      	cmp	r3, #128	; 0x80
 8008130:	d00a      	beq.n	8008148 <UART_SetConfig+0x1e0>
 8008132:	2b80      	cmp	r3, #128	; 0x80
 8008134:	d814      	bhi.n	8008160 <UART_SetConfig+0x1f8>
 8008136:	2b00      	cmp	r3, #0
 8008138:	d002      	beq.n	8008140 <UART_SetConfig+0x1d8>
 800813a:	2b40      	cmp	r3, #64	; 0x40
 800813c:	d008      	beq.n	8008150 <UART_SetConfig+0x1e8>
 800813e:	e00f      	b.n	8008160 <UART_SetConfig+0x1f8>
 8008140:	2300      	movs	r3, #0
 8008142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008146:	e082      	b.n	800824e <UART_SetConfig+0x2e6>
 8008148:	2302      	movs	r3, #2
 800814a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800814e:	e07e      	b.n	800824e <UART_SetConfig+0x2e6>
 8008150:	2304      	movs	r3, #4
 8008152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008156:	e07a      	b.n	800824e <UART_SetConfig+0x2e6>
 8008158:	2308      	movs	r3, #8
 800815a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800815e:	e076      	b.n	800824e <UART_SetConfig+0x2e6>
 8008160:	2310      	movs	r3, #16
 8008162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008166:	e072      	b.n	800824e <UART_SetConfig+0x2e6>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a35      	ldr	r2, [pc, #212]	; (8008244 <UART_SetConfig+0x2dc>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d12a      	bne.n	80081c8 <UART_SetConfig+0x260>
 8008172:	4b30      	ldr	r3, [pc, #192]	; (8008234 <UART_SetConfig+0x2cc>)
 8008174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008178:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800817c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008180:	d01a      	beq.n	80081b8 <UART_SetConfig+0x250>
 8008182:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008186:	d81b      	bhi.n	80081c0 <UART_SetConfig+0x258>
 8008188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800818c:	d00c      	beq.n	80081a8 <UART_SetConfig+0x240>
 800818e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008192:	d815      	bhi.n	80081c0 <UART_SetConfig+0x258>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d003      	beq.n	80081a0 <UART_SetConfig+0x238>
 8008198:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800819c:	d008      	beq.n	80081b0 <UART_SetConfig+0x248>
 800819e:	e00f      	b.n	80081c0 <UART_SetConfig+0x258>
 80081a0:	2300      	movs	r3, #0
 80081a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081a6:	e052      	b.n	800824e <UART_SetConfig+0x2e6>
 80081a8:	2302      	movs	r3, #2
 80081aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081ae:	e04e      	b.n	800824e <UART_SetConfig+0x2e6>
 80081b0:	2304      	movs	r3, #4
 80081b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081b6:	e04a      	b.n	800824e <UART_SetConfig+0x2e6>
 80081b8:	2308      	movs	r3, #8
 80081ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081be:	e046      	b.n	800824e <UART_SetConfig+0x2e6>
 80081c0:	2310      	movs	r3, #16
 80081c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081c6:	e042      	b.n	800824e <UART_SetConfig+0x2e6>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a17      	ldr	r2, [pc, #92]	; (800822c <UART_SetConfig+0x2c4>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d13a      	bne.n	8008248 <UART_SetConfig+0x2e0>
 80081d2:	4b18      	ldr	r3, [pc, #96]	; (8008234 <UART_SetConfig+0x2cc>)
 80081d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80081dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80081e0:	d01a      	beq.n	8008218 <UART_SetConfig+0x2b0>
 80081e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80081e6:	d81b      	bhi.n	8008220 <UART_SetConfig+0x2b8>
 80081e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081ec:	d00c      	beq.n	8008208 <UART_SetConfig+0x2a0>
 80081ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081f2:	d815      	bhi.n	8008220 <UART_SetConfig+0x2b8>
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d003      	beq.n	8008200 <UART_SetConfig+0x298>
 80081f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081fc:	d008      	beq.n	8008210 <UART_SetConfig+0x2a8>
 80081fe:	e00f      	b.n	8008220 <UART_SetConfig+0x2b8>
 8008200:	2300      	movs	r3, #0
 8008202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008206:	e022      	b.n	800824e <UART_SetConfig+0x2e6>
 8008208:	2302      	movs	r3, #2
 800820a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800820e:	e01e      	b.n	800824e <UART_SetConfig+0x2e6>
 8008210:	2304      	movs	r3, #4
 8008212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008216:	e01a      	b.n	800824e <UART_SetConfig+0x2e6>
 8008218:	2308      	movs	r3, #8
 800821a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800821e:	e016      	b.n	800824e <UART_SetConfig+0x2e6>
 8008220:	2310      	movs	r3, #16
 8008222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008226:	e012      	b.n	800824e <UART_SetConfig+0x2e6>
 8008228:	efff69f3 	.word	0xefff69f3
 800822c:	40008000 	.word	0x40008000
 8008230:	40013800 	.word	0x40013800
 8008234:	40021000 	.word	0x40021000
 8008238:	40004400 	.word	0x40004400
 800823c:	40004800 	.word	0x40004800
 8008240:	40004c00 	.word	0x40004c00
 8008244:	40005000 	.word	0x40005000
 8008248:	2310      	movs	r3, #16
 800824a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4aa0      	ldr	r2, [pc, #640]	; (80084d4 <UART_SetConfig+0x56c>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d17a      	bne.n	800834e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008258:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800825c:	2b08      	cmp	r3, #8
 800825e:	d824      	bhi.n	80082aa <UART_SetConfig+0x342>
 8008260:	a201      	add	r2, pc, #4	; (adr r2, 8008268 <UART_SetConfig+0x300>)
 8008262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008266:	bf00      	nop
 8008268:	0800828d 	.word	0x0800828d
 800826c:	080082ab 	.word	0x080082ab
 8008270:	08008295 	.word	0x08008295
 8008274:	080082ab 	.word	0x080082ab
 8008278:	0800829b 	.word	0x0800829b
 800827c:	080082ab 	.word	0x080082ab
 8008280:	080082ab 	.word	0x080082ab
 8008284:	080082ab 	.word	0x080082ab
 8008288:	080082a3 	.word	0x080082a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800828c:	f7fd fe0e 	bl	8005eac <HAL_RCC_GetPCLK1Freq>
 8008290:	61f8      	str	r0, [r7, #28]
        break;
 8008292:	e010      	b.n	80082b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008294:	4b90      	ldr	r3, [pc, #576]	; (80084d8 <UART_SetConfig+0x570>)
 8008296:	61fb      	str	r3, [r7, #28]
        break;
 8008298:	e00d      	b.n	80082b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800829a:	f7fd fd6f 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 800829e:	61f8      	str	r0, [r7, #28]
        break;
 80082a0:	e009      	b.n	80082b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082a6:	61fb      	str	r3, [r7, #28]
        break;
 80082a8:	e005      	b.n	80082b6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80082aa:	2300      	movs	r3, #0
 80082ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80082b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 80fd 	beq.w	80084b8 <UART_SetConfig+0x550>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	4613      	mov	r3, r2
 80082c4:	005b      	lsls	r3, r3, #1
 80082c6:	4413      	add	r3, r2
 80082c8:	69fa      	ldr	r2, [r7, #28]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d305      	bcc.n	80082da <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80082d4:	69fa      	ldr	r2, [r7, #28]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d903      	bls.n	80082e2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80082e0:	e0ea      	b.n	80084b8 <UART_SetConfig+0x550>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	2200      	movs	r2, #0
 80082e6:	461c      	mov	r4, r3
 80082e8:	4615      	mov	r5, r2
 80082ea:	f04f 0200 	mov.w	r2, #0
 80082ee:	f04f 0300 	mov.w	r3, #0
 80082f2:	022b      	lsls	r3, r5, #8
 80082f4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80082f8:	0222      	lsls	r2, r4, #8
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	6849      	ldr	r1, [r1, #4]
 80082fe:	0849      	lsrs	r1, r1, #1
 8008300:	2000      	movs	r0, #0
 8008302:	4688      	mov	r8, r1
 8008304:	4681      	mov	r9, r0
 8008306:	eb12 0a08 	adds.w	sl, r2, r8
 800830a:	eb43 0b09 	adc.w	fp, r3, r9
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	603b      	str	r3, [r7, #0]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800831c:	4650      	mov	r0, sl
 800831e:	4659      	mov	r1, fp
 8008320:	f7f8 fd0c 	bl	8000d3c <__aeabi_uldivmod>
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	4613      	mov	r3, r2
 800832a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008332:	d308      	bcc.n	8008346 <UART_SetConfig+0x3de>
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800833a:	d204      	bcs.n	8008346 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	69ba      	ldr	r2, [r7, #24]
 8008342:	60da      	str	r2, [r3, #12]
 8008344:	e0b8      	b.n	80084b8 <UART_SetConfig+0x550>
        }
        else
        {
          ret = HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800834c:	e0b4      	b.n	80084b8 <UART_SetConfig+0x550>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008356:	d15f      	bne.n	8008418 <UART_SetConfig+0x4b0>
  {
    switch (clocksource)
 8008358:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800835c:	2b08      	cmp	r3, #8
 800835e:	d828      	bhi.n	80083b2 <UART_SetConfig+0x44a>
 8008360:	a201      	add	r2, pc, #4	; (adr r2, 8008368 <UART_SetConfig+0x400>)
 8008362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008366:	bf00      	nop
 8008368:	0800838d 	.word	0x0800838d
 800836c:	08008395 	.word	0x08008395
 8008370:	0800839d 	.word	0x0800839d
 8008374:	080083b3 	.word	0x080083b3
 8008378:	080083a3 	.word	0x080083a3
 800837c:	080083b3 	.word	0x080083b3
 8008380:	080083b3 	.word	0x080083b3
 8008384:	080083b3 	.word	0x080083b3
 8008388:	080083ab 	.word	0x080083ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800838c:	f7fd fd8e 	bl	8005eac <HAL_RCC_GetPCLK1Freq>
 8008390:	61f8      	str	r0, [r7, #28]
        break;
 8008392:	e014      	b.n	80083be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008394:	f7fd fda0 	bl	8005ed8 <HAL_RCC_GetPCLK2Freq>
 8008398:	61f8      	str	r0, [r7, #28]
        break;
 800839a:	e010      	b.n	80083be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800839c:	4b4e      	ldr	r3, [pc, #312]	; (80084d8 <UART_SetConfig+0x570>)
 800839e:	61fb      	str	r3, [r7, #28]
        break;
 80083a0:	e00d      	b.n	80083be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083a2:	f7fd fceb 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 80083a6:	61f8      	str	r0, [r7, #28]
        break;
 80083a8:	e009      	b.n	80083be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083ae:	61fb      	str	r3, [r7, #28]
        break;
 80083b0:	e005      	b.n	80083be <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80083b2:	2300      	movs	r3, #0
 80083b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80083bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d079      	beq.n	80084b8 <UART_SetConfig+0x550>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	005a      	lsls	r2, r3, #1
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	085b      	lsrs	r3, r3, #1
 80083ce:	441a      	add	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083d8:	b29b      	uxth	r3, r3
 80083da:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	2b0f      	cmp	r3, #15
 80083e0:	d916      	bls.n	8008410 <UART_SetConfig+0x4a8>
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083e8:	d212      	bcs.n	8008410 <UART_SetConfig+0x4a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	f023 030f 	bic.w	r3, r3, #15
 80083f2:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	085b      	lsrs	r3, r3, #1
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	f003 0307 	and.w	r3, r3, #7
 80083fe:	b29a      	uxth	r2, r3
 8008400:	8afb      	ldrh	r3, [r7, #22]
 8008402:	4313      	orrs	r3, r2
 8008404:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	8afa      	ldrh	r2, [r7, #22]
 800840c:	60da      	str	r2, [r3, #12]
 800840e:	e053      	b.n	80084b8 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008416:	e04f      	b.n	80084b8 <UART_SetConfig+0x550>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008418:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800841c:	2b08      	cmp	r3, #8
 800841e:	d828      	bhi.n	8008472 <UART_SetConfig+0x50a>
 8008420:	a201      	add	r2, pc, #4	; (adr r2, 8008428 <UART_SetConfig+0x4c0>)
 8008422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008426:	bf00      	nop
 8008428:	0800844d 	.word	0x0800844d
 800842c:	08008455 	.word	0x08008455
 8008430:	0800845d 	.word	0x0800845d
 8008434:	08008473 	.word	0x08008473
 8008438:	08008463 	.word	0x08008463
 800843c:	08008473 	.word	0x08008473
 8008440:	08008473 	.word	0x08008473
 8008444:	08008473 	.word	0x08008473
 8008448:	0800846b 	.word	0x0800846b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800844c:	f7fd fd2e 	bl	8005eac <HAL_RCC_GetPCLK1Freq>
 8008450:	61f8      	str	r0, [r7, #28]
        break;
 8008452:	e014      	b.n	800847e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008454:	f7fd fd40 	bl	8005ed8 <HAL_RCC_GetPCLK2Freq>
 8008458:	61f8      	str	r0, [r7, #28]
        break;
 800845a:	e010      	b.n	800847e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800845c:	4b1e      	ldr	r3, [pc, #120]	; (80084d8 <UART_SetConfig+0x570>)
 800845e:	61fb      	str	r3, [r7, #28]
        break;
 8008460:	e00d      	b.n	800847e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008462:	f7fd fc8b 	bl	8005d7c <HAL_RCC_GetSysClockFreq>
 8008466:	61f8      	str	r0, [r7, #28]
        break;
 8008468:	e009      	b.n	800847e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800846a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800846e:	61fb      	str	r3, [r7, #28]
        break;
 8008470:	e005      	b.n	800847e <UART_SetConfig+0x516>
      default:
        pclk = 0U;
 8008472:	2300      	movs	r3, #0
 8008474:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800847c:	bf00      	nop
    }

    if (pclk != 0U)
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d019      	beq.n	80084b8 <UART_SetConfig+0x550>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	085a      	lsrs	r2, r3, #1
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	441a      	add	r2, r3
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	fbb2 f3f3 	udiv	r3, r2, r3
 8008496:	b29b      	uxth	r3, r3
 8008498:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	2b0f      	cmp	r3, #15
 800849e:	d908      	bls.n	80084b2 <UART_SetConfig+0x54a>
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084a6:	d204      	bcs.n	80084b2 <UART_SetConfig+0x54a>
      {
        huart->Instance->BRR = usartdiv;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	69ba      	ldr	r2, [r7, #24]
 80084ae:	60da      	str	r2, [r3, #12]
 80084b0:	e002      	b.n	80084b8 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2200      	movs	r2, #0
 80084c2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80084c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3728      	adds	r7, #40	; 0x28
 80084cc:	46bd      	mov	sp, r7
 80084ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084d2:	bf00      	nop
 80084d4:	40008000 	.word	0x40008000
 80084d8:	00f42400 	.word	0x00f42400

080084dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e8:	f003 0301 	and.w	r3, r3, #1
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d00a      	beq.n	8008506 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	430a      	orrs	r2, r1
 8008504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850a:	f003 0302 	and.w	r3, r3, #2
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00a      	beq.n	8008528 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800852c:	f003 0304 	and.w	r3, r3, #4
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00a      	beq.n	800854a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	430a      	orrs	r2, r1
 8008548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854e:	f003 0308 	and.w	r3, r3, #8
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00a      	beq.n	800856c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	430a      	orrs	r2, r1
 800856a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	f003 0310 	and.w	r3, r3, #16
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00a      	beq.n	800858e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	430a      	orrs	r2, r1
 800858c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008592:	f003 0320 	and.w	r3, r3, #32
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00a      	beq.n	80085b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	430a      	orrs	r2, r1
 80085ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d01a      	beq.n	80085f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	430a      	orrs	r2, r1
 80085d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085da:	d10a      	bne.n	80085f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	430a      	orrs	r2, r1
 80085f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00a      	beq.n	8008614 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	430a      	orrs	r2, r1
 8008612:	605a      	str	r2, [r3, #4]
  }
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af02      	add	r7, sp, #8
 8008626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800862e:	f7fa f92f 	bl	8002890 <HAL_GetTick>
 8008632:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0308 	and.w	r3, r3, #8
 800863e:	2b08      	cmp	r3, #8
 8008640:	d10e      	bne.n	8008660 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008642:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f82a 	bl	80086aa <UART_WaitOnFlagUntilTimeout>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e020      	b.n	80086a2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0304 	and.w	r3, r3, #4
 800866a:	2b04      	cmp	r3, #4
 800866c:	d10e      	bne.n	800868c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800866e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 f814 	bl	80086aa <UART_WaitOnFlagUntilTimeout>
 8008682:	4603      	mov	r3, r0
 8008684:	2b00      	cmp	r3, #0
 8008686:	d001      	beq.n	800868c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e00a      	b.n	80086a2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2220      	movs	r2, #32
 8008690:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2220      	movs	r2, #32
 8008696:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b084      	sub	sp, #16
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	60f8      	str	r0, [r7, #12]
 80086b2:	60b9      	str	r1, [r7, #8]
 80086b4:	603b      	str	r3, [r7, #0]
 80086b6:	4613      	mov	r3, r2
 80086b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086ba:	e05d      	b.n	8008778 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c2:	d059      	beq.n	8008778 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086c4:	f7fa f8e4 	bl	8002890 <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	69ba      	ldr	r2, [r7, #24]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d302      	bcc.n	80086da <UART_WaitOnFlagUntilTimeout+0x30>
 80086d4:	69bb      	ldr	r3, [r7, #24]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d11b      	bne.n	8008712 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80086e8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	689a      	ldr	r2, [r3, #8]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f022 0201 	bic.w	r2, r2, #1
 80086f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2220      	movs	r2, #32
 80086fe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2220      	movs	r2, #32
 8008704:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800870e:	2303      	movs	r3, #3
 8008710:	e042      	b.n	8008798 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 0304 	and.w	r3, r3, #4
 800871c:	2b00      	cmp	r3, #0
 800871e:	d02b      	beq.n	8008778 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	69db      	ldr	r3, [r3, #28]
 8008726:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800872a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800872e:	d123      	bne.n	8008778 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008738:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008748:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	689a      	ldr	r2, [r3, #8]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 0201 	bic.w	r2, r2, #1
 8008758:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2220      	movs	r2, #32
 800875e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2220      	movs	r2, #32
 8008764:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2220      	movs	r2, #32
 800876a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2200      	movs	r2, #0
 8008770:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8008774:	2303      	movs	r3, #3
 8008776:	e00f      	b.n	8008798 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	69da      	ldr	r2, [r3, #28]
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	4013      	ands	r3, r2
 8008782:	68ba      	ldr	r2, [r7, #8]
 8008784:	429a      	cmp	r2, r3
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	461a      	mov	r2, r3
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	429a      	cmp	r2, r3
 8008794:	d092      	beq.n	80086bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008796:	2300      	movs	r3, #0
}
 8008798:	4618      	mov	r0, r3
 800879a:	3710      	adds	r7, #16
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80087b6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2220      	movs	r2, #32
 80087bc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80087be:	bf00      	nop
 80087c0:	370c      	adds	r7, #12
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr

080087ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087ca:	b480      	push	{r7}
 80087cc:	b083      	sub	sp, #12
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80087e0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	689a      	ldr	r2, [r3, #8]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f022 0201 	bic.w	r2, r2, #1
 80087f0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2220      	movs	r2, #32
 80087f6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	661a      	str	r2, [r3, #96]	; 0x60
}
 80087fe:	bf00      	nop
 8008800:	370c      	adds	r7, #12
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr

0800880a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b084      	sub	sp, #16
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008816:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b00      	cmp	r3, #0
 8008824:	d11e      	bne.n	8008864 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800883c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	689a      	ldr	r2, [r3, #8]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f022 0201 	bic.w	r2, r2, #1
 800884c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	689a      	ldr	r2, [r3, #8]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800885c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2220      	movs	r2, #32
 8008862:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f7f8 fe13 	bl	8001490 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800886a:	bf00      	nop
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}

08008872 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008872:	b580      	push	{r7, lr}
 8008874:	b084      	sub	sp, #16
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800887e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f7ff fb5d 	bl	8007f40 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008886:	bf00      	nop
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b086      	sub	sp, #24
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800889a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088a0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088a6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088b2:	2b80      	cmp	r3, #128	; 0x80
 80088b4:	d109      	bne.n	80088ca <UART_DMAError+0x3c>
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	2b21      	cmp	r3, #33	; 0x21
 80088ba:	d106      	bne.n	80088ca <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	2200      	movs	r2, #0
 80088c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80088c4:	6978      	ldr	r0, [r7, #20]
 80088c6:	f7ff ff6b 	bl	80087a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d4:	2b40      	cmp	r3, #64	; 0x40
 80088d6:	d109      	bne.n	80088ec <UART_DMAError+0x5e>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2b22      	cmp	r3, #34	; 0x22
 80088dc:	d106      	bne.n	80088ec <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80088e6:	6978      	ldr	r0, [r7, #20]
 80088e8:	f7ff ff6f 	bl	80087ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088f0:	f043 0210 	orr.w	r2, r3, #16
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088f8:	6978      	ldr	r0, [r7, #20]
 80088fa:	f7ff fb2b 	bl	8007f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088fe:	bf00      	nop
 8008900:	3718      	adds	r7, #24
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008912:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f7ff fb15 	bl	8007f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800892a:	bf00      	nop
 800892c:	3710      	adds	r7, #16
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}

08008932 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008932:	b580      	push	{r7, lr}
 8008934:	b082      	sub	sp, #8
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008948:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2220      	movs	r2, #32
 800894e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f7ff fae8 	bl	8007f2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800895c:	bf00      	nop
 800895e:	3708      	adds	r7, #8
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <ctime>:
 8008978:	b508      	push	{r3, lr}
 800897a:	f000 f82f 	bl	80089dc <localtime>
 800897e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008982:	f002 bd8d 	b.w	800b4a0 <asctime>
	...

08008988 <__errno>:
 8008988:	4b01      	ldr	r3, [pc, #4]	; (8008990 <__errno+0x8>)
 800898a:	6818      	ldr	r0, [r3, #0]
 800898c:	4770      	bx	lr
 800898e:	bf00      	nop
 8008990:	20000014 	.word	0x20000014

08008994 <__libc_init_array>:
 8008994:	b570      	push	{r4, r5, r6, lr}
 8008996:	4d0d      	ldr	r5, [pc, #52]	; (80089cc <__libc_init_array+0x38>)
 8008998:	4c0d      	ldr	r4, [pc, #52]	; (80089d0 <__libc_init_array+0x3c>)
 800899a:	1b64      	subs	r4, r4, r5
 800899c:	10a4      	asrs	r4, r4, #2
 800899e:	2600      	movs	r6, #0
 80089a0:	42a6      	cmp	r6, r4
 80089a2:	d109      	bne.n	80089b8 <__libc_init_array+0x24>
 80089a4:	4d0b      	ldr	r5, [pc, #44]	; (80089d4 <__libc_init_array+0x40>)
 80089a6:	4c0c      	ldr	r4, [pc, #48]	; (80089d8 <__libc_init_array+0x44>)
 80089a8:	f006 f88c 	bl	800eac4 <_init>
 80089ac:	1b64      	subs	r4, r4, r5
 80089ae:	10a4      	asrs	r4, r4, #2
 80089b0:	2600      	movs	r6, #0
 80089b2:	42a6      	cmp	r6, r4
 80089b4:	d105      	bne.n	80089c2 <__libc_init_array+0x2e>
 80089b6:	bd70      	pop	{r4, r5, r6, pc}
 80089b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80089bc:	4798      	blx	r3
 80089be:	3601      	adds	r6, #1
 80089c0:	e7ee      	b.n	80089a0 <__libc_init_array+0xc>
 80089c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80089c6:	4798      	blx	r3
 80089c8:	3601      	adds	r6, #1
 80089ca:	e7f2      	b.n	80089b2 <__libc_init_array+0x1e>
 80089cc:	0800f238 	.word	0x0800f238
 80089d0:	0800f238 	.word	0x0800f238
 80089d4:	0800f238 	.word	0x0800f238
 80089d8:	0800f23c 	.word	0x0800f23c

080089dc <localtime>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4b0b      	ldr	r3, [pc, #44]	; (8008a0c <localtime+0x30>)
 80089e0:	681d      	ldr	r5, [r3, #0]
 80089e2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80089e4:	4604      	mov	r4, r0
 80089e6:	b953      	cbnz	r3, 80089fe <localtime+0x22>
 80089e8:	2024      	movs	r0, #36	; 0x24
 80089ea:	f000 f909 	bl	8008c00 <malloc>
 80089ee:	4602      	mov	r2, r0
 80089f0:	63e8      	str	r0, [r5, #60]	; 0x3c
 80089f2:	b920      	cbnz	r0, 80089fe <localtime+0x22>
 80089f4:	4b06      	ldr	r3, [pc, #24]	; (8008a10 <localtime+0x34>)
 80089f6:	4807      	ldr	r0, [pc, #28]	; (8008a14 <localtime+0x38>)
 80089f8:	2132      	movs	r1, #50	; 0x32
 80089fa:	f002 fd99 	bl	800b530 <__assert_func>
 80089fe:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8008a00:	4620      	mov	r0, r4
 8008a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a06:	f000 b807 	b.w	8008a18 <localtime_r>
 8008a0a:	bf00      	nop
 8008a0c:	20000014 	.word	0x20000014
 8008a10:	0800eb6c 	.word	0x0800eb6c
 8008a14:	0800eb83 	.word	0x0800eb83

08008a18 <localtime_r>:
 8008a18:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008a1c:	4680      	mov	r8, r0
 8008a1e:	9101      	str	r1, [sp, #4]
 8008a20:	f004 f9b0 	bl	800cd84 <__gettzinfo>
 8008a24:	9901      	ldr	r1, [sp, #4]
 8008a26:	4605      	mov	r5, r0
 8008a28:	4640      	mov	r0, r8
 8008a2a:	f004 f9af 	bl	800cd8c <gmtime_r>
 8008a2e:	6943      	ldr	r3, [r0, #20]
 8008a30:	0799      	lsls	r1, r3, #30
 8008a32:	4604      	mov	r4, r0
 8008a34:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8008a38:	d105      	bne.n	8008a46 <localtime_r+0x2e>
 8008a3a:	2264      	movs	r2, #100	; 0x64
 8008a3c:	fb97 f3f2 	sdiv	r3, r7, r2
 8008a40:	fb02 7313 	mls	r3, r2, r3, r7
 8008a44:	bb73      	cbnz	r3, 8008aa4 <localtime_r+0x8c>
 8008a46:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8008a4a:	fb97 f6f3 	sdiv	r6, r7, r3
 8008a4e:	fb03 7616 	mls	r6, r3, r6, r7
 8008a52:	fab6 f386 	clz	r3, r6
 8008a56:	095b      	lsrs	r3, r3, #5
 8008a58:	4e67      	ldr	r6, [pc, #412]	; (8008bf8 <localtime_r+0x1e0>)
 8008a5a:	2230      	movs	r2, #48	; 0x30
 8008a5c:	fb02 6603 	mla	r6, r2, r3, r6
 8008a60:	f002 facc 	bl	800affc <__tz_lock>
 8008a64:	f002 fad6 	bl	800b014 <_tzset_unlocked>
 8008a68:	4b64      	ldr	r3, [pc, #400]	; (8008bfc <localtime_r+0x1e4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	b34b      	cbz	r3, 8008ac2 <localtime_r+0xaa>
 8008a6e:	686b      	ldr	r3, [r5, #4]
 8008a70:	42bb      	cmp	r3, r7
 8008a72:	d119      	bne.n	8008aa8 <localtime_r+0x90>
 8008a74:	682f      	ldr	r7, [r5, #0]
 8008a76:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a7a:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8008a7e:	b9df      	cbnz	r7, 8008ab8 <localtime_r+0xa0>
 8008a80:	4282      	cmp	r2, r0
 8008a82:	eb73 0101 	sbcs.w	r1, r3, r1
 8008a86:	da23      	bge.n	8008ad0 <localtime_r+0xb8>
 8008a88:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8008a8c:	4282      	cmp	r2, r0
 8008a8e:	eb73 0701 	sbcs.w	r7, r3, r1
 8008a92:	bfb4      	ite	lt
 8008a94:	2701      	movlt	r7, #1
 8008a96:	2700      	movge	r7, #0
 8008a98:	4282      	cmp	r2, r0
 8008a9a:	418b      	sbcs	r3, r1
 8008a9c:	6227      	str	r7, [r4, #32]
 8008a9e:	db19      	blt.n	8008ad4 <localtime_r+0xbc>
 8008aa0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008aa2:	e018      	b.n	8008ad6 <localtime_r+0xbe>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e7d7      	b.n	8008a58 <localtime_r+0x40>
 8008aa8:	4638      	mov	r0, r7
 8008aaa:	f002 f9fd 	bl	800aea8 <__tzcalc_limits>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d1e0      	bne.n	8008a74 <localtime_r+0x5c>
 8008ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab6:	e004      	b.n	8008ac2 <localtime_r+0xaa>
 8008ab8:	4282      	cmp	r2, r0
 8008aba:	eb73 0101 	sbcs.w	r1, r3, r1
 8008abe:	da02      	bge.n	8008ac6 <localtime_r+0xae>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	6223      	str	r3, [r4, #32]
 8008ac4:	e7ec      	b.n	8008aa0 <localtime_r+0x88>
 8008ac6:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8008aca:	4282      	cmp	r2, r0
 8008acc:	418b      	sbcs	r3, r1
 8008ace:	daf7      	bge.n	8008ac0 <localtime_r+0xa8>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	6223      	str	r3, [r4, #32]
 8008ad4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8008ad6:	6861      	ldr	r1, [r4, #4]
 8008ad8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8008adc:	203c      	movs	r0, #60	; 0x3c
 8008ade:	fb93 f5f2 	sdiv	r5, r3, r2
 8008ae2:	fb02 3315 	mls	r3, r2, r5, r3
 8008ae6:	fb93 f2f0 	sdiv	r2, r3, r0
 8008aea:	fb00 3012 	mls	r0, r0, r2, r3
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	1a89      	subs	r1, r1, r2
 8008af2:	68a2      	ldr	r2, [r4, #8]
 8008af4:	6061      	str	r1, [r4, #4]
 8008af6:	1a1b      	subs	r3, r3, r0
 8008af8:	1b52      	subs	r2, r2, r5
 8008afa:	2b3b      	cmp	r3, #59	; 0x3b
 8008afc:	6023      	str	r3, [r4, #0]
 8008afe:	60a2      	str	r2, [r4, #8]
 8008b00:	dd35      	ble.n	8008b6e <localtime_r+0x156>
 8008b02:	3101      	adds	r1, #1
 8008b04:	6061      	str	r1, [r4, #4]
 8008b06:	3b3c      	subs	r3, #60	; 0x3c
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	6863      	ldr	r3, [r4, #4]
 8008b0c:	2b3b      	cmp	r3, #59	; 0x3b
 8008b0e:	dd34      	ble.n	8008b7a <localtime_r+0x162>
 8008b10:	3201      	adds	r2, #1
 8008b12:	60a2      	str	r2, [r4, #8]
 8008b14:	3b3c      	subs	r3, #60	; 0x3c
 8008b16:	6063      	str	r3, [r4, #4]
 8008b18:	68a3      	ldr	r3, [r4, #8]
 8008b1a:	2b17      	cmp	r3, #23
 8008b1c:	dd33      	ble.n	8008b86 <localtime_r+0x16e>
 8008b1e:	69e2      	ldr	r2, [r4, #28]
 8008b20:	3201      	adds	r2, #1
 8008b22:	61e2      	str	r2, [r4, #28]
 8008b24:	69a2      	ldr	r2, [r4, #24]
 8008b26:	3201      	adds	r2, #1
 8008b28:	2a06      	cmp	r2, #6
 8008b2a:	bfc8      	it	gt
 8008b2c:	2200      	movgt	r2, #0
 8008b2e:	61a2      	str	r2, [r4, #24]
 8008b30:	68e2      	ldr	r2, [r4, #12]
 8008b32:	3b18      	subs	r3, #24
 8008b34:	3201      	adds	r2, #1
 8008b36:	60a3      	str	r3, [r4, #8]
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	60e2      	str	r2, [r4, #12]
 8008b3c:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8008b40:	428a      	cmp	r2, r1
 8008b42:	dd0e      	ble.n	8008b62 <localtime_r+0x14a>
 8008b44:	2b0b      	cmp	r3, #11
 8008b46:	eba2 0201 	sub.w	r2, r2, r1
 8008b4a:	60e2      	str	r2, [r4, #12]
 8008b4c:	f103 0201 	add.w	r2, r3, #1
 8008b50:	bf09      	itett	eq
 8008b52:	6963      	ldreq	r3, [r4, #20]
 8008b54:	6122      	strne	r2, [r4, #16]
 8008b56:	2200      	moveq	r2, #0
 8008b58:	3301      	addeq	r3, #1
 8008b5a:	bf02      	ittt	eq
 8008b5c:	6122      	streq	r2, [r4, #16]
 8008b5e:	6163      	streq	r3, [r4, #20]
 8008b60:	61e2      	streq	r2, [r4, #28]
 8008b62:	f002 fa51 	bl	800b008 <__tz_unlock>
 8008b66:	4620      	mov	r0, r4
 8008b68:	b002      	add	sp, #8
 8008b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	dacb      	bge.n	8008b0a <localtime_r+0xf2>
 8008b72:	3901      	subs	r1, #1
 8008b74:	6061      	str	r1, [r4, #4]
 8008b76:	333c      	adds	r3, #60	; 0x3c
 8008b78:	e7c6      	b.n	8008b08 <localtime_r+0xf0>
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	dacc      	bge.n	8008b18 <localtime_r+0x100>
 8008b7e:	3a01      	subs	r2, #1
 8008b80:	60a2      	str	r2, [r4, #8]
 8008b82:	333c      	adds	r3, #60	; 0x3c
 8008b84:	e7c7      	b.n	8008b16 <localtime_r+0xfe>
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	daeb      	bge.n	8008b62 <localtime_r+0x14a>
 8008b8a:	69e2      	ldr	r2, [r4, #28]
 8008b8c:	3a01      	subs	r2, #1
 8008b8e:	61e2      	str	r2, [r4, #28]
 8008b90:	69a2      	ldr	r2, [r4, #24]
 8008b92:	3a01      	subs	r2, #1
 8008b94:	bf48      	it	mi
 8008b96:	2206      	movmi	r2, #6
 8008b98:	61a2      	str	r2, [r4, #24]
 8008b9a:	68e2      	ldr	r2, [r4, #12]
 8008b9c:	3318      	adds	r3, #24
 8008b9e:	3a01      	subs	r2, #1
 8008ba0:	60e2      	str	r2, [r4, #12]
 8008ba2:	60a3      	str	r3, [r4, #8]
 8008ba4:	2a00      	cmp	r2, #0
 8008ba6:	d1dc      	bne.n	8008b62 <localtime_r+0x14a>
 8008ba8:	6923      	ldr	r3, [r4, #16]
 8008baa:	3b01      	subs	r3, #1
 8008bac:	d405      	bmi.n	8008bba <localtime_r+0x1a2>
 8008bae:	6123      	str	r3, [r4, #16]
 8008bb0:	6923      	ldr	r3, [r4, #16]
 8008bb2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8008bb6:	60e3      	str	r3, [r4, #12]
 8008bb8:	e7d3      	b.n	8008b62 <localtime_r+0x14a>
 8008bba:	230b      	movs	r3, #11
 8008bbc:	6123      	str	r3, [r4, #16]
 8008bbe:	6963      	ldr	r3, [r4, #20]
 8008bc0:	1e5a      	subs	r2, r3, #1
 8008bc2:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8008bc6:	6162      	str	r2, [r4, #20]
 8008bc8:	079a      	lsls	r2, r3, #30
 8008bca:	d105      	bne.n	8008bd8 <localtime_r+0x1c0>
 8008bcc:	2164      	movs	r1, #100	; 0x64
 8008bce:	fb93 f2f1 	sdiv	r2, r3, r1
 8008bd2:	fb01 3212 	mls	r2, r1, r2, r3
 8008bd6:	b962      	cbnz	r2, 8008bf2 <localtime_r+0x1da>
 8008bd8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008bdc:	fb93 f1f2 	sdiv	r1, r3, r2
 8008be0:	fb02 3311 	mls	r3, r2, r1, r3
 8008be4:	fab3 f383 	clz	r3, r3
 8008be8:	095b      	lsrs	r3, r3, #5
 8008bea:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8008bee:	61e3      	str	r3, [r4, #28]
 8008bf0:	e7de      	b.n	8008bb0 <localtime_r+0x198>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e7f9      	b.n	8008bea <localtime_r+0x1d2>
 8008bf6:	bf00      	nop
 8008bf8:	0800ec40 	.word	0x0800ec40
 8008bfc:	20000510 	.word	0x20000510

08008c00 <malloc>:
 8008c00:	4b02      	ldr	r3, [pc, #8]	; (8008c0c <malloc+0xc>)
 8008c02:	4601      	mov	r1, r0
 8008c04:	6818      	ldr	r0, [r3, #0]
 8008c06:	f000 baf1 	b.w	80091ec <_malloc_r>
 8008c0a:	bf00      	nop
 8008c0c:	20000014 	.word	0x20000014

08008c10 <free>:
 8008c10:	4b02      	ldr	r3, [pc, #8]	; (8008c1c <free+0xc>)
 8008c12:	4601      	mov	r1, r0
 8008c14:	6818      	ldr	r0, [r3, #0]
 8008c16:	f000 ba7d 	b.w	8009114 <_free_r>
 8008c1a:	bf00      	nop
 8008c1c:	20000014 	.word	0x20000014

08008c20 <memset>:
 8008c20:	4402      	add	r2, r0
 8008c22:	4603      	mov	r3, r0
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d100      	bne.n	8008c2a <memset+0xa>
 8008c28:	4770      	bx	lr
 8008c2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c2e:	e7f9      	b.n	8008c24 <memset+0x4>

08008c30 <validate_structure>:
 8008c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c32:	6801      	ldr	r1, [r0, #0]
 8008c34:	293b      	cmp	r1, #59	; 0x3b
 8008c36:	4604      	mov	r4, r0
 8008c38:	d911      	bls.n	8008c5e <validate_structure+0x2e>
 8008c3a:	223c      	movs	r2, #60	; 0x3c
 8008c3c:	4668      	mov	r0, sp
 8008c3e:	f002 fc95 	bl	800b56c <div>
 8008c42:	9a01      	ldr	r2, [sp, #4]
 8008c44:	6863      	ldr	r3, [r4, #4]
 8008c46:	9900      	ldr	r1, [sp, #0]
 8008c48:	2a00      	cmp	r2, #0
 8008c4a:	440b      	add	r3, r1
 8008c4c:	6063      	str	r3, [r4, #4]
 8008c4e:	bfbb      	ittet	lt
 8008c50:	323c      	addlt	r2, #60	; 0x3c
 8008c52:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008c56:	6022      	strge	r2, [r4, #0]
 8008c58:	6022      	strlt	r2, [r4, #0]
 8008c5a:	bfb8      	it	lt
 8008c5c:	6063      	strlt	r3, [r4, #4]
 8008c5e:	6861      	ldr	r1, [r4, #4]
 8008c60:	293b      	cmp	r1, #59	; 0x3b
 8008c62:	d911      	bls.n	8008c88 <validate_structure+0x58>
 8008c64:	223c      	movs	r2, #60	; 0x3c
 8008c66:	4668      	mov	r0, sp
 8008c68:	f002 fc80 	bl	800b56c <div>
 8008c6c:	9a01      	ldr	r2, [sp, #4]
 8008c6e:	68a3      	ldr	r3, [r4, #8]
 8008c70:	9900      	ldr	r1, [sp, #0]
 8008c72:	2a00      	cmp	r2, #0
 8008c74:	440b      	add	r3, r1
 8008c76:	60a3      	str	r3, [r4, #8]
 8008c78:	bfbb      	ittet	lt
 8008c7a:	323c      	addlt	r2, #60	; 0x3c
 8008c7c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008c80:	6062      	strge	r2, [r4, #4]
 8008c82:	6062      	strlt	r2, [r4, #4]
 8008c84:	bfb8      	it	lt
 8008c86:	60a3      	strlt	r3, [r4, #8]
 8008c88:	68a1      	ldr	r1, [r4, #8]
 8008c8a:	2917      	cmp	r1, #23
 8008c8c:	d911      	bls.n	8008cb2 <validate_structure+0x82>
 8008c8e:	2218      	movs	r2, #24
 8008c90:	4668      	mov	r0, sp
 8008c92:	f002 fc6b 	bl	800b56c <div>
 8008c96:	9a01      	ldr	r2, [sp, #4]
 8008c98:	68e3      	ldr	r3, [r4, #12]
 8008c9a:	9900      	ldr	r1, [sp, #0]
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	440b      	add	r3, r1
 8008ca0:	60e3      	str	r3, [r4, #12]
 8008ca2:	bfbb      	ittet	lt
 8008ca4:	3218      	addlt	r2, #24
 8008ca6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008caa:	60a2      	strge	r2, [r4, #8]
 8008cac:	60a2      	strlt	r2, [r4, #8]
 8008cae:	bfb8      	it	lt
 8008cb0:	60e3      	strlt	r3, [r4, #12]
 8008cb2:	6921      	ldr	r1, [r4, #16]
 8008cb4:	290b      	cmp	r1, #11
 8008cb6:	d911      	bls.n	8008cdc <validate_structure+0xac>
 8008cb8:	220c      	movs	r2, #12
 8008cba:	4668      	mov	r0, sp
 8008cbc:	f002 fc56 	bl	800b56c <div>
 8008cc0:	9a01      	ldr	r2, [sp, #4]
 8008cc2:	6963      	ldr	r3, [r4, #20]
 8008cc4:	9900      	ldr	r1, [sp, #0]
 8008cc6:	2a00      	cmp	r2, #0
 8008cc8:	440b      	add	r3, r1
 8008cca:	6163      	str	r3, [r4, #20]
 8008ccc:	bfbb      	ittet	lt
 8008cce:	320c      	addlt	r2, #12
 8008cd0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008cd4:	6122      	strge	r2, [r4, #16]
 8008cd6:	6122      	strlt	r2, [r4, #16]
 8008cd8:	bfb8      	it	lt
 8008cda:	6163      	strlt	r3, [r4, #20]
 8008cdc:	6963      	ldr	r3, [r4, #20]
 8008cde:	0798      	lsls	r0, r3, #30
 8008ce0:	d120      	bne.n	8008d24 <validate_structure+0xf4>
 8008ce2:	2164      	movs	r1, #100	; 0x64
 8008ce4:	fb93 f2f1 	sdiv	r2, r3, r1
 8008ce8:	fb01 3212 	mls	r2, r1, r2, r3
 8008cec:	b9e2      	cbnz	r2, 8008d28 <validate_structure+0xf8>
 8008cee:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8008cf2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008cf6:	fb93 f1f2 	sdiv	r1, r3, r2
 8008cfa:	fb02 3311 	mls	r3, r2, r1, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	bf14      	ite	ne
 8008d02:	231c      	movne	r3, #28
 8008d04:	231d      	moveq	r3, #29
 8008d06:	68e2      	ldr	r2, [r4, #12]
 8008d08:	2a00      	cmp	r2, #0
 8008d0a:	dc0f      	bgt.n	8008d2c <validate_structure+0xfc>
 8008d0c:	4f33      	ldr	r7, [pc, #204]	; (8008ddc <validate_structure+0x1ac>)
 8008d0e:	260b      	movs	r6, #11
 8008d10:	2064      	movs	r0, #100	; 0x64
 8008d12:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8008d16:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8008d1a:	f1bc 0f00 	cmp.w	ip, #0
 8008d1e:	dd31      	ble.n	8008d84 <validate_structure+0x154>
 8008d20:	b003      	add	sp, #12
 8008d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d24:	231c      	movs	r3, #28
 8008d26:	e7ee      	b.n	8008d06 <validate_structure+0xd6>
 8008d28:	231d      	movs	r3, #29
 8008d2a:	e7ec      	b.n	8008d06 <validate_structure+0xd6>
 8008d2c:	4e2b      	ldr	r6, [pc, #172]	; (8008ddc <validate_structure+0x1ac>)
 8008d2e:	2700      	movs	r7, #0
 8008d30:	2064      	movs	r0, #100	; 0x64
 8008d32:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8008d36:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8008d3a:	2a01      	cmp	r2, #1
 8008d3c:	bf14      	ite	ne
 8008d3e:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 8008d42:	469c      	moveq	ip, r3
 8008d44:	4561      	cmp	r1, ip
 8008d46:	ddeb      	ble.n	8008d20 <validate_structure+0xf0>
 8008d48:	3201      	adds	r2, #1
 8008d4a:	eba1 010c 	sub.w	r1, r1, ip
 8008d4e:	2a0c      	cmp	r2, #12
 8008d50:	60e1      	str	r1, [r4, #12]
 8008d52:	6122      	str	r2, [r4, #16]
 8008d54:	d1ef      	bne.n	8008d36 <validate_structure+0x106>
 8008d56:	6963      	ldr	r3, [r4, #20]
 8008d58:	1c5a      	adds	r2, r3, #1
 8008d5a:	0791      	lsls	r1, r2, #30
 8008d5c:	e9c4 7204 	strd	r7, r2, [r4, #16]
 8008d60:	d137      	bne.n	8008dd2 <validate_structure+0x1a2>
 8008d62:	fb92 f1f0 	sdiv	r1, r2, r0
 8008d66:	fb00 2211 	mls	r2, r0, r1, r2
 8008d6a:	2a00      	cmp	r2, #0
 8008d6c:	d133      	bne.n	8008dd6 <validate_structure+0x1a6>
 8008d6e:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8008d72:	fb93 f2f5 	sdiv	r2, r3, r5
 8008d76:	fb05 3312 	mls	r3, r5, r2, r3
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	bf14      	ite	ne
 8008d7e:	231c      	movne	r3, #28
 8008d80:	231d      	moveq	r3, #29
 8008d82:	e7d8      	b.n	8008d36 <validate_structure+0x106>
 8008d84:	6921      	ldr	r1, [r4, #16]
 8008d86:	3901      	subs	r1, #1
 8008d88:	6121      	str	r1, [r4, #16]
 8008d8a:	3101      	adds	r1, #1
 8008d8c:	d114      	bne.n	8008db8 <validate_structure+0x188>
 8008d8e:	6963      	ldr	r3, [r4, #20]
 8008d90:	1e5a      	subs	r2, r3, #1
 8008d92:	0791      	lsls	r1, r2, #30
 8008d94:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8008d98:	d117      	bne.n	8008dca <validate_structure+0x19a>
 8008d9a:	fb92 f1f0 	sdiv	r1, r2, r0
 8008d9e:	fb00 2211 	mls	r2, r0, r1, r2
 8008da2:	b9a2      	cbnz	r2, 8008dce <validate_structure+0x19e>
 8008da4:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8008da8:	fb93 f2f5 	sdiv	r2, r3, r5
 8008dac:	fb05 3312 	mls	r3, r5, r2, r3
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	bf14      	ite	ne
 8008db4:	231c      	movne	r3, #28
 8008db6:	231d      	moveq	r3, #29
 8008db8:	6922      	ldr	r2, [r4, #16]
 8008dba:	2a01      	cmp	r2, #1
 8008dbc:	bf14      	ite	ne
 8008dbe:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8008dc2:	461a      	moveq	r2, r3
 8008dc4:	4462      	add	r2, ip
 8008dc6:	60e2      	str	r2, [r4, #12]
 8008dc8:	e7a5      	b.n	8008d16 <validate_structure+0xe6>
 8008dca:	231c      	movs	r3, #28
 8008dcc:	e7f4      	b.n	8008db8 <validate_structure+0x188>
 8008dce:	231d      	movs	r3, #29
 8008dd0:	e7f2      	b.n	8008db8 <validate_structure+0x188>
 8008dd2:	231c      	movs	r3, #28
 8008dd4:	e7af      	b.n	8008d36 <validate_structure+0x106>
 8008dd6:	231d      	movs	r3, #29
 8008dd8:	e7ad      	b.n	8008d36 <validate_structure+0x106>
 8008dda:	bf00      	nop
 8008ddc:	0800ebe0 	.word	0x0800ebe0

08008de0 <mktime>:
 8008de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de4:	b085      	sub	sp, #20
 8008de6:	4607      	mov	r7, r0
 8008de8:	f003 ffcc 	bl	800cd84 <__gettzinfo>
 8008dec:	4681      	mov	r9, r0
 8008dee:	4638      	mov	r0, r7
 8008df0:	f7ff ff1e 	bl	8008c30 <validate_structure>
 8008df4:	e9d7 4000 	ldrd	r4, r0, [r7]
 8008df8:	233c      	movs	r3, #60	; 0x3c
 8008dfa:	fb03 4400 	mla	r4, r3, r0, r4
 8008dfe:	68b8      	ldr	r0, [r7, #8]
 8008e00:	4abc      	ldr	r2, [pc, #752]	; (80090f4 <mktime+0x314>)
 8008e02:	697e      	ldr	r6, [r7, #20]
 8008e04:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008e08:	fb03 4400 	mla	r4, r3, r0, r4
 8008e0c:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 8008e10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008e14:	3d01      	subs	r5, #1
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	4415      	add	r5, r2
 8008e1a:	dd11      	ble.n	8008e40 <mktime+0x60>
 8008e1c:	07b1      	lsls	r1, r6, #30
 8008e1e:	d10f      	bne.n	8008e40 <mktime+0x60>
 8008e20:	2264      	movs	r2, #100	; 0x64
 8008e22:	fb96 f3f2 	sdiv	r3, r6, r2
 8008e26:	fb02 6313 	mls	r3, r2, r3, r6
 8008e2a:	b943      	cbnz	r3, 8008e3e <mktime+0x5e>
 8008e2c:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8008e30:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008e34:	fb93 f1f2 	sdiv	r1, r3, r2
 8008e38:	fb02 3311 	mls	r3, r2, r1, r3
 8008e3c:	b903      	cbnz	r3, 8008e40 <mktime+0x60>
 8008e3e:	3501      	adds	r5, #1
 8008e40:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8008e44:	3310      	adds	r3, #16
 8008e46:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	61fd      	str	r5, [r7, #28]
 8008e4e:	f200 815d 	bhi.w	800910c <mktime+0x32c>
 8008e52:	2e46      	cmp	r6, #70	; 0x46
 8008e54:	dd71      	ble.n	8008f3a <mktime+0x15a>
 8008e56:	2346      	movs	r3, #70	; 0x46
 8008e58:	f240 1c6d 	movw	ip, #365	; 0x16d
 8008e5c:	2164      	movs	r1, #100	; 0x64
 8008e5e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8008e62:	079a      	lsls	r2, r3, #30
 8008e64:	d163      	bne.n	8008f2e <mktime+0x14e>
 8008e66:	fb93 f2f1 	sdiv	r2, r3, r1
 8008e6a:	fb01 3212 	mls	r2, r1, r2, r3
 8008e6e:	2a00      	cmp	r2, #0
 8008e70:	d160      	bne.n	8008f34 <mktime+0x154>
 8008e72:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8008e76:	fb92 fef0 	sdiv	lr, r2, r0
 8008e7a:	fb00 221e 	mls	r2, r0, lr, r2
 8008e7e:	2a00      	cmp	r2, #0
 8008e80:	bf14      	ite	ne
 8008e82:	4662      	movne	r2, ip
 8008e84:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8008e88:	3301      	adds	r3, #1
 8008e8a:	429e      	cmp	r6, r3
 8008e8c:	4415      	add	r5, r2
 8008e8e:	d1e8      	bne.n	8008e62 <mktime+0x82>
 8008e90:	4b99      	ldr	r3, [pc, #612]	; (80090f8 <mktime+0x318>)
 8008e92:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8008e96:	fbc5 4803 	smlal	r4, r8, r5, r3
 8008e9a:	f002 f8af 	bl	800affc <__tz_lock>
 8008e9e:	f002 f8b9 	bl	800b014 <_tzset_unlocked>
 8008ea2:	4b96      	ldr	r3, [pc, #600]	; (80090fc <mktime+0x31c>)
 8008ea4:	f8d3 b000 	ldr.w	fp, [r3]
 8008ea8:	f1bb 0f00 	cmp.w	fp, #0
 8008eac:	d039      	beq.n	8008f22 <mktime+0x142>
 8008eae:	f8d7 b020 	ldr.w	fp, [r7, #32]
 8008eb2:	6978      	ldr	r0, [r7, #20]
 8008eb4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008eb8:	f1bb 0f01 	cmp.w	fp, #1
 8008ebc:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8008ec0:	46da      	mov	sl, fp
 8008ec2:	bfa8      	it	ge
 8008ec4:	f04f 0a01 	movge.w	sl, #1
 8008ec8:	4283      	cmp	r3, r0
 8008eca:	d178      	bne.n	8008fbe <mktime+0x1de>
 8008ecc:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 8008ed0:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8008ed4:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 8008ed8:	1a5b      	subs	r3, r3, r1
 8008eda:	9302      	str	r3, [sp, #8]
 8008edc:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 8008ee0:	9303      	str	r3, [sp, #12]
 8008ee2:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 8008ee6:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8008eea:	9301      	str	r3, [sp, #4]
 8008eec:	ebb3 0c02 	subs.w	ip, r3, r2
 8008ef0:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 8008ef4:	4564      	cmp	r4, ip
 8008ef6:	eb78 0300 	sbcs.w	r3, r8, r0
 8008efa:	da66      	bge.n	8008fca <mktime+0x1ea>
 8008efc:	f8d9 3000 	ldr.w	r3, [r9]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d06f      	beq.n	8008fe4 <mktime+0x204>
 8008f04:	9b02      	ldr	r3, [sp, #8]
 8008f06:	429c      	cmp	r4, r3
 8008f08:	9b03      	ldr	r3, [sp, #12]
 8008f0a:	eb78 0303 	sbcs.w	r3, r8, r3
 8008f0e:	db03      	blt.n	8008f18 <mktime+0x138>
 8008f10:	4564      	cmp	r4, ip
 8008f12:	eb78 0300 	sbcs.w	r3, r8, r0
 8008f16:	db6b      	blt.n	8008ff0 <mktime+0x210>
 8008f18:	f1bb 0f00 	cmp.w	fp, #0
 8008f1c:	f04f 0b00 	mov.w	fp, #0
 8008f20:	da6b      	bge.n	8008ffa <mktime+0x21a>
 8008f22:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 8008f26:	190c      	adds	r4, r1, r4
 8008f28:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8008f2c:	e0a9      	b.n	8009082 <mktime+0x2a2>
 8008f2e:	f240 126d 	movw	r2, #365	; 0x16d
 8008f32:	e7a9      	b.n	8008e88 <mktime+0xa8>
 8008f34:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8008f38:	e7a6      	b.n	8008e88 <mktime+0xa8>
 8008f3a:	d0a9      	beq.n	8008e90 <mktime+0xb0>
 8008f3c:	2345      	movs	r3, #69	; 0x45
 8008f3e:	f240 1c6d 	movw	ip, #365	; 0x16d
 8008f42:	2164      	movs	r1, #100	; 0x64
 8008f44:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8008f48:	e012      	b.n	8008f70 <mktime+0x190>
 8008f4a:	bb62      	cbnz	r2, 8008fa6 <mktime+0x1c6>
 8008f4c:	fb93 f2f1 	sdiv	r2, r3, r1
 8008f50:	fb01 3212 	mls	r2, r1, r2, r3
 8008f54:	bb52      	cbnz	r2, 8008fac <mktime+0x1cc>
 8008f56:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8008f5a:	fb92 fef0 	sdiv	lr, r2, r0
 8008f5e:	fb00 221e 	mls	r2, r0, lr, r2
 8008f62:	2a00      	cmp	r2, #0
 8008f64:	bf14      	ite	ne
 8008f66:	4662      	movne	r2, ip
 8008f68:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8008f6c:	1aad      	subs	r5, r5, r2
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	429e      	cmp	r6, r3
 8008f72:	f003 0203 	and.w	r2, r3, #3
 8008f76:	dbe8      	blt.n	8008f4a <mktime+0x16a>
 8008f78:	b9da      	cbnz	r2, 8008fb2 <mktime+0x1d2>
 8008f7a:	2264      	movs	r2, #100	; 0x64
 8008f7c:	fb96 f3f2 	sdiv	r3, r6, r2
 8008f80:	fb02 6313 	mls	r3, r2, r3, r6
 8008f84:	b9c3      	cbnz	r3, 8008fb8 <mktime+0x1d8>
 8008f86:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8008f8a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008f8e:	fb93 f1f2 	sdiv	r1, r3, r2
 8008f92:	fb02 3311 	mls	r3, r2, r1, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	f240 136d 	movw	r3, #365	; 0x16d
 8008f9c:	bf08      	it	eq
 8008f9e:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8008fa2:	1aed      	subs	r5, r5, r3
 8008fa4:	e774      	b.n	8008e90 <mktime+0xb0>
 8008fa6:	f240 126d 	movw	r2, #365	; 0x16d
 8008faa:	e7df      	b.n	8008f6c <mktime+0x18c>
 8008fac:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8008fb0:	e7dc      	b.n	8008f6c <mktime+0x18c>
 8008fb2:	f240 136d 	movw	r3, #365	; 0x16d
 8008fb6:	e7f4      	b.n	8008fa2 <mktime+0x1c2>
 8008fb8:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8008fbc:	e7f1      	b.n	8008fa2 <mktime+0x1c2>
 8008fbe:	f001 ff73 	bl	800aea8 <__tzcalc_limits>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d182      	bne.n	8008ecc <mktime+0xec>
 8008fc6:	46d3      	mov	fp, sl
 8008fc8:	e050      	b.n	800906c <mktime+0x28c>
 8008fca:	9b01      	ldr	r3, [sp, #4]
 8008fcc:	1a5b      	subs	r3, r3, r1
 8008fce:	9301      	str	r3, [sp, #4]
 8008fd0:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8008fd4:	eb6e 0e03 	sbc.w	lr, lr, r3
 8008fd8:	9b01      	ldr	r3, [sp, #4]
 8008fda:	429c      	cmp	r4, r3
 8008fdc:	eb78 030e 	sbcs.w	r3, r8, lr
 8008fe0:	dbf1      	blt.n	8008fc6 <mktime+0x1e6>
 8008fe2:	e78b      	b.n	8008efc <mktime+0x11c>
 8008fe4:	9b02      	ldr	r3, [sp, #8]
 8008fe6:	429c      	cmp	r4, r3
 8008fe8:	9b03      	ldr	r3, [sp, #12]
 8008fea:	eb78 0303 	sbcs.w	r3, r8, r3
 8008fee:	db8f      	blt.n	8008f10 <mktime+0x130>
 8008ff0:	f1bb 0f00 	cmp.w	fp, #0
 8008ff4:	db3e      	blt.n	8009074 <mktime+0x294>
 8008ff6:	f04f 0b01 	mov.w	fp, #1
 8008ffa:	ea8a 0a0b 	eor.w	sl, sl, fp
 8008ffe:	f1ba 0f01 	cmp.w	sl, #1
 8009002:	d133      	bne.n	800906c <mktime+0x28c>
 8009004:	f1bb 0f00 	cmp.w	fp, #0
 8009008:	d04e      	beq.n	80090a8 <mktime+0x2c8>
 800900a:	1a52      	subs	r2, r2, r1
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 8009012:	4413      	add	r3, r2
 8009014:	1914      	adds	r4, r2, r4
 8009016:	603b      	str	r3, [r7, #0]
 8009018:	4638      	mov	r0, r7
 800901a:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 800901e:	f7ff fe07 	bl	8008c30 <validate_structure>
 8009022:	68fa      	ldr	r2, [r7, #12]
 8009024:	ebb2 020a 	subs.w	r2, r2, sl
 8009028:	d020      	beq.n	800906c <mktime+0x28c>
 800902a:	2a01      	cmp	r2, #1
 800902c:	dc3e      	bgt.n	80090ac <mktime+0x2cc>
 800902e:	1c90      	adds	r0, r2, #2
 8009030:	bfd8      	it	le
 8009032:	2201      	movle	r2, #1
 8009034:	69fb      	ldr	r3, [r7, #28]
 8009036:	18d3      	adds	r3, r2, r3
 8009038:	4415      	add	r5, r2
 800903a:	d540      	bpl.n	80090be <mktime+0x2de>
 800903c:	1e73      	subs	r3, r6, #1
 800903e:	0799      	lsls	r1, r3, #30
 8009040:	d137      	bne.n	80090b2 <mktime+0x2d2>
 8009042:	2264      	movs	r2, #100	; 0x64
 8009044:	fb93 f1f2 	sdiv	r1, r3, r2
 8009048:	fb02 3311 	mls	r3, r2, r1, r3
 800904c:	bba3      	cbnz	r3, 80090b8 <mktime+0x2d8>
 800904e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009052:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8009056:	fb96 f2f3 	sdiv	r2, r6, r3
 800905a:	fb03 6612 	mls	r6, r3, r2, r6
 800905e:	2e00      	cmp	r6, #0
 8009060:	f240 136d 	movw	r3, #365	; 0x16d
 8009064:	bf18      	it	ne
 8009066:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800906a:	61fb      	str	r3, [r7, #28]
 800906c:	f1bb 0f01 	cmp.w	fp, #1
 8009070:	f47f af57 	bne.w	8008f22 <mktime+0x142>
 8009074:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8009078:	190c      	adds	r4, r1, r4
 800907a:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 800907e:	f04f 0b01 	mov.w	fp, #1
 8009082:	f001 ffc1 	bl	800b008 <__tz_unlock>
 8009086:	3504      	adds	r5, #4
 8009088:	2307      	movs	r3, #7
 800908a:	fb95 f3f3 	sdiv	r3, r5, r3
 800908e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009092:	1aed      	subs	r5, r5, r3
 8009094:	bf48      	it	mi
 8009096:	3507      	addmi	r5, #7
 8009098:	f8c7 b020 	str.w	fp, [r7, #32]
 800909c:	61bd      	str	r5, [r7, #24]
 800909e:	4620      	mov	r0, r4
 80090a0:	4641      	mov	r1, r8
 80090a2:	b005      	add	sp, #20
 80090a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a8:	1a8a      	subs	r2, r1, r2
 80090aa:	e7af      	b.n	800900c <mktime+0x22c>
 80090ac:	f04f 32ff 	mov.w	r2, #4294967295
 80090b0:	e7c0      	b.n	8009034 <mktime+0x254>
 80090b2:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80090b6:	e7d8      	b.n	800906a <mktime+0x28a>
 80090b8:	f240 136d 	movw	r3, #365	; 0x16d
 80090bc:	e7d5      	b.n	800906a <mktime+0x28a>
 80090be:	07b2      	lsls	r2, r6, #30
 80090c0:	d11e      	bne.n	8009100 <mktime+0x320>
 80090c2:	2164      	movs	r1, #100	; 0x64
 80090c4:	fb96 f2f1 	sdiv	r2, r6, r1
 80090c8:	fb01 6212 	mls	r2, r1, r2, r6
 80090cc:	b9da      	cbnz	r2, 8009106 <mktime+0x326>
 80090ce:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80090d2:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80090d6:	fb96 f1f2 	sdiv	r1, r6, r2
 80090da:	fb02 6611 	mls	r6, r2, r1, r6
 80090de:	2e00      	cmp	r6, #0
 80090e0:	f240 126d 	movw	r2, #365	; 0x16d
 80090e4:	bf08      	it	eq
 80090e6:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80090ea:	4293      	cmp	r3, r2
 80090ec:	bfa8      	it	ge
 80090ee:	1a9b      	subge	r3, r3, r2
 80090f0:	e7bb      	b.n	800906a <mktime+0x28a>
 80090f2:	bf00      	nop
 80090f4:	0800ec10 	.word	0x0800ec10
 80090f8:	00015180 	.word	0x00015180
 80090fc:	20000510 	.word	0x20000510
 8009100:	f240 126d 	movw	r2, #365	; 0x16d
 8009104:	e7f1      	b.n	80090ea <mktime+0x30a>
 8009106:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800910a:	e7ee      	b.n	80090ea <mktime+0x30a>
 800910c:	f04f 34ff 	mov.w	r4, #4294967295
 8009110:	46a0      	mov	r8, r4
 8009112:	e7c4      	b.n	800909e <mktime+0x2be>

08009114 <_free_r>:
 8009114:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009116:	2900      	cmp	r1, #0
 8009118:	d044      	beq.n	80091a4 <_free_r+0x90>
 800911a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800911e:	9001      	str	r0, [sp, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f1a1 0404 	sub.w	r4, r1, #4
 8009126:	bfb8      	it	lt
 8009128:	18e4      	addlt	r4, r4, r3
 800912a:	f003 ff69 	bl	800d000 <__malloc_lock>
 800912e:	4a1e      	ldr	r2, [pc, #120]	; (80091a8 <_free_r+0x94>)
 8009130:	9801      	ldr	r0, [sp, #4]
 8009132:	6813      	ldr	r3, [r2, #0]
 8009134:	b933      	cbnz	r3, 8009144 <_free_r+0x30>
 8009136:	6063      	str	r3, [r4, #4]
 8009138:	6014      	str	r4, [r2, #0]
 800913a:	b003      	add	sp, #12
 800913c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009140:	f003 bf64 	b.w	800d00c <__malloc_unlock>
 8009144:	42a3      	cmp	r3, r4
 8009146:	d908      	bls.n	800915a <_free_r+0x46>
 8009148:	6825      	ldr	r5, [r4, #0]
 800914a:	1961      	adds	r1, r4, r5
 800914c:	428b      	cmp	r3, r1
 800914e:	bf01      	itttt	eq
 8009150:	6819      	ldreq	r1, [r3, #0]
 8009152:	685b      	ldreq	r3, [r3, #4]
 8009154:	1949      	addeq	r1, r1, r5
 8009156:	6021      	streq	r1, [r4, #0]
 8009158:	e7ed      	b.n	8009136 <_free_r+0x22>
 800915a:	461a      	mov	r2, r3
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	b10b      	cbz	r3, 8009164 <_free_r+0x50>
 8009160:	42a3      	cmp	r3, r4
 8009162:	d9fa      	bls.n	800915a <_free_r+0x46>
 8009164:	6811      	ldr	r1, [r2, #0]
 8009166:	1855      	adds	r5, r2, r1
 8009168:	42a5      	cmp	r5, r4
 800916a:	d10b      	bne.n	8009184 <_free_r+0x70>
 800916c:	6824      	ldr	r4, [r4, #0]
 800916e:	4421      	add	r1, r4
 8009170:	1854      	adds	r4, r2, r1
 8009172:	42a3      	cmp	r3, r4
 8009174:	6011      	str	r1, [r2, #0]
 8009176:	d1e0      	bne.n	800913a <_free_r+0x26>
 8009178:	681c      	ldr	r4, [r3, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	6053      	str	r3, [r2, #4]
 800917e:	4421      	add	r1, r4
 8009180:	6011      	str	r1, [r2, #0]
 8009182:	e7da      	b.n	800913a <_free_r+0x26>
 8009184:	d902      	bls.n	800918c <_free_r+0x78>
 8009186:	230c      	movs	r3, #12
 8009188:	6003      	str	r3, [r0, #0]
 800918a:	e7d6      	b.n	800913a <_free_r+0x26>
 800918c:	6825      	ldr	r5, [r4, #0]
 800918e:	1961      	adds	r1, r4, r5
 8009190:	428b      	cmp	r3, r1
 8009192:	bf04      	itt	eq
 8009194:	6819      	ldreq	r1, [r3, #0]
 8009196:	685b      	ldreq	r3, [r3, #4]
 8009198:	6063      	str	r3, [r4, #4]
 800919a:	bf04      	itt	eq
 800919c:	1949      	addeq	r1, r1, r5
 800919e:	6021      	streq	r1, [r4, #0]
 80091a0:	6054      	str	r4, [r2, #4]
 80091a2:	e7ca      	b.n	800913a <_free_r+0x26>
 80091a4:	b003      	add	sp, #12
 80091a6:	bd30      	pop	{r4, r5, pc}
 80091a8:	200004ec 	.word	0x200004ec

080091ac <sbrk_aligned>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4e0e      	ldr	r6, [pc, #56]	; (80091e8 <sbrk_aligned+0x3c>)
 80091b0:	460c      	mov	r4, r1
 80091b2:	6831      	ldr	r1, [r6, #0]
 80091b4:	4605      	mov	r5, r0
 80091b6:	b911      	cbnz	r1, 80091be <sbrk_aligned+0x12>
 80091b8:	f000 ff94 	bl	800a0e4 <_sbrk_r>
 80091bc:	6030      	str	r0, [r6, #0]
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f000 ff8f 	bl	800a0e4 <_sbrk_r>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d00a      	beq.n	80091e0 <sbrk_aligned+0x34>
 80091ca:	1cc4      	adds	r4, r0, #3
 80091cc:	f024 0403 	bic.w	r4, r4, #3
 80091d0:	42a0      	cmp	r0, r4
 80091d2:	d007      	beq.n	80091e4 <sbrk_aligned+0x38>
 80091d4:	1a21      	subs	r1, r4, r0
 80091d6:	4628      	mov	r0, r5
 80091d8:	f000 ff84 	bl	800a0e4 <_sbrk_r>
 80091dc:	3001      	adds	r0, #1
 80091de:	d101      	bne.n	80091e4 <sbrk_aligned+0x38>
 80091e0:	f04f 34ff 	mov.w	r4, #4294967295
 80091e4:	4620      	mov	r0, r4
 80091e6:	bd70      	pop	{r4, r5, r6, pc}
 80091e8:	200004f0 	.word	0x200004f0

080091ec <_malloc_r>:
 80091ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091f0:	1ccd      	adds	r5, r1, #3
 80091f2:	f025 0503 	bic.w	r5, r5, #3
 80091f6:	3508      	adds	r5, #8
 80091f8:	2d0c      	cmp	r5, #12
 80091fa:	bf38      	it	cc
 80091fc:	250c      	movcc	r5, #12
 80091fe:	2d00      	cmp	r5, #0
 8009200:	4607      	mov	r7, r0
 8009202:	db01      	blt.n	8009208 <_malloc_r+0x1c>
 8009204:	42a9      	cmp	r1, r5
 8009206:	d905      	bls.n	8009214 <_malloc_r+0x28>
 8009208:	230c      	movs	r3, #12
 800920a:	603b      	str	r3, [r7, #0]
 800920c:	2600      	movs	r6, #0
 800920e:	4630      	mov	r0, r6
 8009210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009214:	4e2e      	ldr	r6, [pc, #184]	; (80092d0 <_malloc_r+0xe4>)
 8009216:	f003 fef3 	bl	800d000 <__malloc_lock>
 800921a:	6833      	ldr	r3, [r6, #0]
 800921c:	461c      	mov	r4, r3
 800921e:	bb34      	cbnz	r4, 800926e <_malloc_r+0x82>
 8009220:	4629      	mov	r1, r5
 8009222:	4638      	mov	r0, r7
 8009224:	f7ff ffc2 	bl	80091ac <sbrk_aligned>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	4604      	mov	r4, r0
 800922c:	d14d      	bne.n	80092ca <_malloc_r+0xde>
 800922e:	6834      	ldr	r4, [r6, #0]
 8009230:	4626      	mov	r6, r4
 8009232:	2e00      	cmp	r6, #0
 8009234:	d140      	bne.n	80092b8 <_malloc_r+0xcc>
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	4631      	mov	r1, r6
 800923a:	4638      	mov	r0, r7
 800923c:	eb04 0803 	add.w	r8, r4, r3
 8009240:	f000 ff50 	bl	800a0e4 <_sbrk_r>
 8009244:	4580      	cmp	r8, r0
 8009246:	d13a      	bne.n	80092be <_malloc_r+0xd2>
 8009248:	6821      	ldr	r1, [r4, #0]
 800924a:	3503      	adds	r5, #3
 800924c:	1a6d      	subs	r5, r5, r1
 800924e:	f025 0503 	bic.w	r5, r5, #3
 8009252:	3508      	adds	r5, #8
 8009254:	2d0c      	cmp	r5, #12
 8009256:	bf38      	it	cc
 8009258:	250c      	movcc	r5, #12
 800925a:	4629      	mov	r1, r5
 800925c:	4638      	mov	r0, r7
 800925e:	f7ff ffa5 	bl	80091ac <sbrk_aligned>
 8009262:	3001      	adds	r0, #1
 8009264:	d02b      	beq.n	80092be <_malloc_r+0xd2>
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	442b      	add	r3, r5
 800926a:	6023      	str	r3, [r4, #0]
 800926c:	e00e      	b.n	800928c <_malloc_r+0xa0>
 800926e:	6822      	ldr	r2, [r4, #0]
 8009270:	1b52      	subs	r2, r2, r5
 8009272:	d41e      	bmi.n	80092b2 <_malloc_r+0xc6>
 8009274:	2a0b      	cmp	r2, #11
 8009276:	d916      	bls.n	80092a6 <_malloc_r+0xba>
 8009278:	1961      	adds	r1, r4, r5
 800927a:	42a3      	cmp	r3, r4
 800927c:	6025      	str	r5, [r4, #0]
 800927e:	bf18      	it	ne
 8009280:	6059      	strne	r1, [r3, #4]
 8009282:	6863      	ldr	r3, [r4, #4]
 8009284:	bf08      	it	eq
 8009286:	6031      	streq	r1, [r6, #0]
 8009288:	5162      	str	r2, [r4, r5]
 800928a:	604b      	str	r3, [r1, #4]
 800928c:	4638      	mov	r0, r7
 800928e:	f104 060b 	add.w	r6, r4, #11
 8009292:	f003 febb 	bl	800d00c <__malloc_unlock>
 8009296:	f026 0607 	bic.w	r6, r6, #7
 800929a:	1d23      	adds	r3, r4, #4
 800929c:	1af2      	subs	r2, r6, r3
 800929e:	d0b6      	beq.n	800920e <_malloc_r+0x22>
 80092a0:	1b9b      	subs	r3, r3, r6
 80092a2:	50a3      	str	r3, [r4, r2]
 80092a4:	e7b3      	b.n	800920e <_malloc_r+0x22>
 80092a6:	6862      	ldr	r2, [r4, #4]
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	bf0c      	ite	eq
 80092ac:	6032      	streq	r2, [r6, #0]
 80092ae:	605a      	strne	r2, [r3, #4]
 80092b0:	e7ec      	b.n	800928c <_malloc_r+0xa0>
 80092b2:	4623      	mov	r3, r4
 80092b4:	6864      	ldr	r4, [r4, #4]
 80092b6:	e7b2      	b.n	800921e <_malloc_r+0x32>
 80092b8:	4634      	mov	r4, r6
 80092ba:	6876      	ldr	r6, [r6, #4]
 80092bc:	e7b9      	b.n	8009232 <_malloc_r+0x46>
 80092be:	230c      	movs	r3, #12
 80092c0:	603b      	str	r3, [r7, #0]
 80092c2:	4638      	mov	r0, r7
 80092c4:	f003 fea2 	bl	800d00c <__malloc_unlock>
 80092c8:	e7a1      	b.n	800920e <_malloc_r+0x22>
 80092ca:	6025      	str	r5, [r4, #0]
 80092cc:	e7de      	b.n	800928c <_malloc_r+0xa0>
 80092ce:	bf00      	nop
 80092d0:	200004ec 	.word	0x200004ec

080092d4 <__cvt>:
 80092d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092d8:	ec55 4b10 	vmov	r4, r5, d0
 80092dc:	2d00      	cmp	r5, #0
 80092de:	460e      	mov	r6, r1
 80092e0:	4619      	mov	r1, r3
 80092e2:	462b      	mov	r3, r5
 80092e4:	bfbb      	ittet	lt
 80092e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80092ea:	461d      	movlt	r5, r3
 80092ec:	2300      	movge	r3, #0
 80092ee:	232d      	movlt	r3, #45	; 0x2d
 80092f0:	700b      	strb	r3, [r1, #0]
 80092f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80092f8:	4691      	mov	r9, r2
 80092fa:	f023 0820 	bic.w	r8, r3, #32
 80092fe:	bfbc      	itt	lt
 8009300:	4622      	movlt	r2, r4
 8009302:	4614      	movlt	r4, r2
 8009304:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009308:	d005      	beq.n	8009316 <__cvt+0x42>
 800930a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800930e:	d100      	bne.n	8009312 <__cvt+0x3e>
 8009310:	3601      	adds	r6, #1
 8009312:	2102      	movs	r1, #2
 8009314:	e000      	b.n	8009318 <__cvt+0x44>
 8009316:	2103      	movs	r1, #3
 8009318:	ab03      	add	r3, sp, #12
 800931a:	9301      	str	r3, [sp, #4]
 800931c:	ab02      	add	r3, sp, #8
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	ec45 4b10 	vmov	d0, r4, r5
 8009324:	4653      	mov	r3, sl
 8009326:	4632      	mov	r2, r6
 8009328:	f002 f9c2 	bl	800b6b0 <_dtoa_r>
 800932c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009330:	4607      	mov	r7, r0
 8009332:	d102      	bne.n	800933a <__cvt+0x66>
 8009334:	f019 0f01 	tst.w	r9, #1
 8009338:	d022      	beq.n	8009380 <__cvt+0xac>
 800933a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800933e:	eb07 0906 	add.w	r9, r7, r6
 8009342:	d110      	bne.n	8009366 <__cvt+0x92>
 8009344:	783b      	ldrb	r3, [r7, #0]
 8009346:	2b30      	cmp	r3, #48	; 0x30
 8009348:	d10a      	bne.n	8009360 <__cvt+0x8c>
 800934a:	2200      	movs	r2, #0
 800934c:	2300      	movs	r3, #0
 800934e:	4620      	mov	r0, r4
 8009350:	4629      	mov	r1, r5
 8009352:	f7f7 fbc3 	bl	8000adc <__aeabi_dcmpeq>
 8009356:	b918      	cbnz	r0, 8009360 <__cvt+0x8c>
 8009358:	f1c6 0601 	rsb	r6, r6, #1
 800935c:	f8ca 6000 	str.w	r6, [sl]
 8009360:	f8da 3000 	ldr.w	r3, [sl]
 8009364:	4499      	add	r9, r3
 8009366:	2200      	movs	r2, #0
 8009368:	2300      	movs	r3, #0
 800936a:	4620      	mov	r0, r4
 800936c:	4629      	mov	r1, r5
 800936e:	f7f7 fbb5 	bl	8000adc <__aeabi_dcmpeq>
 8009372:	b108      	cbz	r0, 8009378 <__cvt+0xa4>
 8009374:	f8cd 900c 	str.w	r9, [sp, #12]
 8009378:	2230      	movs	r2, #48	; 0x30
 800937a:	9b03      	ldr	r3, [sp, #12]
 800937c:	454b      	cmp	r3, r9
 800937e:	d307      	bcc.n	8009390 <__cvt+0xbc>
 8009380:	9b03      	ldr	r3, [sp, #12]
 8009382:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009384:	1bdb      	subs	r3, r3, r7
 8009386:	4638      	mov	r0, r7
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	b004      	add	sp, #16
 800938c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009390:	1c59      	adds	r1, r3, #1
 8009392:	9103      	str	r1, [sp, #12]
 8009394:	701a      	strb	r2, [r3, #0]
 8009396:	e7f0      	b.n	800937a <__cvt+0xa6>

08009398 <__exponent>:
 8009398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800939a:	4603      	mov	r3, r0
 800939c:	2900      	cmp	r1, #0
 800939e:	bfb8      	it	lt
 80093a0:	4249      	neglt	r1, r1
 80093a2:	f803 2b02 	strb.w	r2, [r3], #2
 80093a6:	bfb4      	ite	lt
 80093a8:	222d      	movlt	r2, #45	; 0x2d
 80093aa:	222b      	movge	r2, #43	; 0x2b
 80093ac:	2909      	cmp	r1, #9
 80093ae:	7042      	strb	r2, [r0, #1]
 80093b0:	dd2a      	ble.n	8009408 <__exponent+0x70>
 80093b2:	f10d 0407 	add.w	r4, sp, #7
 80093b6:	46a4      	mov	ip, r4
 80093b8:	270a      	movs	r7, #10
 80093ba:	46a6      	mov	lr, r4
 80093bc:	460a      	mov	r2, r1
 80093be:	fb91 f6f7 	sdiv	r6, r1, r7
 80093c2:	fb07 1516 	mls	r5, r7, r6, r1
 80093c6:	3530      	adds	r5, #48	; 0x30
 80093c8:	2a63      	cmp	r2, #99	; 0x63
 80093ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80093ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80093d2:	4631      	mov	r1, r6
 80093d4:	dcf1      	bgt.n	80093ba <__exponent+0x22>
 80093d6:	3130      	adds	r1, #48	; 0x30
 80093d8:	f1ae 0502 	sub.w	r5, lr, #2
 80093dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80093e0:	1c44      	adds	r4, r0, #1
 80093e2:	4629      	mov	r1, r5
 80093e4:	4561      	cmp	r1, ip
 80093e6:	d30a      	bcc.n	80093fe <__exponent+0x66>
 80093e8:	f10d 0209 	add.w	r2, sp, #9
 80093ec:	eba2 020e 	sub.w	r2, r2, lr
 80093f0:	4565      	cmp	r5, ip
 80093f2:	bf88      	it	hi
 80093f4:	2200      	movhi	r2, #0
 80093f6:	4413      	add	r3, r2
 80093f8:	1a18      	subs	r0, r3, r0
 80093fa:	b003      	add	sp, #12
 80093fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009402:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009406:	e7ed      	b.n	80093e4 <__exponent+0x4c>
 8009408:	2330      	movs	r3, #48	; 0x30
 800940a:	3130      	adds	r1, #48	; 0x30
 800940c:	7083      	strb	r3, [r0, #2]
 800940e:	70c1      	strb	r1, [r0, #3]
 8009410:	1d03      	adds	r3, r0, #4
 8009412:	e7f1      	b.n	80093f8 <__exponent+0x60>

08009414 <_printf_float>:
 8009414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009418:	ed2d 8b02 	vpush	{d8}
 800941c:	b08d      	sub	sp, #52	; 0x34
 800941e:	460c      	mov	r4, r1
 8009420:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009424:	4616      	mov	r6, r2
 8009426:	461f      	mov	r7, r3
 8009428:	4605      	mov	r5, r0
 800942a:	f003 fd5b 	bl	800cee4 <_localeconv_r>
 800942e:	f8d0 a000 	ldr.w	sl, [r0]
 8009432:	4650      	mov	r0, sl
 8009434:	f7f6 fecc 	bl	80001d0 <strlen>
 8009438:	2300      	movs	r3, #0
 800943a:	930a      	str	r3, [sp, #40]	; 0x28
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	9305      	str	r3, [sp, #20]
 8009440:	f8d8 3000 	ldr.w	r3, [r8]
 8009444:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009448:	3307      	adds	r3, #7
 800944a:	f023 0307 	bic.w	r3, r3, #7
 800944e:	f103 0208 	add.w	r2, r3, #8
 8009452:	f8c8 2000 	str.w	r2, [r8]
 8009456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800945e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009462:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009466:	9307      	str	r3, [sp, #28]
 8009468:	f8cd 8018 	str.w	r8, [sp, #24]
 800946c:	ee08 0a10 	vmov	s16, r0
 8009470:	4b9f      	ldr	r3, [pc, #636]	; (80096f0 <_printf_float+0x2dc>)
 8009472:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009476:	f04f 32ff 	mov.w	r2, #4294967295
 800947a:	f7f7 fb61 	bl	8000b40 <__aeabi_dcmpun>
 800947e:	bb88      	cbnz	r0, 80094e4 <_printf_float+0xd0>
 8009480:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009484:	4b9a      	ldr	r3, [pc, #616]	; (80096f0 <_printf_float+0x2dc>)
 8009486:	f04f 32ff 	mov.w	r2, #4294967295
 800948a:	f7f7 fb3b 	bl	8000b04 <__aeabi_dcmple>
 800948e:	bb48      	cbnz	r0, 80094e4 <_printf_float+0xd0>
 8009490:	2200      	movs	r2, #0
 8009492:	2300      	movs	r3, #0
 8009494:	4640      	mov	r0, r8
 8009496:	4649      	mov	r1, r9
 8009498:	f7f7 fb2a 	bl	8000af0 <__aeabi_dcmplt>
 800949c:	b110      	cbz	r0, 80094a4 <_printf_float+0x90>
 800949e:	232d      	movs	r3, #45	; 0x2d
 80094a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094a4:	4b93      	ldr	r3, [pc, #588]	; (80096f4 <_printf_float+0x2e0>)
 80094a6:	4894      	ldr	r0, [pc, #592]	; (80096f8 <_printf_float+0x2e4>)
 80094a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80094ac:	bf94      	ite	ls
 80094ae:	4698      	movls	r8, r3
 80094b0:	4680      	movhi	r8, r0
 80094b2:	2303      	movs	r3, #3
 80094b4:	6123      	str	r3, [r4, #16]
 80094b6:	9b05      	ldr	r3, [sp, #20]
 80094b8:	f023 0204 	bic.w	r2, r3, #4
 80094bc:	6022      	str	r2, [r4, #0]
 80094be:	f04f 0900 	mov.w	r9, #0
 80094c2:	9700      	str	r7, [sp, #0]
 80094c4:	4633      	mov	r3, r6
 80094c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80094c8:	4621      	mov	r1, r4
 80094ca:	4628      	mov	r0, r5
 80094cc:	f000 f9d8 	bl	8009880 <_printf_common>
 80094d0:	3001      	adds	r0, #1
 80094d2:	f040 8090 	bne.w	80095f6 <_printf_float+0x1e2>
 80094d6:	f04f 30ff 	mov.w	r0, #4294967295
 80094da:	b00d      	add	sp, #52	; 0x34
 80094dc:	ecbd 8b02 	vpop	{d8}
 80094e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	4642      	mov	r2, r8
 80094e6:	464b      	mov	r3, r9
 80094e8:	4640      	mov	r0, r8
 80094ea:	4649      	mov	r1, r9
 80094ec:	f7f7 fb28 	bl	8000b40 <__aeabi_dcmpun>
 80094f0:	b140      	cbz	r0, 8009504 <_printf_float+0xf0>
 80094f2:	464b      	mov	r3, r9
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	bfbc      	itt	lt
 80094f8:	232d      	movlt	r3, #45	; 0x2d
 80094fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80094fe:	487f      	ldr	r0, [pc, #508]	; (80096fc <_printf_float+0x2e8>)
 8009500:	4b7f      	ldr	r3, [pc, #508]	; (8009700 <_printf_float+0x2ec>)
 8009502:	e7d1      	b.n	80094a8 <_printf_float+0x94>
 8009504:	6863      	ldr	r3, [r4, #4]
 8009506:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800950a:	9206      	str	r2, [sp, #24]
 800950c:	1c5a      	adds	r2, r3, #1
 800950e:	d13f      	bne.n	8009590 <_printf_float+0x17c>
 8009510:	2306      	movs	r3, #6
 8009512:	6063      	str	r3, [r4, #4]
 8009514:	9b05      	ldr	r3, [sp, #20]
 8009516:	6861      	ldr	r1, [r4, #4]
 8009518:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800951c:	2300      	movs	r3, #0
 800951e:	9303      	str	r3, [sp, #12]
 8009520:	ab0a      	add	r3, sp, #40	; 0x28
 8009522:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009526:	ab09      	add	r3, sp, #36	; 0x24
 8009528:	ec49 8b10 	vmov	d0, r8, r9
 800952c:	9300      	str	r3, [sp, #0]
 800952e:	6022      	str	r2, [r4, #0]
 8009530:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009534:	4628      	mov	r0, r5
 8009536:	f7ff fecd 	bl	80092d4 <__cvt>
 800953a:	9b06      	ldr	r3, [sp, #24]
 800953c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800953e:	2b47      	cmp	r3, #71	; 0x47
 8009540:	4680      	mov	r8, r0
 8009542:	d108      	bne.n	8009556 <_printf_float+0x142>
 8009544:	1cc8      	adds	r0, r1, #3
 8009546:	db02      	blt.n	800954e <_printf_float+0x13a>
 8009548:	6863      	ldr	r3, [r4, #4]
 800954a:	4299      	cmp	r1, r3
 800954c:	dd41      	ble.n	80095d2 <_printf_float+0x1be>
 800954e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009552:	fa5f fb8b 	uxtb.w	fp, fp
 8009556:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800955a:	d820      	bhi.n	800959e <_printf_float+0x18a>
 800955c:	3901      	subs	r1, #1
 800955e:	465a      	mov	r2, fp
 8009560:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009564:	9109      	str	r1, [sp, #36]	; 0x24
 8009566:	f7ff ff17 	bl	8009398 <__exponent>
 800956a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800956c:	1813      	adds	r3, r2, r0
 800956e:	2a01      	cmp	r2, #1
 8009570:	4681      	mov	r9, r0
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	dc02      	bgt.n	800957c <_printf_float+0x168>
 8009576:	6822      	ldr	r2, [r4, #0]
 8009578:	07d2      	lsls	r2, r2, #31
 800957a:	d501      	bpl.n	8009580 <_printf_float+0x16c>
 800957c:	3301      	adds	r3, #1
 800957e:	6123      	str	r3, [r4, #16]
 8009580:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009584:	2b00      	cmp	r3, #0
 8009586:	d09c      	beq.n	80094c2 <_printf_float+0xae>
 8009588:	232d      	movs	r3, #45	; 0x2d
 800958a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800958e:	e798      	b.n	80094c2 <_printf_float+0xae>
 8009590:	9a06      	ldr	r2, [sp, #24]
 8009592:	2a47      	cmp	r2, #71	; 0x47
 8009594:	d1be      	bne.n	8009514 <_printf_float+0x100>
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1bc      	bne.n	8009514 <_printf_float+0x100>
 800959a:	2301      	movs	r3, #1
 800959c:	e7b9      	b.n	8009512 <_printf_float+0xfe>
 800959e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095a2:	d118      	bne.n	80095d6 <_printf_float+0x1c2>
 80095a4:	2900      	cmp	r1, #0
 80095a6:	6863      	ldr	r3, [r4, #4]
 80095a8:	dd0b      	ble.n	80095c2 <_printf_float+0x1ae>
 80095aa:	6121      	str	r1, [r4, #16]
 80095ac:	b913      	cbnz	r3, 80095b4 <_printf_float+0x1a0>
 80095ae:	6822      	ldr	r2, [r4, #0]
 80095b0:	07d0      	lsls	r0, r2, #31
 80095b2:	d502      	bpl.n	80095ba <_printf_float+0x1a6>
 80095b4:	3301      	adds	r3, #1
 80095b6:	440b      	add	r3, r1
 80095b8:	6123      	str	r3, [r4, #16]
 80095ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80095bc:	f04f 0900 	mov.w	r9, #0
 80095c0:	e7de      	b.n	8009580 <_printf_float+0x16c>
 80095c2:	b913      	cbnz	r3, 80095ca <_printf_float+0x1b6>
 80095c4:	6822      	ldr	r2, [r4, #0]
 80095c6:	07d2      	lsls	r2, r2, #31
 80095c8:	d501      	bpl.n	80095ce <_printf_float+0x1ba>
 80095ca:	3302      	adds	r3, #2
 80095cc:	e7f4      	b.n	80095b8 <_printf_float+0x1a4>
 80095ce:	2301      	movs	r3, #1
 80095d0:	e7f2      	b.n	80095b8 <_printf_float+0x1a4>
 80095d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80095d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095d8:	4299      	cmp	r1, r3
 80095da:	db05      	blt.n	80095e8 <_printf_float+0x1d4>
 80095dc:	6823      	ldr	r3, [r4, #0]
 80095de:	6121      	str	r1, [r4, #16]
 80095e0:	07d8      	lsls	r0, r3, #31
 80095e2:	d5ea      	bpl.n	80095ba <_printf_float+0x1a6>
 80095e4:	1c4b      	adds	r3, r1, #1
 80095e6:	e7e7      	b.n	80095b8 <_printf_float+0x1a4>
 80095e8:	2900      	cmp	r1, #0
 80095ea:	bfd4      	ite	le
 80095ec:	f1c1 0202 	rsble	r2, r1, #2
 80095f0:	2201      	movgt	r2, #1
 80095f2:	4413      	add	r3, r2
 80095f4:	e7e0      	b.n	80095b8 <_printf_float+0x1a4>
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	055a      	lsls	r2, r3, #21
 80095fa:	d407      	bmi.n	800960c <_printf_float+0x1f8>
 80095fc:	6923      	ldr	r3, [r4, #16]
 80095fe:	4642      	mov	r2, r8
 8009600:	4631      	mov	r1, r6
 8009602:	4628      	mov	r0, r5
 8009604:	47b8      	blx	r7
 8009606:	3001      	adds	r0, #1
 8009608:	d12c      	bne.n	8009664 <_printf_float+0x250>
 800960a:	e764      	b.n	80094d6 <_printf_float+0xc2>
 800960c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009610:	f240 80e0 	bls.w	80097d4 <_printf_float+0x3c0>
 8009614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009618:	2200      	movs	r2, #0
 800961a:	2300      	movs	r3, #0
 800961c:	f7f7 fa5e 	bl	8000adc <__aeabi_dcmpeq>
 8009620:	2800      	cmp	r0, #0
 8009622:	d034      	beq.n	800968e <_printf_float+0x27a>
 8009624:	4a37      	ldr	r2, [pc, #220]	; (8009704 <_printf_float+0x2f0>)
 8009626:	2301      	movs	r3, #1
 8009628:	4631      	mov	r1, r6
 800962a:	4628      	mov	r0, r5
 800962c:	47b8      	blx	r7
 800962e:	3001      	adds	r0, #1
 8009630:	f43f af51 	beq.w	80094d6 <_printf_float+0xc2>
 8009634:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009638:	429a      	cmp	r2, r3
 800963a:	db02      	blt.n	8009642 <_printf_float+0x22e>
 800963c:	6823      	ldr	r3, [r4, #0]
 800963e:	07d8      	lsls	r0, r3, #31
 8009640:	d510      	bpl.n	8009664 <_printf_float+0x250>
 8009642:	ee18 3a10 	vmov	r3, s16
 8009646:	4652      	mov	r2, sl
 8009648:	4631      	mov	r1, r6
 800964a:	4628      	mov	r0, r5
 800964c:	47b8      	blx	r7
 800964e:	3001      	adds	r0, #1
 8009650:	f43f af41 	beq.w	80094d6 <_printf_float+0xc2>
 8009654:	f04f 0800 	mov.w	r8, #0
 8009658:	f104 091a 	add.w	r9, r4, #26
 800965c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800965e:	3b01      	subs	r3, #1
 8009660:	4543      	cmp	r3, r8
 8009662:	dc09      	bgt.n	8009678 <_printf_float+0x264>
 8009664:	6823      	ldr	r3, [r4, #0]
 8009666:	079b      	lsls	r3, r3, #30
 8009668:	f100 8105 	bmi.w	8009876 <_printf_float+0x462>
 800966c:	68e0      	ldr	r0, [r4, #12]
 800966e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009670:	4298      	cmp	r0, r3
 8009672:	bfb8      	it	lt
 8009674:	4618      	movlt	r0, r3
 8009676:	e730      	b.n	80094da <_printf_float+0xc6>
 8009678:	2301      	movs	r3, #1
 800967a:	464a      	mov	r2, r9
 800967c:	4631      	mov	r1, r6
 800967e:	4628      	mov	r0, r5
 8009680:	47b8      	blx	r7
 8009682:	3001      	adds	r0, #1
 8009684:	f43f af27 	beq.w	80094d6 <_printf_float+0xc2>
 8009688:	f108 0801 	add.w	r8, r8, #1
 800968c:	e7e6      	b.n	800965c <_printf_float+0x248>
 800968e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009690:	2b00      	cmp	r3, #0
 8009692:	dc39      	bgt.n	8009708 <_printf_float+0x2f4>
 8009694:	4a1b      	ldr	r2, [pc, #108]	; (8009704 <_printf_float+0x2f0>)
 8009696:	2301      	movs	r3, #1
 8009698:	4631      	mov	r1, r6
 800969a:	4628      	mov	r0, r5
 800969c:	47b8      	blx	r7
 800969e:	3001      	adds	r0, #1
 80096a0:	f43f af19 	beq.w	80094d6 <_printf_float+0xc2>
 80096a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096a8:	4313      	orrs	r3, r2
 80096aa:	d102      	bne.n	80096b2 <_printf_float+0x29e>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	07d9      	lsls	r1, r3, #31
 80096b0:	d5d8      	bpl.n	8009664 <_printf_float+0x250>
 80096b2:	ee18 3a10 	vmov	r3, s16
 80096b6:	4652      	mov	r2, sl
 80096b8:	4631      	mov	r1, r6
 80096ba:	4628      	mov	r0, r5
 80096bc:	47b8      	blx	r7
 80096be:	3001      	adds	r0, #1
 80096c0:	f43f af09 	beq.w	80094d6 <_printf_float+0xc2>
 80096c4:	f04f 0900 	mov.w	r9, #0
 80096c8:	f104 0a1a 	add.w	sl, r4, #26
 80096cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ce:	425b      	negs	r3, r3
 80096d0:	454b      	cmp	r3, r9
 80096d2:	dc01      	bgt.n	80096d8 <_printf_float+0x2c4>
 80096d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096d6:	e792      	b.n	80095fe <_printf_float+0x1ea>
 80096d8:	2301      	movs	r3, #1
 80096da:	4652      	mov	r2, sl
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	f43f aef7 	beq.w	80094d6 <_printf_float+0xc2>
 80096e8:	f109 0901 	add.w	r9, r9, #1
 80096ec:	e7ee      	b.n	80096cc <_printf_float+0x2b8>
 80096ee:	bf00      	nop
 80096f0:	7fefffff 	.word	0x7fefffff
 80096f4:	0800eca0 	.word	0x0800eca0
 80096f8:	0800eca4 	.word	0x0800eca4
 80096fc:	0800ecac 	.word	0x0800ecac
 8009700:	0800eca8 	.word	0x0800eca8
 8009704:	0800f219 	.word	0x0800f219
 8009708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800970a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800970c:	429a      	cmp	r2, r3
 800970e:	bfa8      	it	ge
 8009710:	461a      	movge	r2, r3
 8009712:	2a00      	cmp	r2, #0
 8009714:	4691      	mov	r9, r2
 8009716:	dc37      	bgt.n	8009788 <_printf_float+0x374>
 8009718:	f04f 0b00 	mov.w	fp, #0
 800971c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009720:	f104 021a 	add.w	r2, r4, #26
 8009724:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009726:	9305      	str	r3, [sp, #20]
 8009728:	eba3 0309 	sub.w	r3, r3, r9
 800972c:	455b      	cmp	r3, fp
 800972e:	dc33      	bgt.n	8009798 <_printf_float+0x384>
 8009730:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009734:	429a      	cmp	r2, r3
 8009736:	db3b      	blt.n	80097b0 <_printf_float+0x39c>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	07da      	lsls	r2, r3, #31
 800973c:	d438      	bmi.n	80097b0 <_printf_float+0x39c>
 800973e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009740:	9a05      	ldr	r2, [sp, #20]
 8009742:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009744:	1a9a      	subs	r2, r3, r2
 8009746:	eba3 0901 	sub.w	r9, r3, r1
 800974a:	4591      	cmp	r9, r2
 800974c:	bfa8      	it	ge
 800974e:	4691      	movge	r9, r2
 8009750:	f1b9 0f00 	cmp.w	r9, #0
 8009754:	dc35      	bgt.n	80097c2 <_printf_float+0x3ae>
 8009756:	f04f 0800 	mov.w	r8, #0
 800975a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800975e:	f104 0a1a 	add.w	sl, r4, #26
 8009762:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	eba3 0309 	sub.w	r3, r3, r9
 800976c:	4543      	cmp	r3, r8
 800976e:	f77f af79 	ble.w	8009664 <_printf_float+0x250>
 8009772:	2301      	movs	r3, #1
 8009774:	4652      	mov	r2, sl
 8009776:	4631      	mov	r1, r6
 8009778:	4628      	mov	r0, r5
 800977a:	47b8      	blx	r7
 800977c:	3001      	adds	r0, #1
 800977e:	f43f aeaa 	beq.w	80094d6 <_printf_float+0xc2>
 8009782:	f108 0801 	add.w	r8, r8, #1
 8009786:	e7ec      	b.n	8009762 <_printf_float+0x34e>
 8009788:	4613      	mov	r3, r2
 800978a:	4631      	mov	r1, r6
 800978c:	4642      	mov	r2, r8
 800978e:	4628      	mov	r0, r5
 8009790:	47b8      	blx	r7
 8009792:	3001      	adds	r0, #1
 8009794:	d1c0      	bne.n	8009718 <_printf_float+0x304>
 8009796:	e69e      	b.n	80094d6 <_printf_float+0xc2>
 8009798:	2301      	movs	r3, #1
 800979a:	4631      	mov	r1, r6
 800979c:	4628      	mov	r0, r5
 800979e:	9205      	str	r2, [sp, #20]
 80097a0:	47b8      	blx	r7
 80097a2:	3001      	adds	r0, #1
 80097a4:	f43f ae97 	beq.w	80094d6 <_printf_float+0xc2>
 80097a8:	9a05      	ldr	r2, [sp, #20]
 80097aa:	f10b 0b01 	add.w	fp, fp, #1
 80097ae:	e7b9      	b.n	8009724 <_printf_float+0x310>
 80097b0:	ee18 3a10 	vmov	r3, s16
 80097b4:	4652      	mov	r2, sl
 80097b6:	4631      	mov	r1, r6
 80097b8:	4628      	mov	r0, r5
 80097ba:	47b8      	blx	r7
 80097bc:	3001      	adds	r0, #1
 80097be:	d1be      	bne.n	800973e <_printf_float+0x32a>
 80097c0:	e689      	b.n	80094d6 <_printf_float+0xc2>
 80097c2:	9a05      	ldr	r2, [sp, #20]
 80097c4:	464b      	mov	r3, r9
 80097c6:	4442      	add	r2, r8
 80097c8:	4631      	mov	r1, r6
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b8      	blx	r7
 80097ce:	3001      	adds	r0, #1
 80097d0:	d1c1      	bne.n	8009756 <_printf_float+0x342>
 80097d2:	e680      	b.n	80094d6 <_printf_float+0xc2>
 80097d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097d6:	2a01      	cmp	r2, #1
 80097d8:	dc01      	bgt.n	80097de <_printf_float+0x3ca>
 80097da:	07db      	lsls	r3, r3, #31
 80097dc:	d538      	bpl.n	8009850 <_printf_float+0x43c>
 80097de:	2301      	movs	r3, #1
 80097e0:	4642      	mov	r2, r8
 80097e2:	4631      	mov	r1, r6
 80097e4:	4628      	mov	r0, r5
 80097e6:	47b8      	blx	r7
 80097e8:	3001      	adds	r0, #1
 80097ea:	f43f ae74 	beq.w	80094d6 <_printf_float+0xc2>
 80097ee:	ee18 3a10 	vmov	r3, s16
 80097f2:	4652      	mov	r2, sl
 80097f4:	4631      	mov	r1, r6
 80097f6:	4628      	mov	r0, r5
 80097f8:	47b8      	blx	r7
 80097fa:	3001      	adds	r0, #1
 80097fc:	f43f ae6b 	beq.w	80094d6 <_printf_float+0xc2>
 8009800:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009804:	2200      	movs	r2, #0
 8009806:	2300      	movs	r3, #0
 8009808:	f7f7 f968 	bl	8000adc <__aeabi_dcmpeq>
 800980c:	b9d8      	cbnz	r0, 8009846 <_printf_float+0x432>
 800980e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009810:	f108 0201 	add.w	r2, r8, #1
 8009814:	3b01      	subs	r3, #1
 8009816:	4631      	mov	r1, r6
 8009818:	4628      	mov	r0, r5
 800981a:	47b8      	blx	r7
 800981c:	3001      	adds	r0, #1
 800981e:	d10e      	bne.n	800983e <_printf_float+0x42a>
 8009820:	e659      	b.n	80094d6 <_printf_float+0xc2>
 8009822:	2301      	movs	r3, #1
 8009824:	4652      	mov	r2, sl
 8009826:	4631      	mov	r1, r6
 8009828:	4628      	mov	r0, r5
 800982a:	47b8      	blx	r7
 800982c:	3001      	adds	r0, #1
 800982e:	f43f ae52 	beq.w	80094d6 <_printf_float+0xc2>
 8009832:	f108 0801 	add.w	r8, r8, #1
 8009836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009838:	3b01      	subs	r3, #1
 800983a:	4543      	cmp	r3, r8
 800983c:	dcf1      	bgt.n	8009822 <_printf_float+0x40e>
 800983e:	464b      	mov	r3, r9
 8009840:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009844:	e6dc      	b.n	8009600 <_printf_float+0x1ec>
 8009846:	f04f 0800 	mov.w	r8, #0
 800984a:	f104 0a1a 	add.w	sl, r4, #26
 800984e:	e7f2      	b.n	8009836 <_printf_float+0x422>
 8009850:	2301      	movs	r3, #1
 8009852:	4642      	mov	r2, r8
 8009854:	e7df      	b.n	8009816 <_printf_float+0x402>
 8009856:	2301      	movs	r3, #1
 8009858:	464a      	mov	r2, r9
 800985a:	4631      	mov	r1, r6
 800985c:	4628      	mov	r0, r5
 800985e:	47b8      	blx	r7
 8009860:	3001      	adds	r0, #1
 8009862:	f43f ae38 	beq.w	80094d6 <_printf_float+0xc2>
 8009866:	f108 0801 	add.w	r8, r8, #1
 800986a:	68e3      	ldr	r3, [r4, #12]
 800986c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800986e:	1a5b      	subs	r3, r3, r1
 8009870:	4543      	cmp	r3, r8
 8009872:	dcf0      	bgt.n	8009856 <_printf_float+0x442>
 8009874:	e6fa      	b.n	800966c <_printf_float+0x258>
 8009876:	f04f 0800 	mov.w	r8, #0
 800987a:	f104 0919 	add.w	r9, r4, #25
 800987e:	e7f4      	b.n	800986a <_printf_float+0x456>

08009880 <_printf_common>:
 8009880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009884:	4616      	mov	r6, r2
 8009886:	4699      	mov	r9, r3
 8009888:	688a      	ldr	r2, [r1, #8]
 800988a:	690b      	ldr	r3, [r1, #16]
 800988c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009890:	4293      	cmp	r3, r2
 8009892:	bfb8      	it	lt
 8009894:	4613      	movlt	r3, r2
 8009896:	6033      	str	r3, [r6, #0]
 8009898:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800989c:	4607      	mov	r7, r0
 800989e:	460c      	mov	r4, r1
 80098a0:	b10a      	cbz	r2, 80098a6 <_printf_common+0x26>
 80098a2:	3301      	adds	r3, #1
 80098a4:	6033      	str	r3, [r6, #0]
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	0699      	lsls	r1, r3, #26
 80098aa:	bf42      	ittt	mi
 80098ac:	6833      	ldrmi	r3, [r6, #0]
 80098ae:	3302      	addmi	r3, #2
 80098b0:	6033      	strmi	r3, [r6, #0]
 80098b2:	6825      	ldr	r5, [r4, #0]
 80098b4:	f015 0506 	ands.w	r5, r5, #6
 80098b8:	d106      	bne.n	80098c8 <_printf_common+0x48>
 80098ba:	f104 0a19 	add.w	sl, r4, #25
 80098be:	68e3      	ldr	r3, [r4, #12]
 80098c0:	6832      	ldr	r2, [r6, #0]
 80098c2:	1a9b      	subs	r3, r3, r2
 80098c4:	42ab      	cmp	r3, r5
 80098c6:	dc26      	bgt.n	8009916 <_printf_common+0x96>
 80098c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80098cc:	1e13      	subs	r3, r2, #0
 80098ce:	6822      	ldr	r2, [r4, #0]
 80098d0:	bf18      	it	ne
 80098d2:	2301      	movne	r3, #1
 80098d4:	0692      	lsls	r2, r2, #26
 80098d6:	d42b      	bmi.n	8009930 <_printf_common+0xb0>
 80098d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098dc:	4649      	mov	r1, r9
 80098de:	4638      	mov	r0, r7
 80098e0:	47c0      	blx	r8
 80098e2:	3001      	adds	r0, #1
 80098e4:	d01e      	beq.n	8009924 <_printf_common+0xa4>
 80098e6:	6823      	ldr	r3, [r4, #0]
 80098e8:	68e5      	ldr	r5, [r4, #12]
 80098ea:	6832      	ldr	r2, [r6, #0]
 80098ec:	f003 0306 	and.w	r3, r3, #6
 80098f0:	2b04      	cmp	r3, #4
 80098f2:	bf08      	it	eq
 80098f4:	1aad      	subeq	r5, r5, r2
 80098f6:	68a3      	ldr	r3, [r4, #8]
 80098f8:	6922      	ldr	r2, [r4, #16]
 80098fa:	bf0c      	ite	eq
 80098fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009900:	2500      	movne	r5, #0
 8009902:	4293      	cmp	r3, r2
 8009904:	bfc4      	itt	gt
 8009906:	1a9b      	subgt	r3, r3, r2
 8009908:	18ed      	addgt	r5, r5, r3
 800990a:	2600      	movs	r6, #0
 800990c:	341a      	adds	r4, #26
 800990e:	42b5      	cmp	r5, r6
 8009910:	d11a      	bne.n	8009948 <_printf_common+0xc8>
 8009912:	2000      	movs	r0, #0
 8009914:	e008      	b.n	8009928 <_printf_common+0xa8>
 8009916:	2301      	movs	r3, #1
 8009918:	4652      	mov	r2, sl
 800991a:	4649      	mov	r1, r9
 800991c:	4638      	mov	r0, r7
 800991e:	47c0      	blx	r8
 8009920:	3001      	adds	r0, #1
 8009922:	d103      	bne.n	800992c <_printf_common+0xac>
 8009924:	f04f 30ff 	mov.w	r0, #4294967295
 8009928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992c:	3501      	adds	r5, #1
 800992e:	e7c6      	b.n	80098be <_printf_common+0x3e>
 8009930:	18e1      	adds	r1, r4, r3
 8009932:	1c5a      	adds	r2, r3, #1
 8009934:	2030      	movs	r0, #48	; 0x30
 8009936:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800993a:	4422      	add	r2, r4
 800993c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009940:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009944:	3302      	adds	r3, #2
 8009946:	e7c7      	b.n	80098d8 <_printf_common+0x58>
 8009948:	2301      	movs	r3, #1
 800994a:	4622      	mov	r2, r4
 800994c:	4649      	mov	r1, r9
 800994e:	4638      	mov	r0, r7
 8009950:	47c0      	blx	r8
 8009952:	3001      	adds	r0, #1
 8009954:	d0e6      	beq.n	8009924 <_printf_common+0xa4>
 8009956:	3601      	adds	r6, #1
 8009958:	e7d9      	b.n	800990e <_printf_common+0x8e>
	...

0800995c <_printf_i>:
 800995c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009960:	7e0f      	ldrb	r7, [r1, #24]
 8009962:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009964:	2f78      	cmp	r7, #120	; 0x78
 8009966:	4691      	mov	r9, r2
 8009968:	4680      	mov	r8, r0
 800996a:	460c      	mov	r4, r1
 800996c:	469a      	mov	sl, r3
 800996e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009972:	d807      	bhi.n	8009984 <_printf_i+0x28>
 8009974:	2f62      	cmp	r7, #98	; 0x62
 8009976:	d80a      	bhi.n	800998e <_printf_i+0x32>
 8009978:	2f00      	cmp	r7, #0
 800997a:	f000 80d8 	beq.w	8009b2e <_printf_i+0x1d2>
 800997e:	2f58      	cmp	r7, #88	; 0x58
 8009980:	f000 80a3 	beq.w	8009aca <_printf_i+0x16e>
 8009984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009988:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800998c:	e03a      	b.n	8009a04 <_printf_i+0xa8>
 800998e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009992:	2b15      	cmp	r3, #21
 8009994:	d8f6      	bhi.n	8009984 <_printf_i+0x28>
 8009996:	a101      	add	r1, pc, #4	; (adr r1, 800999c <_printf_i+0x40>)
 8009998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800999c:	080099f5 	.word	0x080099f5
 80099a0:	08009a09 	.word	0x08009a09
 80099a4:	08009985 	.word	0x08009985
 80099a8:	08009985 	.word	0x08009985
 80099ac:	08009985 	.word	0x08009985
 80099b0:	08009985 	.word	0x08009985
 80099b4:	08009a09 	.word	0x08009a09
 80099b8:	08009985 	.word	0x08009985
 80099bc:	08009985 	.word	0x08009985
 80099c0:	08009985 	.word	0x08009985
 80099c4:	08009985 	.word	0x08009985
 80099c8:	08009b15 	.word	0x08009b15
 80099cc:	08009a39 	.word	0x08009a39
 80099d0:	08009af7 	.word	0x08009af7
 80099d4:	08009985 	.word	0x08009985
 80099d8:	08009985 	.word	0x08009985
 80099dc:	08009b37 	.word	0x08009b37
 80099e0:	08009985 	.word	0x08009985
 80099e4:	08009a39 	.word	0x08009a39
 80099e8:	08009985 	.word	0x08009985
 80099ec:	08009985 	.word	0x08009985
 80099f0:	08009aff 	.word	0x08009aff
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	1d1a      	adds	r2, r3, #4
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	602a      	str	r2, [r5, #0]
 80099fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a04:	2301      	movs	r3, #1
 8009a06:	e0a3      	b.n	8009b50 <_printf_i+0x1f4>
 8009a08:	6820      	ldr	r0, [r4, #0]
 8009a0a:	6829      	ldr	r1, [r5, #0]
 8009a0c:	0606      	lsls	r6, r0, #24
 8009a0e:	f101 0304 	add.w	r3, r1, #4
 8009a12:	d50a      	bpl.n	8009a2a <_printf_i+0xce>
 8009a14:	680e      	ldr	r6, [r1, #0]
 8009a16:	602b      	str	r3, [r5, #0]
 8009a18:	2e00      	cmp	r6, #0
 8009a1a:	da03      	bge.n	8009a24 <_printf_i+0xc8>
 8009a1c:	232d      	movs	r3, #45	; 0x2d
 8009a1e:	4276      	negs	r6, r6
 8009a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a24:	485e      	ldr	r0, [pc, #376]	; (8009ba0 <_printf_i+0x244>)
 8009a26:	230a      	movs	r3, #10
 8009a28:	e019      	b.n	8009a5e <_printf_i+0x102>
 8009a2a:	680e      	ldr	r6, [r1, #0]
 8009a2c:	602b      	str	r3, [r5, #0]
 8009a2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009a32:	bf18      	it	ne
 8009a34:	b236      	sxthne	r6, r6
 8009a36:	e7ef      	b.n	8009a18 <_printf_i+0xbc>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	6820      	ldr	r0, [r4, #0]
 8009a3c:	1d19      	adds	r1, r3, #4
 8009a3e:	6029      	str	r1, [r5, #0]
 8009a40:	0601      	lsls	r1, r0, #24
 8009a42:	d501      	bpl.n	8009a48 <_printf_i+0xec>
 8009a44:	681e      	ldr	r6, [r3, #0]
 8009a46:	e002      	b.n	8009a4e <_printf_i+0xf2>
 8009a48:	0646      	lsls	r6, r0, #25
 8009a4a:	d5fb      	bpl.n	8009a44 <_printf_i+0xe8>
 8009a4c:	881e      	ldrh	r6, [r3, #0]
 8009a4e:	4854      	ldr	r0, [pc, #336]	; (8009ba0 <_printf_i+0x244>)
 8009a50:	2f6f      	cmp	r7, #111	; 0x6f
 8009a52:	bf0c      	ite	eq
 8009a54:	2308      	moveq	r3, #8
 8009a56:	230a      	movne	r3, #10
 8009a58:	2100      	movs	r1, #0
 8009a5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a5e:	6865      	ldr	r5, [r4, #4]
 8009a60:	60a5      	str	r5, [r4, #8]
 8009a62:	2d00      	cmp	r5, #0
 8009a64:	bfa2      	ittt	ge
 8009a66:	6821      	ldrge	r1, [r4, #0]
 8009a68:	f021 0104 	bicge.w	r1, r1, #4
 8009a6c:	6021      	strge	r1, [r4, #0]
 8009a6e:	b90e      	cbnz	r6, 8009a74 <_printf_i+0x118>
 8009a70:	2d00      	cmp	r5, #0
 8009a72:	d04d      	beq.n	8009b10 <_printf_i+0x1b4>
 8009a74:	4615      	mov	r5, r2
 8009a76:	fbb6 f1f3 	udiv	r1, r6, r3
 8009a7a:	fb03 6711 	mls	r7, r3, r1, r6
 8009a7e:	5dc7      	ldrb	r7, [r0, r7]
 8009a80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009a84:	4637      	mov	r7, r6
 8009a86:	42bb      	cmp	r3, r7
 8009a88:	460e      	mov	r6, r1
 8009a8a:	d9f4      	bls.n	8009a76 <_printf_i+0x11a>
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	d10b      	bne.n	8009aa8 <_printf_i+0x14c>
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	07de      	lsls	r6, r3, #31
 8009a94:	d508      	bpl.n	8009aa8 <_printf_i+0x14c>
 8009a96:	6923      	ldr	r3, [r4, #16]
 8009a98:	6861      	ldr	r1, [r4, #4]
 8009a9a:	4299      	cmp	r1, r3
 8009a9c:	bfde      	ittt	le
 8009a9e:	2330      	movle	r3, #48	; 0x30
 8009aa0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009aa4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009aa8:	1b52      	subs	r2, r2, r5
 8009aaa:	6122      	str	r2, [r4, #16]
 8009aac:	f8cd a000 	str.w	sl, [sp]
 8009ab0:	464b      	mov	r3, r9
 8009ab2:	aa03      	add	r2, sp, #12
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	f7ff fee2 	bl	8009880 <_printf_common>
 8009abc:	3001      	adds	r0, #1
 8009abe:	d14c      	bne.n	8009b5a <_printf_i+0x1fe>
 8009ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac4:	b004      	add	sp, #16
 8009ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aca:	4835      	ldr	r0, [pc, #212]	; (8009ba0 <_printf_i+0x244>)
 8009acc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ad0:	6829      	ldr	r1, [r5, #0]
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ad8:	6029      	str	r1, [r5, #0]
 8009ada:	061d      	lsls	r5, r3, #24
 8009adc:	d514      	bpl.n	8009b08 <_printf_i+0x1ac>
 8009ade:	07df      	lsls	r7, r3, #31
 8009ae0:	bf44      	itt	mi
 8009ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8009ae6:	6023      	strmi	r3, [r4, #0]
 8009ae8:	b91e      	cbnz	r6, 8009af2 <_printf_i+0x196>
 8009aea:	6823      	ldr	r3, [r4, #0]
 8009aec:	f023 0320 	bic.w	r3, r3, #32
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	2310      	movs	r3, #16
 8009af4:	e7b0      	b.n	8009a58 <_printf_i+0xfc>
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	f043 0320 	orr.w	r3, r3, #32
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	2378      	movs	r3, #120	; 0x78
 8009b00:	4828      	ldr	r0, [pc, #160]	; (8009ba4 <_printf_i+0x248>)
 8009b02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b06:	e7e3      	b.n	8009ad0 <_printf_i+0x174>
 8009b08:	0659      	lsls	r1, r3, #25
 8009b0a:	bf48      	it	mi
 8009b0c:	b2b6      	uxthmi	r6, r6
 8009b0e:	e7e6      	b.n	8009ade <_printf_i+0x182>
 8009b10:	4615      	mov	r5, r2
 8009b12:	e7bb      	b.n	8009a8c <_printf_i+0x130>
 8009b14:	682b      	ldr	r3, [r5, #0]
 8009b16:	6826      	ldr	r6, [r4, #0]
 8009b18:	6961      	ldr	r1, [r4, #20]
 8009b1a:	1d18      	adds	r0, r3, #4
 8009b1c:	6028      	str	r0, [r5, #0]
 8009b1e:	0635      	lsls	r5, r6, #24
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	d501      	bpl.n	8009b28 <_printf_i+0x1cc>
 8009b24:	6019      	str	r1, [r3, #0]
 8009b26:	e002      	b.n	8009b2e <_printf_i+0x1d2>
 8009b28:	0670      	lsls	r0, r6, #25
 8009b2a:	d5fb      	bpl.n	8009b24 <_printf_i+0x1c8>
 8009b2c:	8019      	strh	r1, [r3, #0]
 8009b2e:	2300      	movs	r3, #0
 8009b30:	6123      	str	r3, [r4, #16]
 8009b32:	4615      	mov	r5, r2
 8009b34:	e7ba      	b.n	8009aac <_printf_i+0x150>
 8009b36:	682b      	ldr	r3, [r5, #0]
 8009b38:	1d1a      	adds	r2, r3, #4
 8009b3a:	602a      	str	r2, [r5, #0]
 8009b3c:	681d      	ldr	r5, [r3, #0]
 8009b3e:	6862      	ldr	r2, [r4, #4]
 8009b40:	2100      	movs	r1, #0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f7f6 fb4c 	bl	80001e0 <memchr>
 8009b48:	b108      	cbz	r0, 8009b4e <_printf_i+0x1f2>
 8009b4a:	1b40      	subs	r0, r0, r5
 8009b4c:	6060      	str	r0, [r4, #4]
 8009b4e:	6863      	ldr	r3, [r4, #4]
 8009b50:	6123      	str	r3, [r4, #16]
 8009b52:	2300      	movs	r3, #0
 8009b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b58:	e7a8      	b.n	8009aac <_printf_i+0x150>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	462a      	mov	r2, r5
 8009b5e:	4649      	mov	r1, r9
 8009b60:	4640      	mov	r0, r8
 8009b62:	47d0      	blx	sl
 8009b64:	3001      	adds	r0, #1
 8009b66:	d0ab      	beq.n	8009ac0 <_printf_i+0x164>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	079b      	lsls	r3, r3, #30
 8009b6c:	d413      	bmi.n	8009b96 <_printf_i+0x23a>
 8009b6e:	68e0      	ldr	r0, [r4, #12]
 8009b70:	9b03      	ldr	r3, [sp, #12]
 8009b72:	4298      	cmp	r0, r3
 8009b74:	bfb8      	it	lt
 8009b76:	4618      	movlt	r0, r3
 8009b78:	e7a4      	b.n	8009ac4 <_printf_i+0x168>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	4649      	mov	r1, r9
 8009b80:	4640      	mov	r0, r8
 8009b82:	47d0      	blx	sl
 8009b84:	3001      	adds	r0, #1
 8009b86:	d09b      	beq.n	8009ac0 <_printf_i+0x164>
 8009b88:	3501      	adds	r5, #1
 8009b8a:	68e3      	ldr	r3, [r4, #12]
 8009b8c:	9903      	ldr	r1, [sp, #12]
 8009b8e:	1a5b      	subs	r3, r3, r1
 8009b90:	42ab      	cmp	r3, r5
 8009b92:	dcf2      	bgt.n	8009b7a <_printf_i+0x21e>
 8009b94:	e7eb      	b.n	8009b6e <_printf_i+0x212>
 8009b96:	2500      	movs	r5, #0
 8009b98:	f104 0619 	add.w	r6, r4, #25
 8009b9c:	e7f5      	b.n	8009b8a <_printf_i+0x22e>
 8009b9e:	bf00      	nop
 8009ba0:	0800ecb0 	.word	0x0800ecb0
 8009ba4:	0800ecc1 	.word	0x0800ecc1

08009ba8 <_scanf_float>:
 8009ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	b087      	sub	sp, #28
 8009bae:	4617      	mov	r7, r2
 8009bb0:	9303      	str	r3, [sp, #12]
 8009bb2:	688b      	ldr	r3, [r1, #8]
 8009bb4:	1e5a      	subs	r2, r3, #1
 8009bb6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009bba:	bf83      	ittte	hi
 8009bbc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009bc0:	195b      	addhi	r3, r3, r5
 8009bc2:	9302      	strhi	r3, [sp, #8]
 8009bc4:	2300      	movls	r3, #0
 8009bc6:	bf86      	itte	hi
 8009bc8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009bcc:	608b      	strhi	r3, [r1, #8]
 8009bce:	9302      	strls	r3, [sp, #8]
 8009bd0:	680b      	ldr	r3, [r1, #0]
 8009bd2:	468b      	mov	fp, r1
 8009bd4:	2500      	movs	r5, #0
 8009bd6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009bda:	f84b 3b1c 	str.w	r3, [fp], #28
 8009bde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009be2:	4680      	mov	r8, r0
 8009be4:	460c      	mov	r4, r1
 8009be6:	465e      	mov	r6, fp
 8009be8:	46aa      	mov	sl, r5
 8009bea:	46a9      	mov	r9, r5
 8009bec:	9501      	str	r5, [sp, #4]
 8009bee:	68a2      	ldr	r2, [r4, #8]
 8009bf0:	b152      	cbz	r2, 8009c08 <_scanf_float+0x60>
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	2b4e      	cmp	r3, #78	; 0x4e
 8009bf8:	d864      	bhi.n	8009cc4 <_scanf_float+0x11c>
 8009bfa:	2b40      	cmp	r3, #64	; 0x40
 8009bfc:	d83c      	bhi.n	8009c78 <_scanf_float+0xd0>
 8009bfe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009c02:	b2c8      	uxtb	r0, r1
 8009c04:	280e      	cmp	r0, #14
 8009c06:	d93a      	bls.n	8009c7e <_scanf_float+0xd6>
 8009c08:	f1b9 0f00 	cmp.w	r9, #0
 8009c0c:	d003      	beq.n	8009c16 <_scanf_float+0x6e>
 8009c0e:	6823      	ldr	r3, [r4, #0]
 8009c10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c14:	6023      	str	r3, [r4, #0]
 8009c16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c1a:	f1ba 0f01 	cmp.w	sl, #1
 8009c1e:	f200 8113 	bhi.w	8009e48 <_scanf_float+0x2a0>
 8009c22:	455e      	cmp	r6, fp
 8009c24:	f200 8105 	bhi.w	8009e32 <_scanf_float+0x28a>
 8009c28:	2501      	movs	r5, #1
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	b007      	add	sp, #28
 8009c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c32:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009c36:	2a0d      	cmp	r2, #13
 8009c38:	d8e6      	bhi.n	8009c08 <_scanf_float+0x60>
 8009c3a:	a101      	add	r1, pc, #4	; (adr r1, 8009c40 <_scanf_float+0x98>)
 8009c3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009c40:	08009d7f 	.word	0x08009d7f
 8009c44:	08009c09 	.word	0x08009c09
 8009c48:	08009c09 	.word	0x08009c09
 8009c4c:	08009c09 	.word	0x08009c09
 8009c50:	08009ddf 	.word	0x08009ddf
 8009c54:	08009db7 	.word	0x08009db7
 8009c58:	08009c09 	.word	0x08009c09
 8009c5c:	08009c09 	.word	0x08009c09
 8009c60:	08009d8d 	.word	0x08009d8d
 8009c64:	08009c09 	.word	0x08009c09
 8009c68:	08009c09 	.word	0x08009c09
 8009c6c:	08009c09 	.word	0x08009c09
 8009c70:	08009c09 	.word	0x08009c09
 8009c74:	08009d45 	.word	0x08009d45
 8009c78:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009c7c:	e7db      	b.n	8009c36 <_scanf_float+0x8e>
 8009c7e:	290e      	cmp	r1, #14
 8009c80:	d8c2      	bhi.n	8009c08 <_scanf_float+0x60>
 8009c82:	a001      	add	r0, pc, #4	; (adr r0, 8009c88 <_scanf_float+0xe0>)
 8009c84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009c88:	08009d37 	.word	0x08009d37
 8009c8c:	08009c09 	.word	0x08009c09
 8009c90:	08009d37 	.word	0x08009d37
 8009c94:	08009dcb 	.word	0x08009dcb
 8009c98:	08009c09 	.word	0x08009c09
 8009c9c:	08009ce5 	.word	0x08009ce5
 8009ca0:	08009d21 	.word	0x08009d21
 8009ca4:	08009d21 	.word	0x08009d21
 8009ca8:	08009d21 	.word	0x08009d21
 8009cac:	08009d21 	.word	0x08009d21
 8009cb0:	08009d21 	.word	0x08009d21
 8009cb4:	08009d21 	.word	0x08009d21
 8009cb8:	08009d21 	.word	0x08009d21
 8009cbc:	08009d21 	.word	0x08009d21
 8009cc0:	08009d21 	.word	0x08009d21
 8009cc4:	2b6e      	cmp	r3, #110	; 0x6e
 8009cc6:	d809      	bhi.n	8009cdc <_scanf_float+0x134>
 8009cc8:	2b60      	cmp	r3, #96	; 0x60
 8009cca:	d8b2      	bhi.n	8009c32 <_scanf_float+0x8a>
 8009ccc:	2b54      	cmp	r3, #84	; 0x54
 8009cce:	d077      	beq.n	8009dc0 <_scanf_float+0x218>
 8009cd0:	2b59      	cmp	r3, #89	; 0x59
 8009cd2:	d199      	bne.n	8009c08 <_scanf_float+0x60>
 8009cd4:	2d07      	cmp	r5, #7
 8009cd6:	d197      	bne.n	8009c08 <_scanf_float+0x60>
 8009cd8:	2508      	movs	r5, #8
 8009cda:	e029      	b.n	8009d30 <_scanf_float+0x188>
 8009cdc:	2b74      	cmp	r3, #116	; 0x74
 8009cde:	d06f      	beq.n	8009dc0 <_scanf_float+0x218>
 8009ce0:	2b79      	cmp	r3, #121	; 0x79
 8009ce2:	e7f6      	b.n	8009cd2 <_scanf_float+0x12a>
 8009ce4:	6821      	ldr	r1, [r4, #0]
 8009ce6:	05c8      	lsls	r0, r1, #23
 8009ce8:	d51a      	bpl.n	8009d20 <_scanf_float+0x178>
 8009cea:	9b02      	ldr	r3, [sp, #8]
 8009cec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009cf0:	6021      	str	r1, [r4, #0]
 8009cf2:	f109 0901 	add.w	r9, r9, #1
 8009cf6:	b11b      	cbz	r3, 8009d00 <_scanf_float+0x158>
 8009cf8:	3b01      	subs	r3, #1
 8009cfa:	3201      	adds	r2, #1
 8009cfc:	9302      	str	r3, [sp, #8]
 8009cfe:	60a2      	str	r2, [r4, #8]
 8009d00:	68a3      	ldr	r3, [r4, #8]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6923      	ldr	r3, [r4, #16]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	6123      	str	r3, [r4, #16]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	607b      	str	r3, [r7, #4]
 8009d14:	f340 8084 	ble.w	8009e20 <_scanf_float+0x278>
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	603b      	str	r3, [r7, #0]
 8009d1e:	e766      	b.n	8009bee <_scanf_float+0x46>
 8009d20:	eb1a 0f05 	cmn.w	sl, r5
 8009d24:	f47f af70 	bne.w	8009c08 <_scanf_float+0x60>
 8009d28:	6822      	ldr	r2, [r4, #0]
 8009d2a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009d2e:	6022      	str	r2, [r4, #0]
 8009d30:	f806 3b01 	strb.w	r3, [r6], #1
 8009d34:	e7e4      	b.n	8009d00 <_scanf_float+0x158>
 8009d36:	6822      	ldr	r2, [r4, #0]
 8009d38:	0610      	lsls	r0, r2, #24
 8009d3a:	f57f af65 	bpl.w	8009c08 <_scanf_float+0x60>
 8009d3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d42:	e7f4      	b.n	8009d2e <_scanf_float+0x186>
 8009d44:	f1ba 0f00 	cmp.w	sl, #0
 8009d48:	d10e      	bne.n	8009d68 <_scanf_float+0x1c0>
 8009d4a:	f1b9 0f00 	cmp.w	r9, #0
 8009d4e:	d10e      	bne.n	8009d6e <_scanf_float+0x1c6>
 8009d50:	6822      	ldr	r2, [r4, #0]
 8009d52:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009d56:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009d5a:	d108      	bne.n	8009d6e <_scanf_float+0x1c6>
 8009d5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d60:	6022      	str	r2, [r4, #0]
 8009d62:	f04f 0a01 	mov.w	sl, #1
 8009d66:	e7e3      	b.n	8009d30 <_scanf_float+0x188>
 8009d68:	f1ba 0f02 	cmp.w	sl, #2
 8009d6c:	d055      	beq.n	8009e1a <_scanf_float+0x272>
 8009d6e:	2d01      	cmp	r5, #1
 8009d70:	d002      	beq.n	8009d78 <_scanf_float+0x1d0>
 8009d72:	2d04      	cmp	r5, #4
 8009d74:	f47f af48 	bne.w	8009c08 <_scanf_float+0x60>
 8009d78:	3501      	adds	r5, #1
 8009d7a:	b2ed      	uxtb	r5, r5
 8009d7c:	e7d8      	b.n	8009d30 <_scanf_float+0x188>
 8009d7e:	f1ba 0f01 	cmp.w	sl, #1
 8009d82:	f47f af41 	bne.w	8009c08 <_scanf_float+0x60>
 8009d86:	f04f 0a02 	mov.w	sl, #2
 8009d8a:	e7d1      	b.n	8009d30 <_scanf_float+0x188>
 8009d8c:	b97d      	cbnz	r5, 8009dae <_scanf_float+0x206>
 8009d8e:	f1b9 0f00 	cmp.w	r9, #0
 8009d92:	f47f af3c 	bne.w	8009c0e <_scanf_float+0x66>
 8009d96:	6822      	ldr	r2, [r4, #0]
 8009d98:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009d9c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009da0:	f47f af39 	bne.w	8009c16 <_scanf_float+0x6e>
 8009da4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009da8:	6022      	str	r2, [r4, #0]
 8009daa:	2501      	movs	r5, #1
 8009dac:	e7c0      	b.n	8009d30 <_scanf_float+0x188>
 8009dae:	2d03      	cmp	r5, #3
 8009db0:	d0e2      	beq.n	8009d78 <_scanf_float+0x1d0>
 8009db2:	2d05      	cmp	r5, #5
 8009db4:	e7de      	b.n	8009d74 <_scanf_float+0x1cc>
 8009db6:	2d02      	cmp	r5, #2
 8009db8:	f47f af26 	bne.w	8009c08 <_scanf_float+0x60>
 8009dbc:	2503      	movs	r5, #3
 8009dbe:	e7b7      	b.n	8009d30 <_scanf_float+0x188>
 8009dc0:	2d06      	cmp	r5, #6
 8009dc2:	f47f af21 	bne.w	8009c08 <_scanf_float+0x60>
 8009dc6:	2507      	movs	r5, #7
 8009dc8:	e7b2      	b.n	8009d30 <_scanf_float+0x188>
 8009dca:	6822      	ldr	r2, [r4, #0]
 8009dcc:	0591      	lsls	r1, r2, #22
 8009dce:	f57f af1b 	bpl.w	8009c08 <_scanf_float+0x60>
 8009dd2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009dd6:	6022      	str	r2, [r4, #0]
 8009dd8:	f8cd 9004 	str.w	r9, [sp, #4]
 8009ddc:	e7a8      	b.n	8009d30 <_scanf_float+0x188>
 8009dde:	6822      	ldr	r2, [r4, #0]
 8009de0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009de4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009de8:	d006      	beq.n	8009df8 <_scanf_float+0x250>
 8009dea:	0550      	lsls	r0, r2, #21
 8009dec:	f57f af0c 	bpl.w	8009c08 <_scanf_float+0x60>
 8009df0:	f1b9 0f00 	cmp.w	r9, #0
 8009df4:	f43f af0f 	beq.w	8009c16 <_scanf_float+0x6e>
 8009df8:	0591      	lsls	r1, r2, #22
 8009dfa:	bf58      	it	pl
 8009dfc:	9901      	ldrpl	r1, [sp, #4]
 8009dfe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e02:	bf58      	it	pl
 8009e04:	eba9 0101 	subpl.w	r1, r9, r1
 8009e08:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009e0c:	bf58      	it	pl
 8009e0e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009e12:	6022      	str	r2, [r4, #0]
 8009e14:	f04f 0900 	mov.w	r9, #0
 8009e18:	e78a      	b.n	8009d30 <_scanf_float+0x188>
 8009e1a:	f04f 0a03 	mov.w	sl, #3
 8009e1e:	e787      	b.n	8009d30 <_scanf_float+0x188>
 8009e20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e24:	4639      	mov	r1, r7
 8009e26:	4640      	mov	r0, r8
 8009e28:	4798      	blx	r3
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	f43f aedf 	beq.w	8009bee <_scanf_float+0x46>
 8009e30:	e6ea      	b.n	8009c08 <_scanf_float+0x60>
 8009e32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e3a:	463a      	mov	r2, r7
 8009e3c:	4640      	mov	r0, r8
 8009e3e:	4798      	blx	r3
 8009e40:	6923      	ldr	r3, [r4, #16]
 8009e42:	3b01      	subs	r3, #1
 8009e44:	6123      	str	r3, [r4, #16]
 8009e46:	e6ec      	b.n	8009c22 <_scanf_float+0x7a>
 8009e48:	1e6b      	subs	r3, r5, #1
 8009e4a:	2b06      	cmp	r3, #6
 8009e4c:	d825      	bhi.n	8009e9a <_scanf_float+0x2f2>
 8009e4e:	2d02      	cmp	r5, #2
 8009e50:	d836      	bhi.n	8009ec0 <_scanf_float+0x318>
 8009e52:	455e      	cmp	r6, fp
 8009e54:	f67f aee8 	bls.w	8009c28 <_scanf_float+0x80>
 8009e58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e5c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e60:	463a      	mov	r2, r7
 8009e62:	4640      	mov	r0, r8
 8009e64:	4798      	blx	r3
 8009e66:	6923      	ldr	r3, [r4, #16]
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	6123      	str	r3, [r4, #16]
 8009e6c:	e7f1      	b.n	8009e52 <_scanf_float+0x2aa>
 8009e6e:	9802      	ldr	r0, [sp, #8]
 8009e70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e74:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009e78:	9002      	str	r0, [sp, #8]
 8009e7a:	463a      	mov	r2, r7
 8009e7c:	4640      	mov	r0, r8
 8009e7e:	4798      	blx	r3
 8009e80:	6923      	ldr	r3, [r4, #16]
 8009e82:	3b01      	subs	r3, #1
 8009e84:	6123      	str	r3, [r4, #16]
 8009e86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e8a:	fa5f fa8a 	uxtb.w	sl, sl
 8009e8e:	f1ba 0f02 	cmp.w	sl, #2
 8009e92:	d1ec      	bne.n	8009e6e <_scanf_float+0x2c6>
 8009e94:	3d03      	subs	r5, #3
 8009e96:	b2ed      	uxtb	r5, r5
 8009e98:	1b76      	subs	r6, r6, r5
 8009e9a:	6823      	ldr	r3, [r4, #0]
 8009e9c:	05da      	lsls	r2, r3, #23
 8009e9e:	d52f      	bpl.n	8009f00 <_scanf_float+0x358>
 8009ea0:	055b      	lsls	r3, r3, #21
 8009ea2:	d510      	bpl.n	8009ec6 <_scanf_float+0x31e>
 8009ea4:	455e      	cmp	r6, fp
 8009ea6:	f67f aebf 	bls.w	8009c28 <_scanf_float+0x80>
 8009eaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009eae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009eb2:	463a      	mov	r2, r7
 8009eb4:	4640      	mov	r0, r8
 8009eb6:	4798      	blx	r3
 8009eb8:	6923      	ldr	r3, [r4, #16]
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	6123      	str	r3, [r4, #16]
 8009ebe:	e7f1      	b.n	8009ea4 <_scanf_float+0x2fc>
 8009ec0:	46aa      	mov	sl, r5
 8009ec2:	9602      	str	r6, [sp, #8]
 8009ec4:	e7df      	b.n	8009e86 <_scanf_float+0x2de>
 8009ec6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009eca:	6923      	ldr	r3, [r4, #16]
 8009ecc:	2965      	cmp	r1, #101	; 0x65
 8009ece:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ed2:	f106 35ff 	add.w	r5, r6, #4294967295
 8009ed6:	6123      	str	r3, [r4, #16]
 8009ed8:	d00c      	beq.n	8009ef4 <_scanf_float+0x34c>
 8009eda:	2945      	cmp	r1, #69	; 0x45
 8009edc:	d00a      	beq.n	8009ef4 <_scanf_float+0x34c>
 8009ede:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ee2:	463a      	mov	r2, r7
 8009ee4:	4640      	mov	r0, r8
 8009ee6:	4798      	blx	r3
 8009ee8:	6923      	ldr	r3, [r4, #16]
 8009eea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	1eb5      	subs	r5, r6, #2
 8009ef2:	6123      	str	r3, [r4, #16]
 8009ef4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ef8:	463a      	mov	r2, r7
 8009efa:	4640      	mov	r0, r8
 8009efc:	4798      	blx	r3
 8009efe:	462e      	mov	r6, r5
 8009f00:	6825      	ldr	r5, [r4, #0]
 8009f02:	f015 0510 	ands.w	r5, r5, #16
 8009f06:	d159      	bne.n	8009fbc <_scanf_float+0x414>
 8009f08:	7035      	strb	r5, [r6, #0]
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f14:	d11b      	bne.n	8009f4e <_scanf_float+0x3a6>
 8009f16:	9b01      	ldr	r3, [sp, #4]
 8009f18:	454b      	cmp	r3, r9
 8009f1a:	eba3 0209 	sub.w	r2, r3, r9
 8009f1e:	d123      	bne.n	8009f68 <_scanf_float+0x3c0>
 8009f20:	2200      	movs	r2, #0
 8009f22:	4659      	mov	r1, fp
 8009f24:	4640      	mov	r0, r8
 8009f26:	f000 ff35 	bl	800ad94 <_strtod_r>
 8009f2a:	6822      	ldr	r2, [r4, #0]
 8009f2c:	9b03      	ldr	r3, [sp, #12]
 8009f2e:	f012 0f02 	tst.w	r2, #2
 8009f32:	ec57 6b10 	vmov	r6, r7, d0
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	d021      	beq.n	8009f7e <_scanf_float+0x3d6>
 8009f3a:	9903      	ldr	r1, [sp, #12]
 8009f3c:	1d1a      	adds	r2, r3, #4
 8009f3e:	600a      	str	r2, [r1, #0]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	e9c3 6700 	strd	r6, r7, [r3]
 8009f46:	68e3      	ldr	r3, [r4, #12]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	60e3      	str	r3, [r4, #12]
 8009f4c:	e66d      	b.n	8009c2a <_scanf_float+0x82>
 8009f4e:	9b04      	ldr	r3, [sp, #16]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d0e5      	beq.n	8009f20 <_scanf_float+0x378>
 8009f54:	9905      	ldr	r1, [sp, #20]
 8009f56:	230a      	movs	r3, #10
 8009f58:	462a      	mov	r2, r5
 8009f5a:	3101      	adds	r1, #1
 8009f5c:	4640      	mov	r0, r8
 8009f5e:	f000 ffa1 	bl	800aea4 <_strtol_r>
 8009f62:	9b04      	ldr	r3, [sp, #16]
 8009f64:	9e05      	ldr	r6, [sp, #20]
 8009f66:	1ac2      	subs	r2, r0, r3
 8009f68:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009f6c:	429e      	cmp	r6, r3
 8009f6e:	bf28      	it	cs
 8009f70:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009f74:	4912      	ldr	r1, [pc, #72]	; (8009fc0 <_scanf_float+0x418>)
 8009f76:	4630      	mov	r0, r6
 8009f78:	f000 f8ca 	bl	800a110 <siprintf>
 8009f7c:	e7d0      	b.n	8009f20 <_scanf_float+0x378>
 8009f7e:	9903      	ldr	r1, [sp, #12]
 8009f80:	f012 0f04 	tst.w	r2, #4
 8009f84:	f103 0204 	add.w	r2, r3, #4
 8009f88:	600a      	str	r2, [r1, #0]
 8009f8a:	d1d9      	bne.n	8009f40 <_scanf_float+0x398>
 8009f8c:	f8d3 8000 	ldr.w	r8, [r3]
 8009f90:	ee10 2a10 	vmov	r2, s0
 8009f94:	ee10 0a10 	vmov	r0, s0
 8009f98:	463b      	mov	r3, r7
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	f7f6 fdd0 	bl	8000b40 <__aeabi_dcmpun>
 8009fa0:	b128      	cbz	r0, 8009fae <_scanf_float+0x406>
 8009fa2:	4808      	ldr	r0, [pc, #32]	; (8009fc4 <_scanf_float+0x41c>)
 8009fa4:	f000 f8ae 	bl	800a104 <nanf>
 8009fa8:	ed88 0a00 	vstr	s0, [r8]
 8009fac:	e7cb      	b.n	8009f46 <_scanf_float+0x39e>
 8009fae:	4630      	mov	r0, r6
 8009fb0:	4639      	mov	r1, r7
 8009fb2:	f7f6 fe23 	bl	8000bfc <__aeabi_d2f>
 8009fb6:	f8c8 0000 	str.w	r0, [r8]
 8009fba:	e7c4      	b.n	8009f46 <_scanf_float+0x39e>
 8009fbc:	2500      	movs	r5, #0
 8009fbe:	e634      	b.n	8009c2a <_scanf_float+0x82>
 8009fc0:	0800ecd2 	.word	0x0800ecd2
 8009fc4:	0800eddf 	.word	0x0800eddf

08009fc8 <iprintf>:
 8009fc8:	b40f      	push	{r0, r1, r2, r3}
 8009fca:	4b0a      	ldr	r3, [pc, #40]	; (8009ff4 <iprintf+0x2c>)
 8009fcc:	b513      	push	{r0, r1, r4, lr}
 8009fce:	681c      	ldr	r4, [r3, #0]
 8009fd0:	b124      	cbz	r4, 8009fdc <iprintf+0x14>
 8009fd2:	69a3      	ldr	r3, [r4, #24]
 8009fd4:	b913      	cbnz	r3, 8009fdc <iprintf+0x14>
 8009fd6:	4620      	mov	r0, r4
 8009fd8:	f002 fa72 	bl	800c4c0 <__sinit>
 8009fdc:	ab05      	add	r3, sp, #20
 8009fde:	9a04      	ldr	r2, [sp, #16]
 8009fe0:	68a1      	ldr	r1, [r4, #8]
 8009fe2:	9301      	str	r3, [sp, #4]
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	f003 fe73 	bl	800dcd0 <_vfiprintf_r>
 8009fea:	b002      	add	sp, #8
 8009fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ff0:	b004      	add	sp, #16
 8009ff2:	4770      	bx	lr
 8009ff4:	20000014 	.word	0x20000014

08009ff8 <_puts_r>:
 8009ff8:	b570      	push	{r4, r5, r6, lr}
 8009ffa:	460e      	mov	r6, r1
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	b118      	cbz	r0, 800a008 <_puts_r+0x10>
 800a000:	6983      	ldr	r3, [r0, #24]
 800a002:	b90b      	cbnz	r3, 800a008 <_puts_r+0x10>
 800a004:	f002 fa5c 	bl	800c4c0 <__sinit>
 800a008:	69ab      	ldr	r3, [r5, #24]
 800a00a:	68ac      	ldr	r4, [r5, #8]
 800a00c:	b913      	cbnz	r3, 800a014 <_puts_r+0x1c>
 800a00e:	4628      	mov	r0, r5
 800a010:	f002 fa56 	bl	800c4c0 <__sinit>
 800a014:	4b2c      	ldr	r3, [pc, #176]	; (800a0c8 <_puts_r+0xd0>)
 800a016:	429c      	cmp	r4, r3
 800a018:	d120      	bne.n	800a05c <_puts_r+0x64>
 800a01a:	686c      	ldr	r4, [r5, #4]
 800a01c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a01e:	07db      	lsls	r3, r3, #31
 800a020:	d405      	bmi.n	800a02e <_puts_r+0x36>
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	0598      	lsls	r0, r3, #22
 800a026:	d402      	bmi.n	800a02e <_puts_r+0x36>
 800a028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a02a:	f002 ff61 	bl	800cef0 <__retarget_lock_acquire_recursive>
 800a02e:	89a3      	ldrh	r3, [r4, #12]
 800a030:	0719      	lsls	r1, r3, #28
 800a032:	d51d      	bpl.n	800a070 <_puts_r+0x78>
 800a034:	6923      	ldr	r3, [r4, #16]
 800a036:	b1db      	cbz	r3, 800a070 <_puts_r+0x78>
 800a038:	3e01      	subs	r6, #1
 800a03a:	68a3      	ldr	r3, [r4, #8]
 800a03c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a040:	3b01      	subs	r3, #1
 800a042:	60a3      	str	r3, [r4, #8]
 800a044:	bb39      	cbnz	r1, 800a096 <_puts_r+0x9e>
 800a046:	2b00      	cmp	r3, #0
 800a048:	da38      	bge.n	800a0bc <_puts_r+0xc4>
 800a04a:	4622      	mov	r2, r4
 800a04c:	210a      	movs	r1, #10
 800a04e:	4628      	mov	r0, r5
 800a050:	f001 f966 	bl	800b320 <__swbuf_r>
 800a054:	3001      	adds	r0, #1
 800a056:	d011      	beq.n	800a07c <_puts_r+0x84>
 800a058:	250a      	movs	r5, #10
 800a05a:	e011      	b.n	800a080 <_puts_r+0x88>
 800a05c:	4b1b      	ldr	r3, [pc, #108]	; (800a0cc <_puts_r+0xd4>)
 800a05e:	429c      	cmp	r4, r3
 800a060:	d101      	bne.n	800a066 <_puts_r+0x6e>
 800a062:	68ac      	ldr	r4, [r5, #8]
 800a064:	e7da      	b.n	800a01c <_puts_r+0x24>
 800a066:	4b1a      	ldr	r3, [pc, #104]	; (800a0d0 <_puts_r+0xd8>)
 800a068:	429c      	cmp	r4, r3
 800a06a:	bf08      	it	eq
 800a06c:	68ec      	ldreq	r4, [r5, #12]
 800a06e:	e7d5      	b.n	800a01c <_puts_r+0x24>
 800a070:	4621      	mov	r1, r4
 800a072:	4628      	mov	r0, r5
 800a074:	f001 f9a6 	bl	800b3c4 <__swsetup_r>
 800a078:	2800      	cmp	r0, #0
 800a07a:	d0dd      	beq.n	800a038 <_puts_r+0x40>
 800a07c:	f04f 35ff 	mov.w	r5, #4294967295
 800a080:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a082:	07da      	lsls	r2, r3, #31
 800a084:	d405      	bmi.n	800a092 <_puts_r+0x9a>
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	059b      	lsls	r3, r3, #22
 800a08a:	d402      	bmi.n	800a092 <_puts_r+0x9a>
 800a08c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a08e:	f002 ff31 	bl	800cef4 <__retarget_lock_release_recursive>
 800a092:	4628      	mov	r0, r5
 800a094:	bd70      	pop	{r4, r5, r6, pc}
 800a096:	2b00      	cmp	r3, #0
 800a098:	da04      	bge.n	800a0a4 <_puts_r+0xac>
 800a09a:	69a2      	ldr	r2, [r4, #24]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	dc06      	bgt.n	800a0ae <_puts_r+0xb6>
 800a0a0:	290a      	cmp	r1, #10
 800a0a2:	d004      	beq.n	800a0ae <_puts_r+0xb6>
 800a0a4:	6823      	ldr	r3, [r4, #0]
 800a0a6:	1c5a      	adds	r2, r3, #1
 800a0a8:	6022      	str	r2, [r4, #0]
 800a0aa:	7019      	strb	r1, [r3, #0]
 800a0ac:	e7c5      	b.n	800a03a <_puts_r+0x42>
 800a0ae:	4622      	mov	r2, r4
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	f001 f935 	bl	800b320 <__swbuf_r>
 800a0b6:	3001      	adds	r0, #1
 800a0b8:	d1bf      	bne.n	800a03a <_puts_r+0x42>
 800a0ba:	e7df      	b.n	800a07c <_puts_r+0x84>
 800a0bc:	6823      	ldr	r3, [r4, #0]
 800a0be:	250a      	movs	r5, #10
 800a0c0:	1c5a      	adds	r2, r3, #1
 800a0c2:	6022      	str	r2, [r4, #0]
 800a0c4:	701d      	strb	r5, [r3, #0]
 800a0c6:	e7db      	b.n	800a080 <_puts_r+0x88>
 800a0c8:	0800eff0 	.word	0x0800eff0
 800a0cc:	0800f010 	.word	0x0800f010
 800a0d0:	0800efd0 	.word	0x0800efd0

0800a0d4 <puts>:
 800a0d4:	4b02      	ldr	r3, [pc, #8]	; (800a0e0 <puts+0xc>)
 800a0d6:	4601      	mov	r1, r0
 800a0d8:	6818      	ldr	r0, [r3, #0]
 800a0da:	f7ff bf8d 	b.w	8009ff8 <_puts_r>
 800a0de:	bf00      	nop
 800a0e0:	20000014 	.word	0x20000014

0800a0e4 <_sbrk_r>:
 800a0e4:	b538      	push	{r3, r4, r5, lr}
 800a0e6:	4d06      	ldr	r5, [pc, #24]	; (800a100 <_sbrk_r+0x1c>)
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	4604      	mov	r4, r0
 800a0ec:	4608      	mov	r0, r1
 800a0ee:	602b      	str	r3, [r5, #0]
 800a0f0:	f7f8 f97c 	bl	80023ec <_sbrk>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	d102      	bne.n	800a0fe <_sbrk_r+0x1a>
 800a0f8:	682b      	ldr	r3, [r5, #0]
 800a0fa:	b103      	cbz	r3, 800a0fe <_sbrk_r+0x1a>
 800a0fc:	6023      	str	r3, [r4, #0]
 800a0fe:	bd38      	pop	{r3, r4, r5, pc}
 800a100:	20000520 	.word	0x20000520

0800a104 <nanf>:
 800a104:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a10c <nanf+0x8>
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	7fc00000 	.word	0x7fc00000

0800a110 <siprintf>:
 800a110:	b40e      	push	{r1, r2, r3}
 800a112:	b500      	push	{lr}
 800a114:	b09c      	sub	sp, #112	; 0x70
 800a116:	ab1d      	add	r3, sp, #116	; 0x74
 800a118:	9002      	str	r0, [sp, #8]
 800a11a:	9006      	str	r0, [sp, #24]
 800a11c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a120:	4809      	ldr	r0, [pc, #36]	; (800a148 <siprintf+0x38>)
 800a122:	9107      	str	r1, [sp, #28]
 800a124:	9104      	str	r1, [sp, #16]
 800a126:	4909      	ldr	r1, [pc, #36]	; (800a14c <siprintf+0x3c>)
 800a128:	f853 2b04 	ldr.w	r2, [r3], #4
 800a12c:	9105      	str	r1, [sp, #20]
 800a12e:	6800      	ldr	r0, [r0, #0]
 800a130:	9301      	str	r3, [sp, #4]
 800a132:	a902      	add	r1, sp, #8
 800a134:	f003 fca2 	bl	800da7c <_svfiprintf_r>
 800a138:	9b02      	ldr	r3, [sp, #8]
 800a13a:	2200      	movs	r2, #0
 800a13c:	701a      	strb	r2, [r3, #0]
 800a13e:	b01c      	add	sp, #112	; 0x70
 800a140:	f85d eb04 	ldr.w	lr, [sp], #4
 800a144:	b003      	add	sp, #12
 800a146:	4770      	bx	lr
 800a148:	20000014 	.word	0x20000014
 800a14c:	ffff0208 	.word	0xffff0208

0800a150 <sulp>:
 800a150:	b570      	push	{r4, r5, r6, lr}
 800a152:	4604      	mov	r4, r0
 800a154:	460d      	mov	r5, r1
 800a156:	ec45 4b10 	vmov	d0, r4, r5
 800a15a:	4616      	mov	r6, r2
 800a15c:	f003 face 	bl	800d6fc <__ulp>
 800a160:	ec51 0b10 	vmov	r0, r1, d0
 800a164:	b17e      	cbz	r6, 800a186 <sulp+0x36>
 800a166:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a16a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a16e:	2b00      	cmp	r3, #0
 800a170:	dd09      	ble.n	800a186 <sulp+0x36>
 800a172:	051b      	lsls	r3, r3, #20
 800a174:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a178:	2400      	movs	r4, #0
 800a17a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a17e:	4622      	mov	r2, r4
 800a180:	462b      	mov	r3, r5
 800a182:	f7f6 fa43 	bl	800060c <__aeabi_dmul>
 800a186:	bd70      	pop	{r4, r5, r6, pc}

0800a188 <_strtod_l>:
 800a188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a18c:	ed2d 8b02 	vpush	{d8}
 800a190:	b09d      	sub	sp, #116	; 0x74
 800a192:	461f      	mov	r7, r3
 800a194:	2300      	movs	r3, #0
 800a196:	9318      	str	r3, [sp, #96]	; 0x60
 800a198:	4ba2      	ldr	r3, [pc, #648]	; (800a424 <_strtod_l+0x29c>)
 800a19a:	9213      	str	r2, [sp, #76]	; 0x4c
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	9305      	str	r3, [sp, #20]
 800a1a0:	4604      	mov	r4, r0
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	4688      	mov	r8, r1
 800a1a6:	f7f6 f813 	bl	80001d0 <strlen>
 800a1aa:	f04f 0a00 	mov.w	sl, #0
 800a1ae:	4605      	mov	r5, r0
 800a1b0:	f04f 0b00 	mov.w	fp, #0
 800a1b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a1b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1ba:	781a      	ldrb	r2, [r3, #0]
 800a1bc:	2a2b      	cmp	r2, #43	; 0x2b
 800a1be:	d04e      	beq.n	800a25e <_strtod_l+0xd6>
 800a1c0:	d83b      	bhi.n	800a23a <_strtod_l+0xb2>
 800a1c2:	2a0d      	cmp	r2, #13
 800a1c4:	d834      	bhi.n	800a230 <_strtod_l+0xa8>
 800a1c6:	2a08      	cmp	r2, #8
 800a1c8:	d834      	bhi.n	800a234 <_strtod_l+0xac>
 800a1ca:	2a00      	cmp	r2, #0
 800a1cc:	d03e      	beq.n	800a24c <_strtod_l+0xc4>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	930a      	str	r3, [sp, #40]	; 0x28
 800a1d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a1d4:	7833      	ldrb	r3, [r6, #0]
 800a1d6:	2b30      	cmp	r3, #48	; 0x30
 800a1d8:	f040 80b0 	bne.w	800a33c <_strtod_l+0x1b4>
 800a1dc:	7873      	ldrb	r3, [r6, #1]
 800a1de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1e2:	2b58      	cmp	r3, #88	; 0x58
 800a1e4:	d168      	bne.n	800a2b8 <_strtod_l+0x130>
 800a1e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	ab18      	add	r3, sp, #96	; 0x60
 800a1ec:	9702      	str	r7, [sp, #8]
 800a1ee:	9300      	str	r3, [sp, #0]
 800a1f0:	4a8d      	ldr	r2, [pc, #564]	; (800a428 <_strtod_l+0x2a0>)
 800a1f2:	ab19      	add	r3, sp, #100	; 0x64
 800a1f4:	a917      	add	r1, sp, #92	; 0x5c
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f002 fa78 	bl	800c6ec <__gethex>
 800a1fc:	f010 0707 	ands.w	r7, r0, #7
 800a200:	4605      	mov	r5, r0
 800a202:	d005      	beq.n	800a210 <_strtod_l+0x88>
 800a204:	2f06      	cmp	r7, #6
 800a206:	d12c      	bne.n	800a262 <_strtod_l+0xda>
 800a208:	3601      	adds	r6, #1
 800a20a:	2300      	movs	r3, #0
 800a20c:	9617      	str	r6, [sp, #92]	; 0x5c
 800a20e:	930a      	str	r3, [sp, #40]	; 0x28
 800a210:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a212:	2b00      	cmp	r3, #0
 800a214:	f040 8590 	bne.w	800ad38 <_strtod_l+0xbb0>
 800a218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a21a:	b1eb      	cbz	r3, 800a258 <_strtod_l+0xd0>
 800a21c:	4652      	mov	r2, sl
 800a21e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a222:	ec43 2b10 	vmov	d0, r2, r3
 800a226:	b01d      	add	sp, #116	; 0x74
 800a228:	ecbd 8b02 	vpop	{d8}
 800a22c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a230:	2a20      	cmp	r2, #32
 800a232:	d1cc      	bne.n	800a1ce <_strtod_l+0x46>
 800a234:	3301      	adds	r3, #1
 800a236:	9317      	str	r3, [sp, #92]	; 0x5c
 800a238:	e7be      	b.n	800a1b8 <_strtod_l+0x30>
 800a23a:	2a2d      	cmp	r2, #45	; 0x2d
 800a23c:	d1c7      	bne.n	800a1ce <_strtod_l+0x46>
 800a23e:	2201      	movs	r2, #1
 800a240:	920a      	str	r2, [sp, #40]	; 0x28
 800a242:	1c5a      	adds	r2, r3, #1
 800a244:	9217      	str	r2, [sp, #92]	; 0x5c
 800a246:	785b      	ldrb	r3, [r3, #1]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1c2      	bne.n	800a1d2 <_strtod_l+0x4a>
 800a24c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a24e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a252:	2b00      	cmp	r3, #0
 800a254:	f040 856e 	bne.w	800ad34 <_strtod_l+0xbac>
 800a258:	4652      	mov	r2, sl
 800a25a:	465b      	mov	r3, fp
 800a25c:	e7e1      	b.n	800a222 <_strtod_l+0x9a>
 800a25e:	2200      	movs	r2, #0
 800a260:	e7ee      	b.n	800a240 <_strtod_l+0xb8>
 800a262:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a264:	b13a      	cbz	r2, 800a276 <_strtod_l+0xee>
 800a266:	2135      	movs	r1, #53	; 0x35
 800a268:	a81a      	add	r0, sp, #104	; 0x68
 800a26a:	f003 fb52 	bl	800d912 <__copybits>
 800a26e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a270:	4620      	mov	r0, r4
 800a272:	f002 ff11 	bl	800d098 <_Bfree>
 800a276:	3f01      	subs	r7, #1
 800a278:	2f04      	cmp	r7, #4
 800a27a:	d806      	bhi.n	800a28a <_strtod_l+0x102>
 800a27c:	e8df f007 	tbb	[pc, r7]
 800a280:	1714030a 	.word	0x1714030a
 800a284:	0a          	.byte	0x0a
 800a285:	00          	.byte	0x00
 800a286:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a28a:	0728      	lsls	r0, r5, #28
 800a28c:	d5c0      	bpl.n	800a210 <_strtod_l+0x88>
 800a28e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a292:	e7bd      	b.n	800a210 <_strtod_l+0x88>
 800a294:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a298:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a29a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a29e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a2a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a2a6:	e7f0      	b.n	800a28a <_strtod_l+0x102>
 800a2a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800a42c <_strtod_l+0x2a4>
 800a2ac:	e7ed      	b.n	800a28a <_strtod_l+0x102>
 800a2ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a2b2:	f04f 3aff 	mov.w	sl, #4294967295
 800a2b6:	e7e8      	b.n	800a28a <_strtod_l+0x102>
 800a2b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2ba:	1c5a      	adds	r2, r3, #1
 800a2bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800a2be:	785b      	ldrb	r3, [r3, #1]
 800a2c0:	2b30      	cmp	r3, #48	; 0x30
 800a2c2:	d0f9      	beq.n	800a2b8 <_strtod_l+0x130>
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d0a3      	beq.n	800a210 <_strtod_l+0x88>
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	f04f 0900 	mov.w	r9, #0
 800a2ce:	9304      	str	r3, [sp, #16]
 800a2d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2d2:	9308      	str	r3, [sp, #32]
 800a2d4:	f8cd 901c 	str.w	r9, [sp, #28]
 800a2d8:	464f      	mov	r7, r9
 800a2da:	220a      	movs	r2, #10
 800a2dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a2de:	7806      	ldrb	r6, [r0, #0]
 800a2e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a2e4:	b2d9      	uxtb	r1, r3
 800a2e6:	2909      	cmp	r1, #9
 800a2e8:	d92a      	bls.n	800a340 <_strtod_l+0x1b8>
 800a2ea:	9905      	ldr	r1, [sp, #20]
 800a2ec:	462a      	mov	r2, r5
 800a2ee:	f003 fea0 	bl	800e032 <strncmp>
 800a2f2:	b398      	cbz	r0, 800a35c <_strtod_l+0x1d4>
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	4632      	mov	r2, r6
 800a2f8:	463d      	mov	r5, r7
 800a2fa:	9005      	str	r0, [sp, #20]
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2a65      	cmp	r2, #101	; 0x65
 800a300:	d001      	beq.n	800a306 <_strtod_l+0x17e>
 800a302:	2a45      	cmp	r2, #69	; 0x45
 800a304:	d118      	bne.n	800a338 <_strtod_l+0x1b0>
 800a306:	b91d      	cbnz	r5, 800a310 <_strtod_l+0x188>
 800a308:	9a04      	ldr	r2, [sp, #16]
 800a30a:	4302      	orrs	r2, r0
 800a30c:	d09e      	beq.n	800a24c <_strtod_l+0xc4>
 800a30e:	2500      	movs	r5, #0
 800a310:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a314:	f108 0201 	add.w	r2, r8, #1
 800a318:	9217      	str	r2, [sp, #92]	; 0x5c
 800a31a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a31e:	2a2b      	cmp	r2, #43	; 0x2b
 800a320:	d075      	beq.n	800a40e <_strtod_l+0x286>
 800a322:	2a2d      	cmp	r2, #45	; 0x2d
 800a324:	d07b      	beq.n	800a41e <_strtod_l+0x296>
 800a326:	f04f 0c00 	mov.w	ip, #0
 800a32a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a32e:	2909      	cmp	r1, #9
 800a330:	f240 8082 	bls.w	800a438 <_strtod_l+0x2b0>
 800a334:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a338:	2600      	movs	r6, #0
 800a33a:	e09d      	b.n	800a478 <_strtod_l+0x2f0>
 800a33c:	2300      	movs	r3, #0
 800a33e:	e7c4      	b.n	800a2ca <_strtod_l+0x142>
 800a340:	2f08      	cmp	r7, #8
 800a342:	bfd8      	it	le
 800a344:	9907      	ldrle	r1, [sp, #28]
 800a346:	f100 0001 	add.w	r0, r0, #1
 800a34a:	bfda      	itte	le
 800a34c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a350:	9307      	strle	r3, [sp, #28]
 800a352:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a356:	3701      	adds	r7, #1
 800a358:	9017      	str	r0, [sp, #92]	; 0x5c
 800a35a:	e7bf      	b.n	800a2dc <_strtod_l+0x154>
 800a35c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a35e:	195a      	adds	r2, r3, r5
 800a360:	9217      	str	r2, [sp, #92]	; 0x5c
 800a362:	5d5a      	ldrb	r2, [r3, r5]
 800a364:	2f00      	cmp	r7, #0
 800a366:	d037      	beq.n	800a3d8 <_strtod_l+0x250>
 800a368:	9005      	str	r0, [sp, #20]
 800a36a:	463d      	mov	r5, r7
 800a36c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a370:	2b09      	cmp	r3, #9
 800a372:	d912      	bls.n	800a39a <_strtod_l+0x212>
 800a374:	2301      	movs	r3, #1
 800a376:	e7c2      	b.n	800a2fe <_strtod_l+0x176>
 800a378:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a37a:	1c5a      	adds	r2, r3, #1
 800a37c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a37e:	785a      	ldrb	r2, [r3, #1]
 800a380:	3001      	adds	r0, #1
 800a382:	2a30      	cmp	r2, #48	; 0x30
 800a384:	d0f8      	beq.n	800a378 <_strtod_l+0x1f0>
 800a386:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a38a:	2b08      	cmp	r3, #8
 800a38c:	f200 84d9 	bhi.w	800ad42 <_strtod_l+0xbba>
 800a390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a392:	9005      	str	r0, [sp, #20]
 800a394:	2000      	movs	r0, #0
 800a396:	9308      	str	r3, [sp, #32]
 800a398:	4605      	mov	r5, r0
 800a39a:	3a30      	subs	r2, #48	; 0x30
 800a39c:	f100 0301 	add.w	r3, r0, #1
 800a3a0:	d014      	beq.n	800a3cc <_strtod_l+0x244>
 800a3a2:	9905      	ldr	r1, [sp, #20]
 800a3a4:	4419      	add	r1, r3
 800a3a6:	9105      	str	r1, [sp, #20]
 800a3a8:	462b      	mov	r3, r5
 800a3aa:	eb00 0e05 	add.w	lr, r0, r5
 800a3ae:	210a      	movs	r1, #10
 800a3b0:	4573      	cmp	r3, lr
 800a3b2:	d113      	bne.n	800a3dc <_strtod_l+0x254>
 800a3b4:	182b      	adds	r3, r5, r0
 800a3b6:	2b08      	cmp	r3, #8
 800a3b8:	f105 0501 	add.w	r5, r5, #1
 800a3bc:	4405      	add	r5, r0
 800a3be:	dc1c      	bgt.n	800a3fa <_strtod_l+0x272>
 800a3c0:	9907      	ldr	r1, [sp, #28]
 800a3c2:	230a      	movs	r3, #10
 800a3c4:	fb03 2301 	mla	r3, r3, r1, r2
 800a3c8:	9307      	str	r3, [sp, #28]
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a3ce:	1c51      	adds	r1, r2, #1
 800a3d0:	9117      	str	r1, [sp, #92]	; 0x5c
 800a3d2:	7852      	ldrb	r2, [r2, #1]
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	e7c9      	b.n	800a36c <_strtod_l+0x1e4>
 800a3d8:	4638      	mov	r0, r7
 800a3da:	e7d2      	b.n	800a382 <_strtod_l+0x1fa>
 800a3dc:	2b08      	cmp	r3, #8
 800a3de:	dc04      	bgt.n	800a3ea <_strtod_l+0x262>
 800a3e0:	9e07      	ldr	r6, [sp, #28]
 800a3e2:	434e      	muls	r6, r1
 800a3e4:	9607      	str	r6, [sp, #28]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	e7e2      	b.n	800a3b0 <_strtod_l+0x228>
 800a3ea:	f103 0c01 	add.w	ip, r3, #1
 800a3ee:	f1bc 0f10 	cmp.w	ip, #16
 800a3f2:	bfd8      	it	le
 800a3f4:	fb01 f909 	mulle.w	r9, r1, r9
 800a3f8:	e7f5      	b.n	800a3e6 <_strtod_l+0x25e>
 800a3fa:	2d10      	cmp	r5, #16
 800a3fc:	bfdc      	itt	le
 800a3fe:	230a      	movle	r3, #10
 800a400:	fb03 2909 	mlale	r9, r3, r9, r2
 800a404:	e7e1      	b.n	800a3ca <_strtod_l+0x242>
 800a406:	2300      	movs	r3, #0
 800a408:	9305      	str	r3, [sp, #20]
 800a40a:	2301      	movs	r3, #1
 800a40c:	e77c      	b.n	800a308 <_strtod_l+0x180>
 800a40e:	f04f 0c00 	mov.w	ip, #0
 800a412:	f108 0202 	add.w	r2, r8, #2
 800a416:	9217      	str	r2, [sp, #92]	; 0x5c
 800a418:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a41c:	e785      	b.n	800a32a <_strtod_l+0x1a2>
 800a41e:	f04f 0c01 	mov.w	ip, #1
 800a422:	e7f6      	b.n	800a412 <_strtod_l+0x28a>
 800a424:	0800f098 	.word	0x0800f098
 800a428:	0800ecd8 	.word	0x0800ecd8
 800a42c:	7ff00000 	.word	0x7ff00000
 800a430:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a432:	1c51      	adds	r1, r2, #1
 800a434:	9117      	str	r1, [sp, #92]	; 0x5c
 800a436:	7852      	ldrb	r2, [r2, #1]
 800a438:	2a30      	cmp	r2, #48	; 0x30
 800a43a:	d0f9      	beq.n	800a430 <_strtod_l+0x2a8>
 800a43c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a440:	2908      	cmp	r1, #8
 800a442:	f63f af79 	bhi.w	800a338 <_strtod_l+0x1b0>
 800a446:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a44a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a44c:	9206      	str	r2, [sp, #24]
 800a44e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a450:	1c51      	adds	r1, r2, #1
 800a452:	9117      	str	r1, [sp, #92]	; 0x5c
 800a454:	7852      	ldrb	r2, [r2, #1]
 800a456:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a45a:	2e09      	cmp	r6, #9
 800a45c:	d937      	bls.n	800a4ce <_strtod_l+0x346>
 800a45e:	9e06      	ldr	r6, [sp, #24]
 800a460:	1b89      	subs	r1, r1, r6
 800a462:	2908      	cmp	r1, #8
 800a464:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a468:	dc02      	bgt.n	800a470 <_strtod_l+0x2e8>
 800a46a:	4576      	cmp	r6, lr
 800a46c:	bfa8      	it	ge
 800a46e:	4676      	movge	r6, lr
 800a470:	f1bc 0f00 	cmp.w	ip, #0
 800a474:	d000      	beq.n	800a478 <_strtod_l+0x2f0>
 800a476:	4276      	negs	r6, r6
 800a478:	2d00      	cmp	r5, #0
 800a47a:	d14d      	bne.n	800a518 <_strtod_l+0x390>
 800a47c:	9904      	ldr	r1, [sp, #16]
 800a47e:	4301      	orrs	r1, r0
 800a480:	f47f aec6 	bne.w	800a210 <_strtod_l+0x88>
 800a484:	2b00      	cmp	r3, #0
 800a486:	f47f aee1 	bne.w	800a24c <_strtod_l+0xc4>
 800a48a:	2a69      	cmp	r2, #105	; 0x69
 800a48c:	d027      	beq.n	800a4de <_strtod_l+0x356>
 800a48e:	dc24      	bgt.n	800a4da <_strtod_l+0x352>
 800a490:	2a49      	cmp	r2, #73	; 0x49
 800a492:	d024      	beq.n	800a4de <_strtod_l+0x356>
 800a494:	2a4e      	cmp	r2, #78	; 0x4e
 800a496:	f47f aed9 	bne.w	800a24c <_strtod_l+0xc4>
 800a49a:	499f      	ldr	r1, [pc, #636]	; (800a718 <_strtod_l+0x590>)
 800a49c:	a817      	add	r0, sp, #92	; 0x5c
 800a49e:	f002 fb7d 	bl	800cb9c <__match>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	f43f aed2 	beq.w	800a24c <_strtod_l+0xc4>
 800a4a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	2b28      	cmp	r3, #40	; 0x28
 800a4ae:	d12d      	bne.n	800a50c <_strtod_l+0x384>
 800a4b0:	499a      	ldr	r1, [pc, #616]	; (800a71c <_strtod_l+0x594>)
 800a4b2:	aa1a      	add	r2, sp, #104	; 0x68
 800a4b4:	a817      	add	r0, sp, #92	; 0x5c
 800a4b6:	f002 fb85 	bl	800cbc4 <__hexnan>
 800a4ba:	2805      	cmp	r0, #5
 800a4bc:	d126      	bne.n	800a50c <_strtod_l+0x384>
 800a4be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a4c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800a4c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a4c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a4cc:	e6a0      	b.n	800a210 <_strtod_l+0x88>
 800a4ce:	210a      	movs	r1, #10
 800a4d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800a4d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a4d8:	e7b9      	b.n	800a44e <_strtod_l+0x2c6>
 800a4da:	2a6e      	cmp	r2, #110	; 0x6e
 800a4dc:	e7db      	b.n	800a496 <_strtod_l+0x30e>
 800a4de:	4990      	ldr	r1, [pc, #576]	; (800a720 <_strtod_l+0x598>)
 800a4e0:	a817      	add	r0, sp, #92	; 0x5c
 800a4e2:	f002 fb5b 	bl	800cb9c <__match>
 800a4e6:	2800      	cmp	r0, #0
 800a4e8:	f43f aeb0 	beq.w	800a24c <_strtod_l+0xc4>
 800a4ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4ee:	498d      	ldr	r1, [pc, #564]	; (800a724 <_strtod_l+0x59c>)
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	a817      	add	r0, sp, #92	; 0x5c
 800a4f4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4f6:	f002 fb51 	bl	800cb9c <__match>
 800a4fa:	b910      	cbnz	r0, 800a502 <_strtod_l+0x37a>
 800a4fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4fe:	3301      	adds	r3, #1
 800a500:	9317      	str	r3, [sp, #92]	; 0x5c
 800a502:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a734 <_strtod_l+0x5ac>
 800a506:	f04f 0a00 	mov.w	sl, #0
 800a50a:	e681      	b.n	800a210 <_strtod_l+0x88>
 800a50c:	4886      	ldr	r0, [pc, #536]	; (800a728 <_strtod_l+0x5a0>)
 800a50e:	f003 fd0f 	bl	800df30 <nan>
 800a512:	ec5b ab10 	vmov	sl, fp, d0
 800a516:	e67b      	b.n	800a210 <_strtod_l+0x88>
 800a518:	9b05      	ldr	r3, [sp, #20]
 800a51a:	9807      	ldr	r0, [sp, #28]
 800a51c:	1af3      	subs	r3, r6, r3
 800a51e:	2f00      	cmp	r7, #0
 800a520:	bf08      	it	eq
 800a522:	462f      	moveq	r7, r5
 800a524:	2d10      	cmp	r5, #16
 800a526:	9306      	str	r3, [sp, #24]
 800a528:	46a8      	mov	r8, r5
 800a52a:	bfa8      	it	ge
 800a52c:	f04f 0810 	movge.w	r8, #16
 800a530:	f7f5 fff2 	bl	8000518 <__aeabi_ui2d>
 800a534:	2d09      	cmp	r5, #9
 800a536:	4682      	mov	sl, r0
 800a538:	468b      	mov	fp, r1
 800a53a:	dd13      	ble.n	800a564 <_strtod_l+0x3dc>
 800a53c:	4b7b      	ldr	r3, [pc, #492]	; (800a72c <_strtod_l+0x5a4>)
 800a53e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a542:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a546:	f7f6 f861 	bl	800060c <__aeabi_dmul>
 800a54a:	4682      	mov	sl, r0
 800a54c:	4648      	mov	r0, r9
 800a54e:	468b      	mov	fp, r1
 800a550:	f7f5 ffe2 	bl	8000518 <__aeabi_ui2d>
 800a554:	4602      	mov	r2, r0
 800a556:	460b      	mov	r3, r1
 800a558:	4650      	mov	r0, sl
 800a55a:	4659      	mov	r1, fp
 800a55c:	f7f5 fea0 	bl	80002a0 <__adddf3>
 800a560:	4682      	mov	sl, r0
 800a562:	468b      	mov	fp, r1
 800a564:	2d0f      	cmp	r5, #15
 800a566:	dc38      	bgt.n	800a5da <_strtod_l+0x452>
 800a568:	9b06      	ldr	r3, [sp, #24]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f43f ae50 	beq.w	800a210 <_strtod_l+0x88>
 800a570:	dd24      	ble.n	800a5bc <_strtod_l+0x434>
 800a572:	2b16      	cmp	r3, #22
 800a574:	dc0b      	bgt.n	800a58e <_strtod_l+0x406>
 800a576:	496d      	ldr	r1, [pc, #436]	; (800a72c <_strtod_l+0x5a4>)
 800a578:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a580:	4652      	mov	r2, sl
 800a582:	465b      	mov	r3, fp
 800a584:	f7f6 f842 	bl	800060c <__aeabi_dmul>
 800a588:	4682      	mov	sl, r0
 800a58a:	468b      	mov	fp, r1
 800a58c:	e640      	b.n	800a210 <_strtod_l+0x88>
 800a58e:	9a06      	ldr	r2, [sp, #24]
 800a590:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a594:	4293      	cmp	r3, r2
 800a596:	db20      	blt.n	800a5da <_strtod_l+0x452>
 800a598:	4c64      	ldr	r4, [pc, #400]	; (800a72c <_strtod_l+0x5a4>)
 800a59a:	f1c5 050f 	rsb	r5, r5, #15
 800a59e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a5a2:	4652      	mov	r2, sl
 800a5a4:	465b      	mov	r3, fp
 800a5a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5aa:	f7f6 f82f 	bl	800060c <__aeabi_dmul>
 800a5ae:	9b06      	ldr	r3, [sp, #24]
 800a5b0:	1b5d      	subs	r5, r3, r5
 800a5b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a5b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a5ba:	e7e3      	b.n	800a584 <_strtod_l+0x3fc>
 800a5bc:	9b06      	ldr	r3, [sp, #24]
 800a5be:	3316      	adds	r3, #22
 800a5c0:	db0b      	blt.n	800a5da <_strtod_l+0x452>
 800a5c2:	9b05      	ldr	r3, [sp, #20]
 800a5c4:	1b9e      	subs	r6, r3, r6
 800a5c6:	4b59      	ldr	r3, [pc, #356]	; (800a72c <_strtod_l+0x5a4>)
 800a5c8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a5cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5d0:	4650      	mov	r0, sl
 800a5d2:	4659      	mov	r1, fp
 800a5d4:	f7f6 f944 	bl	8000860 <__aeabi_ddiv>
 800a5d8:	e7d6      	b.n	800a588 <_strtod_l+0x400>
 800a5da:	9b06      	ldr	r3, [sp, #24]
 800a5dc:	eba5 0808 	sub.w	r8, r5, r8
 800a5e0:	4498      	add	r8, r3
 800a5e2:	f1b8 0f00 	cmp.w	r8, #0
 800a5e6:	dd74      	ble.n	800a6d2 <_strtod_l+0x54a>
 800a5e8:	f018 030f 	ands.w	r3, r8, #15
 800a5ec:	d00a      	beq.n	800a604 <_strtod_l+0x47c>
 800a5ee:	494f      	ldr	r1, [pc, #316]	; (800a72c <_strtod_l+0x5a4>)
 800a5f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a5f4:	4652      	mov	r2, sl
 800a5f6:	465b      	mov	r3, fp
 800a5f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5fc:	f7f6 f806 	bl	800060c <__aeabi_dmul>
 800a600:	4682      	mov	sl, r0
 800a602:	468b      	mov	fp, r1
 800a604:	f038 080f 	bics.w	r8, r8, #15
 800a608:	d04f      	beq.n	800a6aa <_strtod_l+0x522>
 800a60a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a60e:	dd22      	ble.n	800a656 <_strtod_l+0x4ce>
 800a610:	2500      	movs	r5, #0
 800a612:	462e      	mov	r6, r5
 800a614:	9507      	str	r5, [sp, #28]
 800a616:	9505      	str	r5, [sp, #20]
 800a618:	2322      	movs	r3, #34	; 0x22
 800a61a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a734 <_strtod_l+0x5ac>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	f04f 0a00 	mov.w	sl, #0
 800a624:	9b07      	ldr	r3, [sp, #28]
 800a626:	2b00      	cmp	r3, #0
 800a628:	f43f adf2 	beq.w	800a210 <_strtod_l+0x88>
 800a62c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a62e:	4620      	mov	r0, r4
 800a630:	f002 fd32 	bl	800d098 <_Bfree>
 800a634:	9905      	ldr	r1, [sp, #20]
 800a636:	4620      	mov	r0, r4
 800a638:	f002 fd2e 	bl	800d098 <_Bfree>
 800a63c:	4631      	mov	r1, r6
 800a63e:	4620      	mov	r0, r4
 800a640:	f002 fd2a 	bl	800d098 <_Bfree>
 800a644:	9907      	ldr	r1, [sp, #28]
 800a646:	4620      	mov	r0, r4
 800a648:	f002 fd26 	bl	800d098 <_Bfree>
 800a64c:	4629      	mov	r1, r5
 800a64e:	4620      	mov	r0, r4
 800a650:	f002 fd22 	bl	800d098 <_Bfree>
 800a654:	e5dc      	b.n	800a210 <_strtod_l+0x88>
 800a656:	4b36      	ldr	r3, [pc, #216]	; (800a730 <_strtod_l+0x5a8>)
 800a658:	9304      	str	r3, [sp, #16]
 800a65a:	2300      	movs	r3, #0
 800a65c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a660:	4650      	mov	r0, sl
 800a662:	4659      	mov	r1, fp
 800a664:	4699      	mov	r9, r3
 800a666:	f1b8 0f01 	cmp.w	r8, #1
 800a66a:	dc21      	bgt.n	800a6b0 <_strtod_l+0x528>
 800a66c:	b10b      	cbz	r3, 800a672 <_strtod_l+0x4ea>
 800a66e:	4682      	mov	sl, r0
 800a670:	468b      	mov	fp, r1
 800a672:	4b2f      	ldr	r3, [pc, #188]	; (800a730 <_strtod_l+0x5a8>)
 800a674:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a678:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a67c:	4652      	mov	r2, sl
 800a67e:	465b      	mov	r3, fp
 800a680:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a684:	f7f5 ffc2 	bl	800060c <__aeabi_dmul>
 800a688:	4b2a      	ldr	r3, [pc, #168]	; (800a734 <_strtod_l+0x5ac>)
 800a68a:	460a      	mov	r2, r1
 800a68c:	400b      	ands	r3, r1
 800a68e:	492a      	ldr	r1, [pc, #168]	; (800a738 <_strtod_l+0x5b0>)
 800a690:	428b      	cmp	r3, r1
 800a692:	4682      	mov	sl, r0
 800a694:	d8bc      	bhi.n	800a610 <_strtod_l+0x488>
 800a696:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a69a:	428b      	cmp	r3, r1
 800a69c:	bf86      	itte	hi
 800a69e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a73c <_strtod_l+0x5b4>
 800a6a2:	f04f 3aff 	movhi.w	sl, #4294967295
 800a6a6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	9304      	str	r3, [sp, #16]
 800a6ae:	e084      	b.n	800a7ba <_strtod_l+0x632>
 800a6b0:	f018 0f01 	tst.w	r8, #1
 800a6b4:	d005      	beq.n	800a6c2 <_strtod_l+0x53a>
 800a6b6:	9b04      	ldr	r3, [sp, #16]
 800a6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6bc:	f7f5 ffa6 	bl	800060c <__aeabi_dmul>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	9a04      	ldr	r2, [sp, #16]
 800a6c4:	3208      	adds	r2, #8
 800a6c6:	f109 0901 	add.w	r9, r9, #1
 800a6ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a6ce:	9204      	str	r2, [sp, #16]
 800a6d0:	e7c9      	b.n	800a666 <_strtod_l+0x4de>
 800a6d2:	d0ea      	beq.n	800a6aa <_strtod_l+0x522>
 800a6d4:	f1c8 0800 	rsb	r8, r8, #0
 800a6d8:	f018 020f 	ands.w	r2, r8, #15
 800a6dc:	d00a      	beq.n	800a6f4 <_strtod_l+0x56c>
 800a6de:	4b13      	ldr	r3, [pc, #76]	; (800a72c <_strtod_l+0x5a4>)
 800a6e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6e4:	4650      	mov	r0, sl
 800a6e6:	4659      	mov	r1, fp
 800a6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ec:	f7f6 f8b8 	bl	8000860 <__aeabi_ddiv>
 800a6f0:	4682      	mov	sl, r0
 800a6f2:	468b      	mov	fp, r1
 800a6f4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a6f8:	d0d7      	beq.n	800a6aa <_strtod_l+0x522>
 800a6fa:	f1b8 0f1f 	cmp.w	r8, #31
 800a6fe:	dd1f      	ble.n	800a740 <_strtod_l+0x5b8>
 800a700:	2500      	movs	r5, #0
 800a702:	462e      	mov	r6, r5
 800a704:	9507      	str	r5, [sp, #28]
 800a706:	9505      	str	r5, [sp, #20]
 800a708:	2322      	movs	r3, #34	; 0x22
 800a70a:	f04f 0a00 	mov.w	sl, #0
 800a70e:	f04f 0b00 	mov.w	fp, #0
 800a712:	6023      	str	r3, [r4, #0]
 800a714:	e786      	b.n	800a624 <_strtod_l+0x49c>
 800a716:	bf00      	nop
 800a718:	0800ecad 	.word	0x0800ecad
 800a71c:	0800ecec 	.word	0x0800ecec
 800a720:	0800eca5 	.word	0x0800eca5
 800a724:	0800ef59 	.word	0x0800ef59
 800a728:	0800eddf 	.word	0x0800eddf
 800a72c:	0800f130 	.word	0x0800f130
 800a730:	0800f108 	.word	0x0800f108
 800a734:	7ff00000 	.word	0x7ff00000
 800a738:	7ca00000 	.word	0x7ca00000
 800a73c:	7fefffff 	.word	0x7fefffff
 800a740:	f018 0310 	ands.w	r3, r8, #16
 800a744:	bf18      	it	ne
 800a746:	236a      	movne	r3, #106	; 0x6a
 800a748:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800aaf8 <_strtod_l+0x970>
 800a74c:	9304      	str	r3, [sp, #16]
 800a74e:	4650      	mov	r0, sl
 800a750:	4659      	mov	r1, fp
 800a752:	2300      	movs	r3, #0
 800a754:	f018 0f01 	tst.w	r8, #1
 800a758:	d004      	beq.n	800a764 <_strtod_l+0x5dc>
 800a75a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a75e:	f7f5 ff55 	bl	800060c <__aeabi_dmul>
 800a762:	2301      	movs	r3, #1
 800a764:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a768:	f109 0908 	add.w	r9, r9, #8
 800a76c:	d1f2      	bne.n	800a754 <_strtod_l+0x5cc>
 800a76e:	b10b      	cbz	r3, 800a774 <_strtod_l+0x5ec>
 800a770:	4682      	mov	sl, r0
 800a772:	468b      	mov	fp, r1
 800a774:	9b04      	ldr	r3, [sp, #16]
 800a776:	b1c3      	cbz	r3, 800a7aa <_strtod_l+0x622>
 800a778:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a77c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a780:	2b00      	cmp	r3, #0
 800a782:	4659      	mov	r1, fp
 800a784:	dd11      	ble.n	800a7aa <_strtod_l+0x622>
 800a786:	2b1f      	cmp	r3, #31
 800a788:	f340 8124 	ble.w	800a9d4 <_strtod_l+0x84c>
 800a78c:	2b34      	cmp	r3, #52	; 0x34
 800a78e:	bfde      	ittt	le
 800a790:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a794:	f04f 33ff 	movle.w	r3, #4294967295
 800a798:	fa03 f202 	lslle.w	r2, r3, r2
 800a79c:	f04f 0a00 	mov.w	sl, #0
 800a7a0:	bfcc      	ite	gt
 800a7a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a7a6:	ea02 0b01 	andle.w	fp, r2, r1
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	4650      	mov	r0, sl
 800a7b0:	4659      	mov	r1, fp
 800a7b2:	f7f6 f993 	bl	8000adc <__aeabi_dcmpeq>
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d1a2      	bne.n	800a700 <_strtod_l+0x578>
 800a7ba:	9b07      	ldr	r3, [sp, #28]
 800a7bc:	9300      	str	r3, [sp, #0]
 800a7be:	9908      	ldr	r1, [sp, #32]
 800a7c0:	462b      	mov	r3, r5
 800a7c2:	463a      	mov	r2, r7
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	f002 fccf 	bl	800d168 <__s2b>
 800a7ca:	9007      	str	r0, [sp, #28]
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	f43f af1f 	beq.w	800a610 <_strtod_l+0x488>
 800a7d2:	9b05      	ldr	r3, [sp, #20]
 800a7d4:	1b9e      	subs	r6, r3, r6
 800a7d6:	9b06      	ldr	r3, [sp, #24]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	bfb4      	ite	lt
 800a7dc:	4633      	movlt	r3, r6
 800a7de:	2300      	movge	r3, #0
 800a7e0:	930c      	str	r3, [sp, #48]	; 0x30
 800a7e2:	9b06      	ldr	r3, [sp, #24]
 800a7e4:	2500      	movs	r5, #0
 800a7e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a7ea:	9312      	str	r3, [sp, #72]	; 0x48
 800a7ec:	462e      	mov	r6, r5
 800a7ee:	9b07      	ldr	r3, [sp, #28]
 800a7f0:	4620      	mov	r0, r4
 800a7f2:	6859      	ldr	r1, [r3, #4]
 800a7f4:	f002 fc10 	bl	800d018 <_Balloc>
 800a7f8:	9005      	str	r0, [sp, #20]
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	f43f af0c 	beq.w	800a618 <_strtod_l+0x490>
 800a800:	9b07      	ldr	r3, [sp, #28]
 800a802:	691a      	ldr	r2, [r3, #16]
 800a804:	3202      	adds	r2, #2
 800a806:	f103 010c 	add.w	r1, r3, #12
 800a80a:	0092      	lsls	r2, r2, #2
 800a80c:	300c      	adds	r0, #12
 800a80e:	f002 fbe9 	bl	800cfe4 <memcpy>
 800a812:	ec4b ab10 	vmov	d0, sl, fp
 800a816:	aa1a      	add	r2, sp, #104	; 0x68
 800a818:	a919      	add	r1, sp, #100	; 0x64
 800a81a:	4620      	mov	r0, r4
 800a81c:	f002 ffea 	bl	800d7f4 <__d2b>
 800a820:	ec4b ab18 	vmov	d8, sl, fp
 800a824:	9018      	str	r0, [sp, #96]	; 0x60
 800a826:	2800      	cmp	r0, #0
 800a828:	f43f aef6 	beq.w	800a618 <_strtod_l+0x490>
 800a82c:	2101      	movs	r1, #1
 800a82e:	4620      	mov	r0, r4
 800a830:	f002 fd34 	bl	800d29c <__i2b>
 800a834:	4606      	mov	r6, r0
 800a836:	2800      	cmp	r0, #0
 800a838:	f43f aeee 	beq.w	800a618 <_strtod_l+0x490>
 800a83c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a83e:	9904      	ldr	r1, [sp, #16]
 800a840:	2b00      	cmp	r3, #0
 800a842:	bfab      	itete	ge
 800a844:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a846:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a848:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a84a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a84e:	bfac      	ite	ge
 800a850:	eb03 0902 	addge.w	r9, r3, r2
 800a854:	1ad7      	sublt	r7, r2, r3
 800a856:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a858:	eba3 0801 	sub.w	r8, r3, r1
 800a85c:	4490      	add	r8, r2
 800a85e:	4ba1      	ldr	r3, [pc, #644]	; (800aae4 <_strtod_l+0x95c>)
 800a860:	f108 38ff 	add.w	r8, r8, #4294967295
 800a864:	4598      	cmp	r8, r3
 800a866:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a86a:	f280 80c7 	bge.w	800a9fc <_strtod_l+0x874>
 800a86e:	eba3 0308 	sub.w	r3, r3, r8
 800a872:	2b1f      	cmp	r3, #31
 800a874:	eba2 0203 	sub.w	r2, r2, r3
 800a878:	f04f 0101 	mov.w	r1, #1
 800a87c:	f300 80b1 	bgt.w	800a9e2 <_strtod_l+0x85a>
 800a880:	fa01 f303 	lsl.w	r3, r1, r3
 800a884:	930d      	str	r3, [sp, #52]	; 0x34
 800a886:	2300      	movs	r3, #0
 800a888:	9308      	str	r3, [sp, #32]
 800a88a:	eb09 0802 	add.w	r8, r9, r2
 800a88e:	9b04      	ldr	r3, [sp, #16]
 800a890:	45c1      	cmp	r9, r8
 800a892:	4417      	add	r7, r2
 800a894:	441f      	add	r7, r3
 800a896:	464b      	mov	r3, r9
 800a898:	bfa8      	it	ge
 800a89a:	4643      	movge	r3, r8
 800a89c:	42bb      	cmp	r3, r7
 800a89e:	bfa8      	it	ge
 800a8a0:	463b      	movge	r3, r7
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	bfc2      	ittt	gt
 800a8a6:	eba8 0803 	subgt.w	r8, r8, r3
 800a8aa:	1aff      	subgt	r7, r7, r3
 800a8ac:	eba9 0903 	subgt.w	r9, r9, r3
 800a8b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	dd17      	ble.n	800a8e6 <_strtod_l+0x75e>
 800a8b6:	4631      	mov	r1, r6
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f002 fdae 	bl	800d41c <__pow5mult>
 800a8c0:	4606      	mov	r6, r0
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	f43f aea8 	beq.w	800a618 <_strtod_l+0x490>
 800a8c8:	4601      	mov	r1, r0
 800a8ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	f002 fcfb 	bl	800d2c8 <__multiply>
 800a8d2:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	f43f ae9f 	beq.w	800a618 <_strtod_l+0x490>
 800a8da:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f002 fbdb 	bl	800d098 <_Bfree>
 800a8e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8e4:	9318      	str	r3, [sp, #96]	; 0x60
 800a8e6:	f1b8 0f00 	cmp.w	r8, #0
 800a8ea:	f300 808c 	bgt.w	800aa06 <_strtod_l+0x87e>
 800a8ee:	9b06      	ldr	r3, [sp, #24]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	dd08      	ble.n	800a906 <_strtod_l+0x77e>
 800a8f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8f6:	9905      	ldr	r1, [sp, #20]
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	f002 fd8f 	bl	800d41c <__pow5mult>
 800a8fe:	9005      	str	r0, [sp, #20]
 800a900:	2800      	cmp	r0, #0
 800a902:	f43f ae89 	beq.w	800a618 <_strtod_l+0x490>
 800a906:	2f00      	cmp	r7, #0
 800a908:	dd08      	ble.n	800a91c <_strtod_l+0x794>
 800a90a:	9905      	ldr	r1, [sp, #20]
 800a90c:	463a      	mov	r2, r7
 800a90e:	4620      	mov	r0, r4
 800a910:	f002 fdde 	bl	800d4d0 <__lshift>
 800a914:	9005      	str	r0, [sp, #20]
 800a916:	2800      	cmp	r0, #0
 800a918:	f43f ae7e 	beq.w	800a618 <_strtod_l+0x490>
 800a91c:	f1b9 0f00 	cmp.w	r9, #0
 800a920:	dd08      	ble.n	800a934 <_strtod_l+0x7ac>
 800a922:	4631      	mov	r1, r6
 800a924:	464a      	mov	r2, r9
 800a926:	4620      	mov	r0, r4
 800a928:	f002 fdd2 	bl	800d4d0 <__lshift>
 800a92c:	4606      	mov	r6, r0
 800a92e:	2800      	cmp	r0, #0
 800a930:	f43f ae72 	beq.w	800a618 <_strtod_l+0x490>
 800a934:	9a05      	ldr	r2, [sp, #20]
 800a936:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a938:	4620      	mov	r0, r4
 800a93a:	f002 fe55 	bl	800d5e8 <__mdiff>
 800a93e:	4605      	mov	r5, r0
 800a940:	2800      	cmp	r0, #0
 800a942:	f43f ae69 	beq.w	800a618 <_strtod_l+0x490>
 800a946:	68c3      	ldr	r3, [r0, #12]
 800a948:	930b      	str	r3, [sp, #44]	; 0x2c
 800a94a:	2300      	movs	r3, #0
 800a94c:	60c3      	str	r3, [r0, #12]
 800a94e:	4631      	mov	r1, r6
 800a950:	f002 fe2e 	bl	800d5b0 <__mcmp>
 800a954:	2800      	cmp	r0, #0
 800a956:	da60      	bge.n	800aa1a <_strtod_l+0x892>
 800a958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a95a:	ea53 030a 	orrs.w	r3, r3, sl
 800a95e:	f040 8082 	bne.w	800aa66 <_strtod_l+0x8de>
 800a962:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a966:	2b00      	cmp	r3, #0
 800a968:	d17d      	bne.n	800aa66 <_strtod_l+0x8de>
 800a96a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a96e:	0d1b      	lsrs	r3, r3, #20
 800a970:	051b      	lsls	r3, r3, #20
 800a972:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a976:	d976      	bls.n	800aa66 <_strtod_l+0x8de>
 800a978:	696b      	ldr	r3, [r5, #20]
 800a97a:	b913      	cbnz	r3, 800a982 <_strtod_l+0x7fa>
 800a97c:	692b      	ldr	r3, [r5, #16]
 800a97e:	2b01      	cmp	r3, #1
 800a980:	dd71      	ble.n	800aa66 <_strtod_l+0x8de>
 800a982:	4629      	mov	r1, r5
 800a984:	2201      	movs	r2, #1
 800a986:	4620      	mov	r0, r4
 800a988:	f002 fda2 	bl	800d4d0 <__lshift>
 800a98c:	4631      	mov	r1, r6
 800a98e:	4605      	mov	r5, r0
 800a990:	f002 fe0e 	bl	800d5b0 <__mcmp>
 800a994:	2800      	cmp	r0, #0
 800a996:	dd66      	ble.n	800aa66 <_strtod_l+0x8de>
 800a998:	9904      	ldr	r1, [sp, #16]
 800a99a:	4a53      	ldr	r2, [pc, #332]	; (800aae8 <_strtod_l+0x960>)
 800a99c:	465b      	mov	r3, fp
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	f000 8081 	beq.w	800aaa6 <_strtod_l+0x91e>
 800a9a4:	ea02 010b 	and.w	r1, r2, fp
 800a9a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a9ac:	dc7b      	bgt.n	800aaa6 <_strtod_l+0x91e>
 800a9ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a9b2:	f77f aea9 	ble.w	800a708 <_strtod_l+0x580>
 800a9b6:	4b4d      	ldr	r3, [pc, #308]	; (800aaec <_strtod_l+0x964>)
 800a9b8:	4650      	mov	r0, sl
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f7f5 fe25 	bl	800060c <__aeabi_dmul>
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	4303      	orrs	r3, r0
 800a9c6:	bf08      	it	eq
 800a9c8:	2322      	moveq	r3, #34	; 0x22
 800a9ca:	4682      	mov	sl, r0
 800a9cc:	468b      	mov	fp, r1
 800a9ce:	bf08      	it	eq
 800a9d0:	6023      	streq	r3, [r4, #0]
 800a9d2:	e62b      	b.n	800a62c <_strtod_l+0x4a4>
 800a9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9dc:	ea03 0a0a 	and.w	sl, r3, sl
 800a9e0:	e6e3      	b.n	800a7aa <_strtod_l+0x622>
 800a9e2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a9e6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a9ea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a9ee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a9f2:	fa01 f308 	lsl.w	r3, r1, r8
 800a9f6:	9308      	str	r3, [sp, #32]
 800a9f8:	910d      	str	r1, [sp, #52]	; 0x34
 800a9fa:	e746      	b.n	800a88a <_strtod_l+0x702>
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	9308      	str	r3, [sp, #32]
 800aa00:	2301      	movs	r3, #1
 800aa02:	930d      	str	r3, [sp, #52]	; 0x34
 800aa04:	e741      	b.n	800a88a <_strtod_l+0x702>
 800aa06:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aa08:	4642      	mov	r2, r8
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f002 fd60 	bl	800d4d0 <__lshift>
 800aa10:	9018      	str	r0, [sp, #96]	; 0x60
 800aa12:	2800      	cmp	r0, #0
 800aa14:	f47f af6b 	bne.w	800a8ee <_strtod_l+0x766>
 800aa18:	e5fe      	b.n	800a618 <_strtod_l+0x490>
 800aa1a:	465f      	mov	r7, fp
 800aa1c:	d16e      	bne.n	800aafc <_strtod_l+0x974>
 800aa1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa24:	b342      	cbz	r2, 800aa78 <_strtod_l+0x8f0>
 800aa26:	4a32      	ldr	r2, [pc, #200]	; (800aaf0 <_strtod_l+0x968>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d128      	bne.n	800aa7e <_strtod_l+0x8f6>
 800aa2c:	9b04      	ldr	r3, [sp, #16]
 800aa2e:	4651      	mov	r1, sl
 800aa30:	b1eb      	cbz	r3, 800aa6e <_strtod_l+0x8e6>
 800aa32:	4b2d      	ldr	r3, [pc, #180]	; (800aae8 <_strtod_l+0x960>)
 800aa34:	403b      	ands	r3, r7
 800aa36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aa3a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa3e:	d819      	bhi.n	800aa74 <_strtod_l+0x8ec>
 800aa40:	0d1b      	lsrs	r3, r3, #20
 800aa42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa46:	fa02 f303 	lsl.w	r3, r2, r3
 800aa4a:	4299      	cmp	r1, r3
 800aa4c:	d117      	bne.n	800aa7e <_strtod_l+0x8f6>
 800aa4e:	4b29      	ldr	r3, [pc, #164]	; (800aaf4 <_strtod_l+0x96c>)
 800aa50:	429f      	cmp	r7, r3
 800aa52:	d102      	bne.n	800aa5a <_strtod_l+0x8d2>
 800aa54:	3101      	adds	r1, #1
 800aa56:	f43f addf 	beq.w	800a618 <_strtod_l+0x490>
 800aa5a:	4b23      	ldr	r3, [pc, #140]	; (800aae8 <_strtod_l+0x960>)
 800aa5c:	403b      	ands	r3, r7
 800aa5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800aa62:	f04f 0a00 	mov.w	sl, #0
 800aa66:	9b04      	ldr	r3, [sp, #16]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1a4      	bne.n	800a9b6 <_strtod_l+0x82e>
 800aa6c:	e5de      	b.n	800a62c <_strtod_l+0x4a4>
 800aa6e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa72:	e7ea      	b.n	800aa4a <_strtod_l+0x8c2>
 800aa74:	4613      	mov	r3, r2
 800aa76:	e7e8      	b.n	800aa4a <_strtod_l+0x8c2>
 800aa78:	ea53 030a 	orrs.w	r3, r3, sl
 800aa7c:	d08c      	beq.n	800a998 <_strtod_l+0x810>
 800aa7e:	9b08      	ldr	r3, [sp, #32]
 800aa80:	b1db      	cbz	r3, 800aaba <_strtod_l+0x932>
 800aa82:	423b      	tst	r3, r7
 800aa84:	d0ef      	beq.n	800aa66 <_strtod_l+0x8de>
 800aa86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa88:	9a04      	ldr	r2, [sp, #16]
 800aa8a:	4650      	mov	r0, sl
 800aa8c:	4659      	mov	r1, fp
 800aa8e:	b1c3      	cbz	r3, 800aac2 <_strtod_l+0x93a>
 800aa90:	f7ff fb5e 	bl	800a150 <sulp>
 800aa94:	4602      	mov	r2, r0
 800aa96:	460b      	mov	r3, r1
 800aa98:	ec51 0b18 	vmov	r0, r1, d8
 800aa9c:	f7f5 fc00 	bl	80002a0 <__adddf3>
 800aaa0:	4682      	mov	sl, r0
 800aaa2:	468b      	mov	fp, r1
 800aaa4:	e7df      	b.n	800aa66 <_strtod_l+0x8de>
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800aaac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aab0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aab4:	f04f 3aff 	mov.w	sl, #4294967295
 800aab8:	e7d5      	b.n	800aa66 <_strtod_l+0x8de>
 800aaba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aabc:	ea13 0f0a 	tst.w	r3, sl
 800aac0:	e7e0      	b.n	800aa84 <_strtod_l+0x8fc>
 800aac2:	f7ff fb45 	bl	800a150 <sulp>
 800aac6:	4602      	mov	r2, r0
 800aac8:	460b      	mov	r3, r1
 800aaca:	ec51 0b18 	vmov	r0, r1, d8
 800aace:	f7f5 fbe5 	bl	800029c <__aeabi_dsub>
 800aad2:	2200      	movs	r2, #0
 800aad4:	2300      	movs	r3, #0
 800aad6:	4682      	mov	sl, r0
 800aad8:	468b      	mov	fp, r1
 800aada:	f7f5 ffff 	bl	8000adc <__aeabi_dcmpeq>
 800aade:	2800      	cmp	r0, #0
 800aae0:	d0c1      	beq.n	800aa66 <_strtod_l+0x8de>
 800aae2:	e611      	b.n	800a708 <_strtod_l+0x580>
 800aae4:	fffffc02 	.word	0xfffffc02
 800aae8:	7ff00000 	.word	0x7ff00000
 800aaec:	39500000 	.word	0x39500000
 800aaf0:	000fffff 	.word	0x000fffff
 800aaf4:	7fefffff 	.word	0x7fefffff
 800aaf8:	0800ed00 	.word	0x0800ed00
 800aafc:	4631      	mov	r1, r6
 800aafe:	4628      	mov	r0, r5
 800ab00:	f002 fed4 	bl	800d8ac <__ratio>
 800ab04:	ec59 8b10 	vmov	r8, r9, d0
 800ab08:	ee10 0a10 	vmov	r0, s0
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab12:	4649      	mov	r1, r9
 800ab14:	f7f5 fff6 	bl	8000b04 <__aeabi_dcmple>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d07a      	beq.n	800ac12 <_strtod_l+0xa8a>
 800ab1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d04a      	beq.n	800abb8 <_strtod_l+0xa30>
 800ab22:	4b95      	ldr	r3, [pc, #596]	; (800ad78 <_strtod_l+0xbf0>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab2a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ad78 <_strtod_l+0xbf0>
 800ab2e:	f04f 0800 	mov.w	r8, #0
 800ab32:	4b92      	ldr	r3, [pc, #584]	; (800ad7c <_strtod_l+0xbf4>)
 800ab34:	403b      	ands	r3, r7
 800ab36:	930d      	str	r3, [sp, #52]	; 0x34
 800ab38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab3a:	4b91      	ldr	r3, [pc, #580]	; (800ad80 <_strtod_l+0xbf8>)
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	f040 80b0 	bne.w	800aca2 <_strtod_l+0xb1a>
 800ab42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab46:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ab4a:	ec4b ab10 	vmov	d0, sl, fp
 800ab4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ab52:	f002 fdd3 	bl	800d6fc <__ulp>
 800ab56:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab5a:	ec53 2b10 	vmov	r2, r3, d0
 800ab5e:	f7f5 fd55 	bl	800060c <__aeabi_dmul>
 800ab62:	4652      	mov	r2, sl
 800ab64:	465b      	mov	r3, fp
 800ab66:	f7f5 fb9b 	bl	80002a0 <__adddf3>
 800ab6a:	460b      	mov	r3, r1
 800ab6c:	4983      	ldr	r1, [pc, #524]	; (800ad7c <_strtod_l+0xbf4>)
 800ab6e:	4a85      	ldr	r2, [pc, #532]	; (800ad84 <_strtod_l+0xbfc>)
 800ab70:	4019      	ands	r1, r3
 800ab72:	4291      	cmp	r1, r2
 800ab74:	4682      	mov	sl, r0
 800ab76:	d960      	bls.n	800ac3a <_strtod_l+0xab2>
 800ab78:	ee18 3a90 	vmov	r3, s17
 800ab7c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d104      	bne.n	800ab8e <_strtod_l+0xa06>
 800ab84:	ee18 3a10 	vmov	r3, s16
 800ab88:	3301      	adds	r3, #1
 800ab8a:	f43f ad45 	beq.w	800a618 <_strtod_l+0x490>
 800ab8e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ad90 <_strtod_l+0xc08>
 800ab92:	f04f 3aff 	mov.w	sl, #4294967295
 800ab96:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ab98:	4620      	mov	r0, r4
 800ab9a:	f002 fa7d 	bl	800d098 <_Bfree>
 800ab9e:	9905      	ldr	r1, [sp, #20]
 800aba0:	4620      	mov	r0, r4
 800aba2:	f002 fa79 	bl	800d098 <_Bfree>
 800aba6:	4631      	mov	r1, r6
 800aba8:	4620      	mov	r0, r4
 800abaa:	f002 fa75 	bl	800d098 <_Bfree>
 800abae:	4629      	mov	r1, r5
 800abb0:	4620      	mov	r0, r4
 800abb2:	f002 fa71 	bl	800d098 <_Bfree>
 800abb6:	e61a      	b.n	800a7ee <_strtod_l+0x666>
 800abb8:	f1ba 0f00 	cmp.w	sl, #0
 800abbc:	d11b      	bne.n	800abf6 <_strtod_l+0xa6e>
 800abbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800abc2:	b9f3      	cbnz	r3, 800ac02 <_strtod_l+0xa7a>
 800abc4:	4b6c      	ldr	r3, [pc, #432]	; (800ad78 <_strtod_l+0xbf0>)
 800abc6:	2200      	movs	r2, #0
 800abc8:	4640      	mov	r0, r8
 800abca:	4649      	mov	r1, r9
 800abcc:	f7f5 ff90 	bl	8000af0 <__aeabi_dcmplt>
 800abd0:	b9d0      	cbnz	r0, 800ac08 <_strtod_l+0xa80>
 800abd2:	4640      	mov	r0, r8
 800abd4:	4649      	mov	r1, r9
 800abd6:	4b6c      	ldr	r3, [pc, #432]	; (800ad88 <_strtod_l+0xc00>)
 800abd8:	2200      	movs	r2, #0
 800abda:	f7f5 fd17 	bl	800060c <__aeabi_dmul>
 800abde:	4680      	mov	r8, r0
 800abe0:	4689      	mov	r9, r1
 800abe2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800abe6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800abea:	9315      	str	r3, [sp, #84]	; 0x54
 800abec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800abf0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800abf4:	e79d      	b.n	800ab32 <_strtod_l+0x9aa>
 800abf6:	f1ba 0f01 	cmp.w	sl, #1
 800abfa:	d102      	bne.n	800ac02 <_strtod_l+0xa7a>
 800abfc:	2f00      	cmp	r7, #0
 800abfe:	f43f ad83 	beq.w	800a708 <_strtod_l+0x580>
 800ac02:	4b62      	ldr	r3, [pc, #392]	; (800ad8c <_strtod_l+0xc04>)
 800ac04:	2200      	movs	r2, #0
 800ac06:	e78e      	b.n	800ab26 <_strtod_l+0x99e>
 800ac08:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ad88 <_strtod_l+0xc00>
 800ac0c:	f04f 0800 	mov.w	r8, #0
 800ac10:	e7e7      	b.n	800abe2 <_strtod_l+0xa5a>
 800ac12:	4b5d      	ldr	r3, [pc, #372]	; (800ad88 <_strtod_l+0xc00>)
 800ac14:	4640      	mov	r0, r8
 800ac16:	4649      	mov	r1, r9
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f7f5 fcf7 	bl	800060c <__aeabi_dmul>
 800ac1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac20:	4680      	mov	r8, r0
 800ac22:	4689      	mov	r9, r1
 800ac24:	b933      	cbnz	r3, 800ac34 <_strtod_l+0xaac>
 800ac26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac2a:	900e      	str	r0, [sp, #56]	; 0x38
 800ac2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ac32:	e7dd      	b.n	800abf0 <_strtod_l+0xa68>
 800ac34:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ac38:	e7f9      	b.n	800ac2e <_strtod_l+0xaa6>
 800ac3a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ac3e:	9b04      	ldr	r3, [sp, #16]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1a8      	bne.n	800ab96 <_strtod_l+0xa0e>
 800ac44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ac48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac4a:	0d1b      	lsrs	r3, r3, #20
 800ac4c:	051b      	lsls	r3, r3, #20
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d1a1      	bne.n	800ab96 <_strtod_l+0xa0e>
 800ac52:	4640      	mov	r0, r8
 800ac54:	4649      	mov	r1, r9
 800ac56:	f7f6 f889 	bl	8000d6c <__aeabi_d2lz>
 800ac5a:	f7f5 fca9 	bl	80005b0 <__aeabi_l2d>
 800ac5e:	4602      	mov	r2, r0
 800ac60:	460b      	mov	r3, r1
 800ac62:	4640      	mov	r0, r8
 800ac64:	4649      	mov	r1, r9
 800ac66:	f7f5 fb19 	bl	800029c <__aeabi_dsub>
 800ac6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ac6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac70:	ea43 030a 	orr.w	r3, r3, sl
 800ac74:	4313      	orrs	r3, r2
 800ac76:	4680      	mov	r8, r0
 800ac78:	4689      	mov	r9, r1
 800ac7a:	d055      	beq.n	800ad28 <_strtod_l+0xba0>
 800ac7c:	a336      	add	r3, pc, #216	; (adr r3, 800ad58 <_strtod_l+0xbd0>)
 800ac7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac82:	f7f5 ff35 	bl	8000af0 <__aeabi_dcmplt>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	f47f acd0 	bne.w	800a62c <_strtod_l+0x4a4>
 800ac8c:	a334      	add	r3, pc, #208	; (adr r3, 800ad60 <_strtod_l+0xbd8>)
 800ac8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac92:	4640      	mov	r0, r8
 800ac94:	4649      	mov	r1, r9
 800ac96:	f7f5 ff49 	bl	8000b2c <__aeabi_dcmpgt>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	f43f af7b 	beq.w	800ab96 <_strtod_l+0xa0e>
 800aca0:	e4c4      	b.n	800a62c <_strtod_l+0x4a4>
 800aca2:	9b04      	ldr	r3, [sp, #16]
 800aca4:	b333      	cbz	r3, 800acf4 <_strtod_l+0xb6c>
 800aca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aca8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800acac:	d822      	bhi.n	800acf4 <_strtod_l+0xb6c>
 800acae:	a32e      	add	r3, pc, #184	; (adr r3, 800ad68 <_strtod_l+0xbe0>)
 800acb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb4:	4640      	mov	r0, r8
 800acb6:	4649      	mov	r1, r9
 800acb8:	f7f5 ff24 	bl	8000b04 <__aeabi_dcmple>
 800acbc:	b1a0      	cbz	r0, 800ace8 <_strtod_l+0xb60>
 800acbe:	4649      	mov	r1, r9
 800acc0:	4640      	mov	r0, r8
 800acc2:	f7f5 ff7b 	bl	8000bbc <__aeabi_d2uiz>
 800acc6:	2801      	cmp	r0, #1
 800acc8:	bf38      	it	cc
 800acca:	2001      	movcc	r0, #1
 800accc:	f7f5 fc24 	bl	8000518 <__aeabi_ui2d>
 800acd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acd2:	4680      	mov	r8, r0
 800acd4:	4689      	mov	r9, r1
 800acd6:	bb23      	cbnz	r3, 800ad22 <_strtod_l+0xb9a>
 800acd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800acdc:	9010      	str	r0, [sp, #64]	; 0x40
 800acde:	9311      	str	r3, [sp, #68]	; 0x44
 800ace0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ace4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ace8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800acec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800acf0:	1a9b      	subs	r3, r3, r2
 800acf2:	9309      	str	r3, [sp, #36]	; 0x24
 800acf4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800acf8:	eeb0 0a48 	vmov.f32	s0, s16
 800acfc:	eef0 0a68 	vmov.f32	s1, s17
 800ad00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ad04:	f002 fcfa 	bl	800d6fc <__ulp>
 800ad08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad0c:	ec53 2b10 	vmov	r2, r3, d0
 800ad10:	f7f5 fc7c 	bl	800060c <__aeabi_dmul>
 800ad14:	ec53 2b18 	vmov	r2, r3, d8
 800ad18:	f7f5 fac2 	bl	80002a0 <__adddf3>
 800ad1c:	4682      	mov	sl, r0
 800ad1e:	468b      	mov	fp, r1
 800ad20:	e78d      	b.n	800ac3e <_strtod_l+0xab6>
 800ad22:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ad26:	e7db      	b.n	800ace0 <_strtod_l+0xb58>
 800ad28:	a311      	add	r3, pc, #68	; (adr r3, 800ad70 <_strtod_l+0xbe8>)
 800ad2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2e:	f7f5 fedf 	bl	8000af0 <__aeabi_dcmplt>
 800ad32:	e7b2      	b.n	800ac9a <_strtod_l+0xb12>
 800ad34:	2300      	movs	r3, #0
 800ad36:	930a      	str	r3, [sp, #40]	; 0x28
 800ad38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad3c:	6013      	str	r3, [r2, #0]
 800ad3e:	f7ff ba6b 	b.w	800a218 <_strtod_l+0x90>
 800ad42:	2a65      	cmp	r2, #101	; 0x65
 800ad44:	f43f ab5f 	beq.w	800a406 <_strtod_l+0x27e>
 800ad48:	2a45      	cmp	r2, #69	; 0x45
 800ad4a:	f43f ab5c 	beq.w	800a406 <_strtod_l+0x27e>
 800ad4e:	2301      	movs	r3, #1
 800ad50:	f7ff bb94 	b.w	800a47c <_strtod_l+0x2f4>
 800ad54:	f3af 8000 	nop.w
 800ad58:	94a03595 	.word	0x94a03595
 800ad5c:	3fdfffff 	.word	0x3fdfffff
 800ad60:	35afe535 	.word	0x35afe535
 800ad64:	3fe00000 	.word	0x3fe00000
 800ad68:	ffc00000 	.word	0xffc00000
 800ad6c:	41dfffff 	.word	0x41dfffff
 800ad70:	94a03595 	.word	0x94a03595
 800ad74:	3fcfffff 	.word	0x3fcfffff
 800ad78:	3ff00000 	.word	0x3ff00000
 800ad7c:	7ff00000 	.word	0x7ff00000
 800ad80:	7fe00000 	.word	0x7fe00000
 800ad84:	7c9fffff 	.word	0x7c9fffff
 800ad88:	3fe00000 	.word	0x3fe00000
 800ad8c:	bff00000 	.word	0xbff00000
 800ad90:	7fefffff 	.word	0x7fefffff

0800ad94 <_strtod_r>:
 800ad94:	4b01      	ldr	r3, [pc, #4]	; (800ad9c <_strtod_r+0x8>)
 800ad96:	f7ff b9f7 	b.w	800a188 <_strtod_l>
 800ad9a:	bf00      	nop
 800ad9c:	200000dc 	.word	0x200000dc

0800ada0 <_strtol_l.constprop.0>:
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ada6:	d001      	beq.n	800adac <_strtol_l.constprop.0+0xc>
 800ada8:	2b24      	cmp	r3, #36	; 0x24
 800adaa:	d906      	bls.n	800adba <_strtol_l.constprop.0+0x1a>
 800adac:	f7fd fdec 	bl	8008988 <__errno>
 800adb0:	2316      	movs	r3, #22
 800adb2:	6003      	str	r3, [r0, #0]
 800adb4:	2000      	movs	r0, #0
 800adb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800aea0 <_strtol_l.constprop.0+0x100>
 800adbe:	460d      	mov	r5, r1
 800adc0:	462e      	mov	r6, r5
 800adc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800adc6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800adca:	f017 0708 	ands.w	r7, r7, #8
 800adce:	d1f7      	bne.n	800adc0 <_strtol_l.constprop.0+0x20>
 800add0:	2c2d      	cmp	r4, #45	; 0x2d
 800add2:	d132      	bne.n	800ae3a <_strtol_l.constprop.0+0x9a>
 800add4:	782c      	ldrb	r4, [r5, #0]
 800add6:	2701      	movs	r7, #1
 800add8:	1cb5      	adds	r5, r6, #2
 800adda:	2b00      	cmp	r3, #0
 800addc:	d05b      	beq.n	800ae96 <_strtol_l.constprop.0+0xf6>
 800adde:	2b10      	cmp	r3, #16
 800ade0:	d109      	bne.n	800adf6 <_strtol_l.constprop.0+0x56>
 800ade2:	2c30      	cmp	r4, #48	; 0x30
 800ade4:	d107      	bne.n	800adf6 <_strtol_l.constprop.0+0x56>
 800ade6:	782c      	ldrb	r4, [r5, #0]
 800ade8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800adec:	2c58      	cmp	r4, #88	; 0x58
 800adee:	d14d      	bne.n	800ae8c <_strtol_l.constprop.0+0xec>
 800adf0:	786c      	ldrb	r4, [r5, #1]
 800adf2:	2310      	movs	r3, #16
 800adf4:	3502      	adds	r5, #2
 800adf6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800adfa:	f108 38ff 	add.w	r8, r8, #4294967295
 800adfe:	f04f 0c00 	mov.w	ip, #0
 800ae02:	fbb8 f9f3 	udiv	r9, r8, r3
 800ae06:	4666      	mov	r6, ip
 800ae08:	fb03 8a19 	mls	sl, r3, r9, r8
 800ae0c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ae10:	f1be 0f09 	cmp.w	lr, #9
 800ae14:	d816      	bhi.n	800ae44 <_strtol_l.constprop.0+0xa4>
 800ae16:	4674      	mov	r4, lr
 800ae18:	42a3      	cmp	r3, r4
 800ae1a:	dd24      	ble.n	800ae66 <_strtol_l.constprop.0+0xc6>
 800ae1c:	f1bc 0f00 	cmp.w	ip, #0
 800ae20:	db1e      	blt.n	800ae60 <_strtol_l.constprop.0+0xc0>
 800ae22:	45b1      	cmp	r9, r6
 800ae24:	d31c      	bcc.n	800ae60 <_strtol_l.constprop.0+0xc0>
 800ae26:	d101      	bne.n	800ae2c <_strtol_l.constprop.0+0x8c>
 800ae28:	45a2      	cmp	sl, r4
 800ae2a:	db19      	blt.n	800ae60 <_strtol_l.constprop.0+0xc0>
 800ae2c:	fb06 4603 	mla	r6, r6, r3, r4
 800ae30:	f04f 0c01 	mov.w	ip, #1
 800ae34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae38:	e7e8      	b.n	800ae0c <_strtol_l.constprop.0+0x6c>
 800ae3a:	2c2b      	cmp	r4, #43	; 0x2b
 800ae3c:	bf04      	itt	eq
 800ae3e:	782c      	ldrbeq	r4, [r5, #0]
 800ae40:	1cb5      	addeq	r5, r6, #2
 800ae42:	e7ca      	b.n	800adda <_strtol_l.constprop.0+0x3a>
 800ae44:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ae48:	f1be 0f19 	cmp.w	lr, #25
 800ae4c:	d801      	bhi.n	800ae52 <_strtol_l.constprop.0+0xb2>
 800ae4e:	3c37      	subs	r4, #55	; 0x37
 800ae50:	e7e2      	b.n	800ae18 <_strtol_l.constprop.0+0x78>
 800ae52:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ae56:	f1be 0f19 	cmp.w	lr, #25
 800ae5a:	d804      	bhi.n	800ae66 <_strtol_l.constprop.0+0xc6>
 800ae5c:	3c57      	subs	r4, #87	; 0x57
 800ae5e:	e7db      	b.n	800ae18 <_strtol_l.constprop.0+0x78>
 800ae60:	f04f 3cff 	mov.w	ip, #4294967295
 800ae64:	e7e6      	b.n	800ae34 <_strtol_l.constprop.0+0x94>
 800ae66:	f1bc 0f00 	cmp.w	ip, #0
 800ae6a:	da05      	bge.n	800ae78 <_strtol_l.constprop.0+0xd8>
 800ae6c:	2322      	movs	r3, #34	; 0x22
 800ae6e:	6003      	str	r3, [r0, #0]
 800ae70:	4646      	mov	r6, r8
 800ae72:	b942      	cbnz	r2, 800ae86 <_strtol_l.constprop.0+0xe6>
 800ae74:	4630      	mov	r0, r6
 800ae76:	e79e      	b.n	800adb6 <_strtol_l.constprop.0+0x16>
 800ae78:	b107      	cbz	r7, 800ae7c <_strtol_l.constprop.0+0xdc>
 800ae7a:	4276      	negs	r6, r6
 800ae7c:	2a00      	cmp	r2, #0
 800ae7e:	d0f9      	beq.n	800ae74 <_strtol_l.constprop.0+0xd4>
 800ae80:	f1bc 0f00 	cmp.w	ip, #0
 800ae84:	d000      	beq.n	800ae88 <_strtol_l.constprop.0+0xe8>
 800ae86:	1e69      	subs	r1, r5, #1
 800ae88:	6011      	str	r1, [r2, #0]
 800ae8a:	e7f3      	b.n	800ae74 <_strtol_l.constprop.0+0xd4>
 800ae8c:	2430      	movs	r4, #48	; 0x30
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d1b1      	bne.n	800adf6 <_strtol_l.constprop.0+0x56>
 800ae92:	2308      	movs	r3, #8
 800ae94:	e7af      	b.n	800adf6 <_strtol_l.constprop.0+0x56>
 800ae96:	2c30      	cmp	r4, #48	; 0x30
 800ae98:	d0a5      	beq.n	800ade6 <_strtol_l.constprop.0+0x46>
 800ae9a:	230a      	movs	r3, #10
 800ae9c:	e7ab      	b.n	800adf6 <_strtol_l.constprop.0+0x56>
 800ae9e:	bf00      	nop
 800aea0:	0800ee56 	.word	0x0800ee56

0800aea4 <_strtol_r>:
 800aea4:	f7ff bf7c 	b.w	800ada0 <_strtol_l.constprop.0>

0800aea8 <__tzcalc_limits>:
 800aea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeac:	4605      	mov	r5, r0
 800aeae:	f001 ff69 	bl	800cd84 <__gettzinfo>
 800aeb2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800aeb6:	429d      	cmp	r5, r3
 800aeb8:	f340 8099 	ble.w	800afee <__tzcalc_limits+0x146>
 800aebc:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 800aec0:	18ac      	adds	r4, r5, r2
 800aec2:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 800aec6:	f240 126d 	movw	r2, #365	; 0x16d
 800aeca:	10a4      	asrs	r4, r4, #2
 800aecc:	fb02 4403 	mla	r4, r2, r3, r4
 800aed0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800aed4:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800aed8:	fb93 f3f2 	sdiv	r3, r3, r2
 800aedc:	441c      	add	r4, r3
 800aede:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800aee2:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800aee6:	fb95 fcf3 	sdiv	ip, r5, r3
 800aeea:	fb03 5c1c 	mls	ip, r3, ip, r5
 800aeee:	186a      	adds	r2, r5, r1
 800aef0:	fabc f68c 	clz	r6, ip
 800aef4:	fbb2 f2f3 	udiv	r2, r2, r3
 800aef8:	f005 0303 	and.w	r3, r5, #3
 800aefc:	4414      	add	r4, r2
 800aefe:	2264      	movs	r2, #100	; 0x64
 800af00:	6045      	str	r5, [r0, #4]
 800af02:	fb95 f7f2 	sdiv	r7, r5, r2
 800af06:	0976      	lsrs	r6, r6, #5
 800af08:	fb02 5717 	mls	r7, r2, r7, r5
 800af0c:	4601      	mov	r1, r0
 800af0e:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	f04f 0a07 	mov.w	sl, #7
 800af18:	7a0d      	ldrb	r5, [r1, #8]
 800af1a:	694b      	ldr	r3, [r1, #20]
 800af1c:	2d4a      	cmp	r5, #74	; 0x4a
 800af1e:	d12d      	bne.n	800af7c <__tzcalc_limits+0xd4>
 800af20:	9a00      	ldr	r2, [sp, #0]
 800af22:	eb04 0e03 	add.w	lr, r4, r3
 800af26:	b902      	cbnz	r2, 800af2a <__tzcalc_limits+0x82>
 800af28:	b917      	cbnz	r7, 800af30 <__tzcalc_limits+0x88>
 800af2a:	f1bc 0f00 	cmp.w	ip, #0
 800af2e:	d123      	bne.n	800af78 <__tzcalc_limits+0xd0>
 800af30:	2b3b      	cmp	r3, #59	; 0x3b
 800af32:	bfd4      	ite	le
 800af34:	2300      	movle	r3, #0
 800af36:	2301      	movgt	r3, #1
 800af38:	4473      	add	r3, lr
 800af3a:	3b01      	subs	r3, #1
 800af3c:	698d      	ldr	r5, [r1, #24]
 800af3e:	4a2d      	ldr	r2, [pc, #180]	; (800aff4 <__tzcalc_limits+0x14c>)
 800af40:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 800af44:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800af48:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800af4a:	18ed      	adds	r5, r5, r3
 800af4c:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 800af50:	e9c1 5308 	strd	r5, r3, [r1, #32]
 800af54:	3128      	adds	r1, #40	; 0x28
 800af56:	458b      	cmp	fp, r1
 800af58:	d1de      	bne.n	800af18 <__tzcalc_limits+0x70>
 800af5a:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800af5e:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 800af62:	428c      	cmp	r4, r1
 800af64:	eb72 0303 	sbcs.w	r3, r2, r3
 800af68:	bfb4      	ite	lt
 800af6a:	2301      	movlt	r3, #1
 800af6c:	2300      	movge	r3, #0
 800af6e:	6003      	str	r3, [r0, #0]
 800af70:	2001      	movs	r0, #1
 800af72:	b003      	add	sp, #12
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	2300      	movs	r3, #0
 800af7a:	e7dd      	b.n	800af38 <__tzcalc_limits+0x90>
 800af7c:	2d44      	cmp	r5, #68	; 0x44
 800af7e:	d101      	bne.n	800af84 <__tzcalc_limits+0xdc>
 800af80:	4423      	add	r3, r4
 800af82:	e7db      	b.n	800af3c <__tzcalc_limits+0x94>
 800af84:	9a00      	ldr	r2, [sp, #0]
 800af86:	bb62      	cbnz	r2, 800afe2 <__tzcalc_limits+0x13a>
 800af88:	2f00      	cmp	r7, #0
 800af8a:	bf0c      	ite	eq
 800af8c:	4635      	moveq	r5, r6
 800af8e:	2501      	movne	r5, #1
 800af90:	68ca      	ldr	r2, [r1, #12]
 800af92:	9201      	str	r2, [sp, #4]
 800af94:	4a18      	ldr	r2, [pc, #96]	; (800aff8 <__tzcalc_limits+0x150>)
 800af96:	f04f 0930 	mov.w	r9, #48	; 0x30
 800af9a:	fb09 2505 	mla	r5, r9, r5, r2
 800af9e:	46a6      	mov	lr, r4
 800afa0:	f04f 0800 	mov.w	r8, #0
 800afa4:	3d04      	subs	r5, #4
 800afa6:	9a01      	ldr	r2, [sp, #4]
 800afa8:	f108 0801 	add.w	r8, r8, #1
 800afac:	4542      	cmp	r2, r8
 800afae:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 800afb2:	dc18      	bgt.n	800afe6 <__tzcalc_limits+0x13e>
 800afb4:	f10e 0504 	add.w	r5, lr, #4
 800afb8:	fb95 f8fa 	sdiv	r8, r5, sl
 800afbc:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800afc0:	eba5 0808 	sub.w	r8, r5, r8
 800afc4:	ebb3 0808 	subs.w	r8, r3, r8
 800afc8:	690b      	ldr	r3, [r1, #16]
 800afca:	f103 33ff 	add.w	r3, r3, #4294967295
 800afce:	bf48      	it	mi
 800afd0:	f108 0807 	addmi.w	r8, r8, #7
 800afd4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800afd8:	4443      	add	r3, r8
 800afda:	454b      	cmp	r3, r9
 800afdc:	da05      	bge.n	800afea <__tzcalc_limits+0x142>
 800afde:	4473      	add	r3, lr
 800afe0:	e7ac      	b.n	800af3c <__tzcalc_limits+0x94>
 800afe2:	4635      	mov	r5, r6
 800afe4:	e7d4      	b.n	800af90 <__tzcalc_limits+0xe8>
 800afe6:	44ce      	add	lr, r9
 800afe8:	e7dd      	b.n	800afa6 <__tzcalc_limits+0xfe>
 800afea:	3b07      	subs	r3, #7
 800afec:	e7f5      	b.n	800afda <__tzcalc_limits+0x132>
 800afee:	2000      	movs	r0, #0
 800aff0:	e7bf      	b.n	800af72 <__tzcalc_limits+0xca>
 800aff2:	bf00      	nop
 800aff4:	00015180 	.word	0x00015180
 800aff8:	0800ec40 	.word	0x0800ec40

0800affc <__tz_lock>:
 800affc:	4801      	ldr	r0, [pc, #4]	; (800b004 <__tz_lock+0x8>)
 800affe:	f001 bf76 	b.w	800ceee <__retarget_lock_acquire>
 800b002:	bf00      	nop
 800b004:	2000051c 	.word	0x2000051c

0800b008 <__tz_unlock>:
 800b008:	4801      	ldr	r0, [pc, #4]	; (800b010 <__tz_unlock+0x8>)
 800b00a:	f001 bf72 	b.w	800cef2 <__retarget_lock_release>
 800b00e:	bf00      	nop
 800b010:	2000051c 	.word	0x2000051c

0800b014 <_tzset_unlocked>:
 800b014:	4b01      	ldr	r3, [pc, #4]	; (800b01c <_tzset_unlocked+0x8>)
 800b016:	6818      	ldr	r0, [r3, #0]
 800b018:	f000 b802 	b.w	800b020 <_tzset_unlocked_r>
 800b01c:	20000014 	.word	0x20000014

0800b020 <_tzset_unlocked_r>:
 800b020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	b08d      	sub	sp, #52	; 0x34
 800b026:	4607      	mov	r7, r0
 800b028:	f001 feac 	bl	800cd84 <__gettzinfo>
 800b02c:	49b0      	ldr	r1, [pc, #704]	; (800b2f0 <_tzset_unlocked_r+0x2d0>)
 800b02e:	4eb1      	ldr	r6, [pc, #708]	; (800b2f4 <_tzset_unlocked_r+0x2d4>)
 800b030:	4605      	mov	r5, r0
 800b032:	4638      	mov	r0, r7
 800b034:	f001 fe9e 	bl	800cd74 <_getenv_r>
 800b038:	4604      	mov	r4, r0
 800b03a:	b970      	cbnz	r0, 800b05a <_tzset_unlocked_r+0x3a>
 800b03c:	4bae      	ldr	r3, [pc, #696]	; (800b2f8 <_tzset_unlocked_r+0x2d8>)
 800b03e:	4aaf      	ldr	r2, [pc, #700]	; (800b2fc <_tzset_unlocked_r+0x2dc>)
 800b040:	6018      	str	r0, [r3, #0]
 800b042:	4baf      	ldr	r3, [pc, #700]	; (800b300 <_tzset_unlocked_r+0x2e0>)
 800b044:	6018      	str	r0, [r3, #0]
 800b046:	4baf      	ldr	r3, [pc, #700]	; (800b304 <_tzset_unlocked_r+0x2e4>)
 800b048:	6830      	ldr	r0, [r6, #0]
 800b04a:	e9c3 2200 	strd	r2, r2, [r3]
 800b04e:	f7fd fddf 	bl	8008c10 <free>
 800b052:	6034      	str	r4, [r6, #0]
 800b054:	b00d      	add	sp, #52	; 0x34
 800b056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b05a:	6831      	ldr	r1, [r6, #0]
 800b05c:	2900      	cmp	r1, #0
 800b05e:	d162      	bne.n	800b126 <_tzset_unlocked_r+0x106>
 800b060:	6830      	ldr	r0, [r6, #0]
 800b062:	f7fd fdd5 	bl	8008c10 <free>
 800b066:	4620      	mov	r0, r4
 800b068:	f7f5 f8b2 	bl	80001d0 <strlen>
 800b06c:	1c41      	adds	r1, r0, #1
 800b06e:	4638      	mov	r0, r7
 800b070:	f7fe f8bc 	bl	80091ec <_malloc_r>
 800b074:	6030      	str	r0, [r6, #0]
 800b076:	2800      	cmp	r0, #0
 800b078:	d15a      	bne.n	800b130 <_tzset_unlocked_r+0x110>
 800b07a:	7823      	ldrb	r3, [r4, #0]
 800b07c:	4aa2      	ldr	r2, [pc, #648]	; (800b308 <_tzset_unlocked_r+0x2e8>)
 800b07e:	49a3      	ldr	r1, [pc, #652]	; (800b30c <_tzset_unlocked_r+0x2ec>)
 800b080:	2b3a      	cmp	r3, #58	; 0x3a
 800b082:	bf08      	it	eq
 800b084:	3401      	addeq	r4, #1
 800b086:	ae0a      	add	r6, sp, #40	; 0x28
 800b088:	4633      	mov	r3, r6
 800b08a:	4620      	mov	r0, r4
 800b08c:	f002 ff58 	bl	800df40 <siscanf>
 800b090:	2800      	cmp	r0, #0
 800b092:	dddf      	ble.n	800b054 <_tzset_unlocked_r+0x34>
 800b094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b096:	18e7      	adds	r7, r4, r3
 800b098:	5ce3      	ldrb	r3, [r4, r3]
 800b09a:	2b2d      	cmp	r3, #45	; 0x2d
 800b09c:	d14c      	bne.n	800b138 <_tzset_unlocked_r+0x118>
 800b09e:	3701      	adds	r7, #1
 800b0a0:	f04f 38ff 	mov.w	r8, #4294967295
 800b0a4:	f10d 0a20 	add.w	sl, sp, #32
 800b0a8:	f10d 0b1e 	add.w	fp, sp, #30
 800b0ac:	2400      	movs	r4, #0
 800b0ae:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800b0b2:	4997      	ldr	r1, [pc, #604]	; (800b310 <_tzset_unlocked_r+0x2f0>)
 800b0b4:	9603      	str	r6, [sp, #12]
 800b0b6:	f8cd b000 	str.w	fp, [sp]
 800b0ba:	4633      	mov	r3, r6
 800b0bc:	aa07      	add	r2, sp, #28
 800b0be:	4638      	mov	r0, r7
 800b0c0:	f8ad 401e 	strh.w	r4, [sp, #30]
 800b0c4:	f8ad 4020 	strh.w	r4, [sp, #32]
 800b0c8:	f002 ff3a 	bl	800df40 <siscanf>
 800b0cc:	42a0      	cmp	r0, r4
 800b0ce:	ddc1      	ble.n	800b054 <_tzset_unlocked_r+0x34>
 800b0d0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b0d4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b0d8:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800b31c <_tzset_unlocked_r+0x2fc>
 800b0dc:	213c      	movs	r1, #60	; 0x3c
 800b0de:	fb01 3302 	mla	r3, r1, r2, r3
 800b0e2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b0e6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b0ea:	fb01 3302 	mla	r3, r1, r2, r3
 800b0ee:	fb08 f303 	mul.w	r3, r8, r3
 800b0f2:	f8df 8210 	ldr.w	r8, [pc, #528]	; 800b304 <_tzset_unlocked_r+0x2e4>
 800b0f6:	62ab      	str	r3, [r5, #40]	; 0x28
 800b0f8:	4b83      	ldr	r3, [pc, #524]	; (800b308 <_tzset_unlocked_r+0x2e8>)
 800b0fa:	f8c8 3000 	str.w	r3, [r8]
 800b0fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b100:	4982      	ldr	r1, [pc, #520]	; (800b30c <_tzset_unlocked_r+0x2ec>)
 800b102:	441f      	add	r7, r3
 800b104:	464a      	mov	r2, r9
 800b106:	4633      	mov	r3, r6
 800b108:	4638      	mov	r0, r7
 800b10a:	f002 ff19 	bl	800df40 <siscanf>
 800b10e:	42a0      	cmp	r0, r4
 800b110:	dc18      	bgt.n	800b144 <_tzset_unlocked_r+0x124>
 800b112:	f8d8 3000 	ldr.w	r3, [r8]
 800b116:	f8c8 3004 	str.w	r3, [r8, #4]
 800b11a:	4b77      	ldr	r3, [pc, #476]	; (800b2f8 <_tzset_unlocked_r+0x2d8>)
 800b11c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	4b77      	ldr	r3, [pc, #476]	; (800b300 <_tzset_unlocked_r+0x2e0>)
 800b122:	601c      	str	r4, [r3, #0]
 800b124:	e796      	b.n	800b054 <_tzset_unlocked_r+0x34>
 800b126:	f7f5 f8ab 	bl	8000280 <strcmp>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d198      	bne.n	800b060 <_tzset_unlocked_r+0x40>
 800b12e:	e791      	b.n	800b054 <_tzset_unlocked_r+0x34>
 800b130:	4621      	mov	r1, r4
 800b132:	f002 ff76 	bl	800e022 <strcpy>
 800b136:	e7a0      	b.n	800b07a <_tzset_unlocked_r+0x5a>
 800b138:	2b2b      	cmp	r3, #43	; 0x2b
 800b13a:	bf08      	it	eq
 800b13c:	3701      	addeq	r7, #1
 800b13e:	f04f 0801 	mov.w	r8, #1
 800b142:	e7af      	b.n	800b0a4 <_tzset_unlocked_r+0x84>
 800b144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b146:	f8c8 9004 	str.w	r9, [r8, #4]
 800b14a:	18fc      	adds	r4, r7, r3
 800b14c:	5cfb      	ldrb	r3, [r7, r3]
 800b14e:	2b2d      	cmp	r3, #45	; 0x2d
 800b150:	f040 808b 	bne.w	800b26a <_tzset_unlocked_r+0x24a>
 800b154:	3401      	adds	r4, #1
 800b156:	f04f 37ff 	mov.w	r7, #4294967295
 800b15a:	2300      	movs	r3, #0
 800b15c:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b160:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b164:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b168:	930a      	str	r3, [sp, #40]	; 0x28
 800b16a:	e9cd a602 	strd	sl, r6, [sp, #8]
 800b16e:	e9cd b600 	strd	fp, r6, [sp]
 800b172:	4967      	ldr	r1, [pc, #412]	; (800b310 <_tzset_unlocked_r+0x2f0>)
 800b174:	4633      	mov	r3, r6
 800b176:	aa07      	add	r2, sp, #28
 800b178:	4620      	mov	r0, r4
 800b17a:	f002 fee1 	bl	800df40 <siscanf>
 800b17e:	2800      	cmp	r0, #0
 800b180:	dc78      	bgt.n	800b274 <_tzset_unlocked_r+0x254>
 800b182:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800b184:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800b188:	652b      	str	r3, [r5, #80]	; 0x50
 800b18a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b18c:	462f      	mov	r7, r5
 800b18e:	441c      	add	r4, r3
 800b190:	f04f 0900 	mov.w	r9, #0
 800b194:	7823      	ldrb	r3, [r4, #0]
 800b196:	2b2c      	cmp	r3, #44	; 0x2c
 800b198:	bf08      	it	eq
 800b19a:	3401      	addeq	r4, #1
 800b19c:	f894 8000 	ldrb.w	r8, [r4]
 800b1a0:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800b1a4:	d178      	bne.n	800b298 <_tzset_unlocked_r+0x278>
 800b1a6:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800b1aa:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800b1ae:	ab09      	add	r3, sp, #36	; 0x24
 800b1b0:	9300      	str	r3, [sp, #0]
 800b1b2:	4958      	ldr	r1, [pc, #352]	; (800b314 <_tzset_unlocked_r+0x2f4>)
 800b1b4:	9603      	str	r6, [sp, #12]
 800b1b6:	4633      	mov	r3, r6
 800b1b8:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800b1bc:	4620      	mov	r0, r4
 800b1be:	f002 febf 	bl	800df40 <siscanf>
 800b1c2:	2803      	cmp	r0, #3
 800b1c4:	f47f af46 	bne.w	800b054 <_tzset_unlocked_r+0x34>
 800b1c8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800b1cc:	1e4b      	subs	r3, r1, #1
 800b1ce:	2b0b      	cmp	r3, #11
 800b1d0:	f63f af40 	bhi.w	800b054 <_tzset_unlocked_r+0x34>
 800b1d4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800b1d8:	1e53      	subs	r3, r2, #1
 800b1da:	2b04      	cmp	r3, #4
 800b1dc:	f63f af3a 	bhi.w	800b054 <_tzset_unlocked_r+0x34>
 800b1e0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800b1e4:	2b06      	cmp	r3, #6
 800b1e6:	f63f af35 	bhi.w	800b054 <_tzset_unlocked_r+0x34>
 800b1ea:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800b1ee:	f887 8008 	strb.w	r8, [r7, #8]
 800b1f2:	617b      	str	r3, [r7, #20]
 800b1f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1f6:	eb04 0803 	add.w	r8, r4, r3
 800b1fa:	2302      	movs	r3, #2
 800b1fc:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b200:	2300      	movs	r3, #0
 800b202:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b206:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b20a:	930a      	str	r3, [sp, #40]	; 0x28
 800b20c:	f898 3000 	ldrb.w	r3, [r8]
 800b210:	2b2f      	cmp	r3, #47	; 0x2f
 800b212:	d109      	bne.n	800b228 <_tzset_unlocked_r+0x208>
 800b214:	e9cd a602 	strd	sl, r6, [sp, #8]
 800b218:	e9cd b600 	strd	fp, r6, [sp]
 800b21c:	493e      	ldr	r1, [pc, #248]	; (800b318 <_tzset_unlocked_r+0x2f8>)
 800b21e:	4633      	mov	r3, r6
 800b220:	aa07      	add	r2, sp, #28
 800b222:	4640      	mov	r0, r8
 800b224:	f002 fe8c 	bl	800df40 <siscanf>
 800b228:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b22c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b230:	213c      	movs	r1, #60	; 0x3c
 800b232:	fb01 3302 	mla	r3, r1, r2, r3
 800b236:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b23a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b23e:	fb01 3302 	mla	r3, r1, r2, r3
 800b242:	61bb      	str	r3, [r7, #24]
 800b244:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b246:	3728      	adds	r7, #40	; 0x28
 800b248:	4444      	add	r4, r8
 800b24a:	f1b9 0f00 	cmp.w	r9, #0
 800b24e:	d020      	beq.n	800b292 <_tzset_unlocked_r+0x272>
 800b250:	6868      	ldr	r0, [r5, #4]
 800b252:	f7ff fe29 	bl	800aea8 <__tzcalc_limits>
 800b256:	4b28      	ldr	r3, [pc, #160]	; (800b2f8 <_tzset_unlocked_r+0x2d8>)
 800b258:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800b25a:	601a      	str	r2, [r3, #0]
 800b25c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800b25e:	1a9b      	subs	r3, r3, r2
 800b260:	4a27      	ldr	r2, [pc, #156]	; (800b300 <_tzset_unlocked_r+0x2e0>)
 800b262:	bf18      	it	ne
 800b264:	2301      	movne	r3, #1
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	e6f4      	b.n	800b054 <_tzset_unlocked_r+0x34>
 800b26a:	2b2b      	cmp	r3, #43	; 0x2b
 800b26c:	bf08      	it	eq
 800b26e:	3401      	addeq	r4, #1
 800b270:	2701      	movs	r7, #1
 800b272:	e772      	b.n	800b15a <_tzset_unlocked_r+0x13a>
 800b274:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b278:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b27c:	213c      	movs	r1, #60	; 0x3c
 800b27e:	fb01 3302 	mla	r3, r1, r2, r3
 800b282:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b286:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b28a:	fb01 3302 	mla	r3, r1, r2, r3
 800b28e:	437b      	muls	r3, r7
 800b290:	e77a      	b.n	800b188 <_tzset_unlocked_r+0x168>
 800b292:	f04f 0901 	mov.w	r9, #1
 800b296:	e77d      	b.n	800b194 <_tzset_unlocked_r+0x174>
 800b298:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800b29c:	bf06      	itte	eq
 800b29e:	3401      	addeq	r4, #1
 800b2a0:	4643      	moveq	r3, r8
 800b2a2:	2344      	movne	r3, #68	; 0x44
 800b2a4:	220a      	movs	r2, #10
 800b2a6:	a90b      	add	r1, sp, #44	; 0x2c
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	9305      	str	r3, [sp, #20]
 800b2ac:	f002 ff4a 	bl	800e144 <strtoul>
 800b2b0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800b2b4:	9b05      	ldr	r3, [sp, #20]
 800b2b6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800b2ba:	45a0      	cmp	r8, r4
 800b2bc:	d114      	bne.n	800b2e8 <_tzset_unlocked_r+0x2c8>
 800b2be:	234d      	movs	r3, #77	; 0x4d
 800b2c0:	f1b9 0f00 	cmp.w	r9, #0
 800b2c4:	d107      	bne.n	800b2d6 <_tzset_unlocked_r+0x2b6>
 800b2c6:	722b      	strb	r3, [r5, #8]
 800b2c8:	2103      	movs	r1, #3
 800b2ca:	2302      	movs	r3, #2
 800b2cc:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800b2d0:	f8c5 9014 	str.w	r9, [r5, #20]
 800b2d4:	e791      	b.n	800b1fa <_tzset_unlocked_r+0x1da>
 800b2d6:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800b2da:	220b      	movs	r2, #11
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	63eb      	str	r3, [r5, #60]	; 0x3c
 800b2e6:	e788      	b.n	800b1fa <_tzset_unlocked_r+0x1da>
 800b2e8:	b280      	uxth	r0, r0
 800b2ea:	723b      	strb	r3, [r7, #8]
 800b2ec:	6178      	str	r0, [r7, #20]
 800b2ee:	e784      	b.n	800b1fa <_tzset_unlocked_r+0x1da>
 800b2f0:	0800ed28 	.word	0x0800ed28
 800b2f4:	2000050c 	.word	0x2000050c
 800b2f8:	20000514 	.word	0x20000514
 800b2fc:	0800ed2b 	.word	0x0800ed2b
 800b300:	20000510 	.word	0x20000510
 800b304:	20000078 	.word	0x20000078
 800b308:	200004ff 	.word	0x200004ff
 800b30c:	0800ed2f 	.word	0x0800ed2f
 800b310:	0800ed52 	.word	0x0800ed52
 800b314:	0800ed3e 	.word	0x0800ed3e
 800b318:	0800ed51 	.word	0x0800ed51
 800b31c:	200004f4 	.word	0x200004f4

0800b320 <__swbuf_r>:
 800b320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b322:	460e      	mov	r6, r1
 800b324:	4614      	mov	r4, r2
 800b326:	4605      	mov	r5, r0
 800b328:	b118      	cbz	r0, 800b332 <__swbuf_r+0x12>
 800b32a:	6983      	ldr	r3, [r0, #24]
 800b32c:	b90b      	cbnz	r3, 800b332 <__swbuf_r+0x12>
 800b32e:	f001 f8c7 	bl	800c4c0 <__sinit>
 800b332:	4b21      	ldr	r3, [pc, #132]	; (800b3b8 <__swbuf_r+0x98>)
 800b334:	429c      	cmp	r4, r3
 800b336:	d12b      	bne.n	800b390 <__swbuf_r+0x70>
 800b338:	686c      	ldr	r4, [r5, #4]
 800b33a:	69a3      	ldr	r3, [r4, #24]
 800b33c:	60a3      	str	r3, [r4, #8]
 800b33e:	89a3      	ldrh	r3, [r4, #12]
 800b340:	071a      	lsls	r2, r3, #28
 800b342:	d52f      	bpl.n	800b3a4 <__swbuf_r+0x84>
 800b344:	6923      	ldr	r3, [r4, #16]
 800b346:	b36b      	cbz	r3, 800b3a4 <__swbuf_r+0x84>
 800b348:	6923      	ldr	r3, [r4, #16]
 800b34a:	6820      	ldr	r0, [r4, #0]
 800b34c:	1ac0      	subs	r0, r0, r3
 800b34e:	6963      	ldr	r3, [r4, #20]
 800b350:	b2f6      	uxtb	r6, r6
 800b352:	4283      	cmp	r3, r0
 800b354:	4637      	mov	r7, r6
 800b356:	dc04      	bgt.n	800b362 <__swbuf_r+0x42>
 800b358:	4621      	mov	r1, r4
 800b35a:	4628      	mov	r0, r5
 800b35c:	f001 f81c 	bl	800c398 <_fflush_r>
 800b360:	bb30      	cbnz	r0, 800b3b0 <__swbuf_r+0x90>
 800b362:	68a3      	ldr	r3, [r4, #8]
 800b364:	3b01      	subs	r3, #1
 800b366:	60a3      	str	r3, [r4, #8]
 800b368:	6823      	ldr	r3, [r4, #0]
 800b36a:	1c5a      	adds	r2, r3, #1
 800b36c:	6022      	str	r2, [r4, #0]
 800b36e:	701e      	strb	r6, [r3, #0]
 800b370:	6963      	ldr	r3, [r4, #20]
 800b372:	3001      	adds	r0, #1
 800b374:	4283      	cmp	r3, r0
 800b376:	d004      	beq.n	800b382 <__swbuf_r+0x62>
 800b378:	89a3      	ldrh	r3, [r4, #12]
 800b37a:	07db      	lsls	r3, r3, #31
 800b37c:	d506      	bpl.n	800b38c <__swbuf_r+0x6c>
 800b37e:	2e0a      	cmp	r6, #10
 800b380:	d104      	bne.n	800b38c <__swbuf_r+0x6c>
 800b382:	4621      	mov	r1, r4
 800b384:	4628      	mov	r0, r5
 800b386:	f001 f807 	bl	800c398 <_fflush_r>
 800b38a:	b988      	cbnz	r0, 800b3b0 <__swbuf_r+0x90>
 800b38c:	4638      	mov	r0, r7
 800b38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b390:	4b0a      	ldr	r3, [pc, #40]	; (800b3bc <__swbuf_r+0x9c>)
 800b392:	429c      	cmp	r4, r3
 800b394:	d101      	bne.n	800b39a <__swbuf_r+0x7a>
 800b396:	68ac      	ldr	r4, [r5, #8]
 800b398:	e7cf      	b.n	800b33a <__swbuf_r+0x1a>
 800b39a:	4b09      	ldr	r3, [pc, #36]	; (800b3c0 <__swbuf_r+0xa0>)
 800b39c:	429c      	cmp	r4, r3
 800b39e:	bf08      	it	eq
 800b3a0:	68ec      	ldreq	r4, [r5, #12]
 800b3a2:	e7ca      	b.n	800b33a <__swbuf_r+0x1a>
 800b3a4:	4621      	mov	r1, r4
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	f000 f80c 	bl	800b3c4 <__swsetup_r>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	d0cb      	beq.n	800b348 <__swbuf_r+0x28>
 800b3b0:	f04f 37ff 	mov.w	r7, #4294967295
 800b3b4:	e7ea      	b.n	800b38c <__swbuf_r+0x6c>
 800b3b6:	bf00      	nop
 800b3b8:	0800eff0 	.word	0x0800eff0
 800b3bc:	0800f010 	.word	0x0800f010
 800b3c0:	0800efd0 	.word	0x0800efd0

0800b3c4 <__swsetup_r>:
 800b3c4:	4b32      	ldr	r3, [pc, #200]	; (800b490 <__swsetup_r+0xcc>)
 800b3c6:	b570      	push	{r4, r5, r6, lr}
 800b3c8:	681d      	ldr	r5, [r3, #0]
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	b125      	cbz	r5, 800b3da <__swsetup_r+0x16>
 800b3d0:	69ab      	ldr	r3, [r5, #24]
 800b3d2:	b913      	cbnz	r3, 800b3da <__swsetup_r+0x16>
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	f001 f873 	bl	800c4c0 <__sinit>
 800b3da:	4b2e      	ldr	r3, [pc, #184]	; (800b494 <__swsetup_r+0xd0>)
 800b3dc:	429c      	cmp	r4, r3
 800b3de:	d10f      	bne.n	800b400 <__swsetup_r+0x3c>
 800b3e0:	686c      	ldr	r4, [r5, #4]
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3e8:	0719      	lsls	r1, r3, #28
 800b3ea:	d42c      	bmi.n	800b446 <__swsetup_r+0x82>
 800b3ec:	06dd      	lsls	r5, r3, #27
 800b3ee:	d411      	bmi.n	800b414 <__swsetup_r+0x50>
 800b3f0:	2309      	movs	r3, #9
 800b3f2:	6033      	str	r3, [r6, #0]
 800b3f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b3f8:	81a3      	strh	r3, [r4, #12]
 800b3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b3fe:	e03e      	b.n	800b47e <__swsetup_r+0xba>
 800b400:	4b25      	ldr	r3, [pc, #148]	; (800b498 <__swsetup_r+0xd4>)
 800b402:	429c      	cmp	r4, r3
 800b404:	d101      	bne.n	800b40a <__swsetup_r+0x46>
 800b406:	68ac      	ldr	r4, [r5, #8]
 800b408:	e7eb      	b.n	800b3e2 <__swsetup_r+0x1e>
 800b40a:	4b24      	ldr	r3, [pc, #144]	; (800b49c <__swsetup_r+0xd8>)
 800b40c:	429c      	cmp	r4, r3
 800b40e:	bf08      	it	eq
 800b410:	68ec      	ldreq	r4, [r5, #12]
 800b412:	e7e6      	b.n	800b3e2 <__swsetup_r+0x1e>
 800b414:	0758      	lsls	r0, r3, #29
 800b416:	d512      	bpl.n	800b43e <__swsetup_r+0x7a>
 800b418:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b41a:	b141      	cbz	r1, 800b42e <__swsetup_r+0x6a>
 800b41c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b420:	4299      	cmp	r1, r3
 800b422:	d002      	beq.n	800b42a <__swsetup_r+0x66>
 800b424:	4630      	mov	r0, r6
 800b426:	f7fd fe75 	bl	8009114 <_free_r>
 800b42a:	2300      	movs	r3, #0
 800b42c:	6363      	str	r3, [r4, #52]	; 0x34
 800b42e:	89a3      	ldrh	r3, [r4, #12]
 800b430:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b434:	81a3      	strh	r3, [r4, #12]
 800b436:	2300      	movs	r3, #0
 800b438:	6063      	str	r3, [r4, #4]
 800b43a:	6923      	ldr	r3, [r4, #16]
 800b43c:	6023      	str	r3, [r4, #0]
 800b43e:	89a3      	ldrh	r3, [r4, #12]
 800b440:	f043 0308 	orr.w	r3, r3, #8
 800b444:	81a3      	strh	r3, [r4, #12]
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	b94b      	cbnz	r3, 800b45e <__swsetup_r+0x9a>
 800b44a:	89a3      	ldrh	r3, [r4, #12]
 800b44c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b454:	d003      	beq.n	800b45e <__swsetup_r+0x9a>
 800b456:	4621      	mov	r1, r4
 800b458:	4630      	mov	r0, r6
 800b45a:	f001 fd71 	bl	800cf40 <__smakebuf_r>
 800b45e:	89a0      	ldrh	r0, [r4, #12]
 800b460:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b464:	f010 0301 	ands.w	r3, r0, #1
 800b468:	d00a      	beq.n	800b480 <__swsetup_r+0xbc>
 800b46a:	2300      	movs	r3, #0
 800b46c:	60a3      	str	r3, [r4, #8]
 800b46e:	6963      	ldr	r3, [r4, #20]
 800b470:	425b      	negs	r3, r3
 800b472:	61a3      	str	r3, [r4, #24]
 800b474:	6923      	ldr	r3, [r4, #16]
 800b476:	b943      	cbnz	r3, 800b48a <__swsetup_r+0xc6>
 800b478:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b47c:	d1ba      	bne.n	800b3f4 <__swsetup_r+0x30>
 800b47e:	bd70      	pop	{r4, r5, r6, pc}
 800b480:	0781      	lsls	r1, r0, #30
 800b482:	bf58      	it	pl
 800b484:	6963      	ldrpl	r3, [r4, #20]
 800b486:	60a3      	str	r3, [r4, #8]
 800b488:	e7f4      	b.n	800b474 <__swsetup_r+0xb0>
 800b48a:	2000      	movs	r0, #0
 800b48c:	e7f7      	b.n	800b47e <__swsetup_r+0xba>
 800b48e:	bf00      	nop
 800b490:	20000014 	.word	0x20000014
 800b494:	0800eff0 	.word	0x0800eff0
 800b498:	0800f010 	.word	0x0800f010
 800b49c:	0800efd0 	.word	0x0800efd0

0800b4a0 <asctime>:
 800b4a0:	4b0d      	ldr	r3, [pc, #52]	; (800b4d8 <asctime+0x38>)
 800b4a2:	b570      	push	{r4, r5, r6, lr}
 800b4a4:	681d      	ldr	r5, [r3, #0]
 800b4a6:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 800b4a8:	4604      	mov	r4, r0
 800b4aa:	b976      	cbnz	r6, 800b4ca <asctime+0x2a>
 800b4ac:	201a      	movs	r0, #26
 800b4ae:	f7fd fba7 	bl	8008c00 <malloc>
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	6428      	str	r0, [r5, #64]	; 0x40
 800b4b6:	b920      	cbnz	r0, 800b4c2 <asctime+0x22>
 800b4b8:	4b08      	ldr	r3, [pc, #32]	; (800b4dc <asctime+0x3c>)
 800b4ba:	4809      	ldr	r0, [pc, #36]	; (800b4e0 <asctime+0x40>)
 800b4bc:	2137      	movs	r1, #55	; 0x37
 800b4be:	f000 f837 	bl	800b530 <__assert_func>
 800b4c2:	221a      	movs	r2, #26
 800b4c4:	4631      	mov	r1, r6
 800b4c6:	f7fd fbab 	bl	8008c20 <memset>
 800b4ca:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b4d2:	f000 b807 	b.w	800b4e4 <asctime_r>
 800b4d6:	bf00      	nop
 800b4d8:	20000014 	.word	0x20000014
 800b4dc:	0800eb6c 	.word	0x0800eb6c
 800b4e0:	0800ed64 	.word	0x0800ed64

0800b4e4 <asctime_r>:
 800b4e4:	b510      	push	{r4, lr}
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	6941      	ldr	r1, [r0, #20]
 800b4ea:	6903      	ldr	r3, [r0, #16]
 800b4ec:	6982      	ldr	r2, [r0, #24]
 800b4ee:	b086      	sub	sp, #24
 800b4f0:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 800b4f4:	9104      	str	r1, [sp, #16]
 800b4f6:	6801      	ldr	r1, [r0, #0]
 800b4f8:	9103      	str	r1, [sp, #12]
 800b4fa:	6841      	ldr	r1, [r0, #4]
 800b4fc:	9102      	str	r1, [sp, #8]
 800b4fe:	6881      	ldr	r1, [r0, #8]
 800b500:	9101      	str	r1, [sp, #4]
 800b502:	68c1      	ldr	r1, [r0, #12]
 800b504:	9100      	str	r1, [sp, #0]
 800b506:	4907      	ldr	r1, [pc, #28]	; (800b524 <asctime_r+0x40>)
 800b508:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b50c:	440b      	add	r3, r1
 800b50e:	4906      	ldr	r1, [pc, #24]	; (800b528 <asctime_r+0x44>)
 800b510:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800b514:	440a      	add	r2, r1
 800b516:	4620      	mov	r0, r4
 800b518:	4904      	ldr	r1, [pc, #16]	; (800b52c <asctime_r+0x48>)
 800b51a:	f7fe fdf9 	bl	800a110 <siprintf>
 800b51e:	4620      	mov	r0, r4
 800b520:	b006      	add	sp, #24
 800b522:	bd10      	pop	{r4, pc}
 800b524:	0800edf5 	.word	0x0800edf5
 800b528:	0800ede0 	.word	0x0800ede0
 800b52c:	0800edc0 	.word	0x0800edc0

0800b530 <__assert_func>:
 800b530:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b532:	4614      	mov	r4, r2
 800b534:	461a      	mov	r2, r3
 800b536:	4b09      	ldr	r3, [pc, #36]	; (800b55c <__assert_func+0x2c>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4605      	mov	r5, r0
 800b53c:	68d8      	ldr	r0, [r3, #12]
 800b53e:	b14c      	cbz	r4, 800b554 <__assert_func+0x24>
 800b540:	4b07      	ldr	r3, [pc, #28]	; (800b560 <__assert_func+0x30>)
 800b542:	9100      	str	r1, [sp, #0]
 800b544:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b548:	4906      	ldr	r1, [pc, #24]	; (800b564 <__assert_func+0x34>)
 800b54a:	462b      	mov	r3, r5
 800b54c:	f001 f836 	bl	800c5bc <fiprintf>
 800b550:	f002 fe22 	bl	800e198 <abort>
 800b554:	4b04      	ldr	r3, [pc, #16]	; (800b568 <__assert_func+0x38>)
 800b556:	461c      	mov	r4, r3
 800b558:	e7f3      	b.n	800b542 <__assert_func+0x12>
 800b55a:	bf00      	nop
 800b55c:	20000014 	.word	0x20000014
 800b560:	0800ee19 	.word	0x0800ee19
 800b564:	0800ee26 	.word	0x0800ee26
 800b568:	0800eddf 	.word	0x0800eddf

0800b56c <div>:
 800b56c:	2900      	cmp	r1, #0
 800b56e:	b510      	push	{r4, lr}
 800b570:	fb91 f4f2 	sdiv	r4, r1, r2
 800b574:	fb02 1314 	mls	r3, r2, r4, r1
 800b578:	db06      	blt.n	800b588 <div+0x1c>
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	da01      	bge.n	800b582 <div+0x16>
 800b57e:	3401      	adds	r4, #1
 800b580:	1a9b      	subs	r3, r3, r2
 800b582:	e9c0 4300 	strd	r4, r3, [r0]
 800b586:	bd10      	pop	{r4, pc}
 800b588:	2b00      	cmp	r3, #0
 800b58a:	bfc4      	itt	gt
 800b58c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 800b590:	189b      	addgt	r3, r3, r2
 800b592:	e7f6      	b.n	800b582 <div+0x16>

0800b594 <quorem>:
 800b594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b598:	6903      	ldr	r3, [r0, #16]
 800b59a:	690c      	ldr	r4, [r1, #16]
 800b59c:	42a3      	cmp	r3, r4
 800b59e:	4607      	mov	r7, r0
 800b5a0:	f2c0 8081 	blt.w	800b6a6 <quorem+0x112>
 800b5a4:	3c01      	subs	r4, #1
 800b5a6:	f101 0814 	add.w	r8, r1, #20
 800b5aa:	f100 0514 	add.w	r5, r0, #20
 800b5ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b5b2:	9301      	str	r3, [sp, #4]
 800b5b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b5b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b5c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b5c8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b5cc:	d331      	bcc.n	800b632 <quorem+0x9e>
 800b5ce:	f04f 0e00 	mov.w	lr, #0
 800b5d2:	4640      	mov	r0, r8
 800b5d4:	46ac      	mov	ip, r5
 800b5d6:	46f2      	mov	sl, lr
 800b5d8:	f850 2b04 	ldr.w	r2, [r0], #4
 800b5dc:	b293      	uxth	r3, r2
 800b5de:	fb06 e303 	mla	r3, r6, r3, lr
 800b5e2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	ebaa 0303 	sub.w	r3, sl, r3
 800b5ec:	f8dc a000 	ldr.w	sl, [ip]
 800b5f0:	0c12      	lsrs	r2, r2, #16
 800b5f2:	fa13 f38a 	uxtah	r3, r3, sl
 800b5f6:	fb06 e202 	mla	r2, r6, r2, lr
 800b5fa:	9300      	str	r3, [sp, #0]
 800b5fc:	9b00      	ldr	r3, [sp, #0]
 800b5fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b602:	b292      	uxth	r2, r2
 800b604:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b608:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b60c:	f8bd 3000 	ldrh.w	r3, [sp]
 800b610:	4581      	cmp	r9, r0
 800b612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b616:	f84c 3b04 	str.w	r3, [ip], #4
 800b61a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b61e:	d2db      	bcs.n	800b5d8 <quorem+0x44>
 800b620:	f855 300b 	ldr.w	r3, [r5, fp]
 800b624:	b92b      	cbnz	r3, 800b632 <quorem+0x9e>
 800b626:	9b01      	ldr	r3, [sp, #4]
 800b628:	3b04      	subs	r3, #4
 800b62a:	429d      	cmp	r5, r3
 800b62c:	461a      	mov	r2, r3
 800b62e:	d32e      	bcc.n	800b68e <quorem+0xfa>
 800b630:	613c      	str	r4, [r7, #16]
 800b632:	4638      	mov	r0, r7
 800b634:	f001 ffbc 	bl	800d5b0 <__mcmp>
 800b638:	2800      	cmp	r0, #0
 800b63a:	db24      	blt.n	800b686 <quorem+0xf2>
 800b63c:	3601      	adds	r6, #1
 800b63e:	4628      	mov	r0, r5
 800b640:	f04f 0c00 	mov.w	ip, #0
 800b644:	f858 2b04 	ldr.w	r2, [r8], #4
 800b648:	f8d0 e000 	ldr.w	lr, [r0]
 800b64c:	b293      	uxth	r3, r2
 800b64e:	ebac 0303 	sub.w	r3, ip, r3
 800b652:	0c12      	lsrs	r2, r2, #16
 800b654:	fa13 f38e 	uxtah	r3, r3, lr
 800b658:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b65c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b660:	b29b      	uxth	r3, r3
 800b662:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b666:	45c1      	cmp	r9, r8
 800b668:	f840 3b04 	str.w	r3, [r0], #4
 800b66c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b670:	d2e8      	bcs.n	800b644 <quorem+0xb0>
 800b672:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b676:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b67a:	b922      	cbnz	r2, 800b686 <quorem+0xf2>
 800b67c:	3b04      	subs	r3, #4
 800b67e:	429d      	cmp	r5, r3
 800b680:	461a      	mov	r2, r3
 800b682:	d30a      	bcc.n	800b69a <quorem+0x106>
 800b684:	613c      	str	r4, [r7, #16]
 800b686:	4630      	mov	r0, r6
 800b688:	b003      	add	sp, #12
 800b68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b68e:	6812      	ldr	r2, [r2, #0]
 800b690:	3b04      	subs	r3, #4
 800b692:	2a00      	cmp	r2, #0
 800b694:	d1cc      	bne.n	800b630 <quorem+0x9c>
 800b696:	3c01      	subs	r4, #1
 800b698:	e7c7      	b.n	800b62a <quorem+0x96>
 800b69a:	6812      	ldr	r2, [r2, #0]
 800b69c:	3b04      	subs	r3, #4
 800b69e:	2a00      	cmp	r2, #0
 800b6a0:	d1f0      	bne.n	800b684 <quorem+0xf0>
 800b6a2:	3c01      	subs	r4, #1
 800b6a4:	e7eb      	b.n	800b67e <quorem+0xea>
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	e7ee      	b.n	800b688 <quorem+0xf4>
 800b6aa:	0000      	movs	r0, r0
 800b6ac:	0000      	movs	r0, r0
	...

0800b6b0 <_dtoa_r>:
 800b6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b4:	ed2d 8b04 	vpush	{d8-d9}
 800b6b8:	ec57 6b10 	vmov	r6, r7, d0
 800b6bc:	b093      	sub	sp, #76	; 0x4c
 800b6be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b6c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b6c4:	9106      	str	r1, [sp, #24]
 800b6c6:	ee10 aa10 	vmov	sl, s0
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	9209      	str	r2, [sp, #36]	; 0x24
 800b6ce:	930c      	str	r3, [sp, #48]	; 0x30
 800b6d0:	46bb      	mov	fp, r7
 800b6d2:	b975      	cbnz	r5, 800b6f2 <_dtoa_r+0x42>
 800b6d4:	2010      	movs	r0, #16
 800b6d6:	f7fd fa93 	bl	8008c00 <malloc>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	6260      	str	r0, [r4, #36]	; 0x24
 800b6de:	b920      	cbnz	r0, 800b6ea <_dtoa_r+0x3a>
 800b6e0:	4ba7      	ldr	r3, [pc, #668]	; (800b980 <_dtoa_r+0x2d0>)
 800b6e2:	21ea      	movs	r1, #234	; 0xea
 800b6e4:	48a7      	ldr	r0, [pc, #668]	; (800b984 <_dtoa_r+0x2d4>)
 800b6e6:	f7ff ff23 	bl	800b530 <__assert_func>
 800b6ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b6ee:	6005      	str	r5, [r0, #0]
 800b6f0:	60c5      	str	r5, [r0, #12]
 800b6f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6f4:	6819      	ldr	r1, [r3, #0]
 800b6f6:	b151      	cbz	r1, 800b70e <_dtoa_r+0x5e>
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	604a      	str	r2, [r1, #4]
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	4093      	lsls	r3, r2
 800b700:	608b      	str	r3, [r1, #8]
 800b702:	4620      	mov	r0, r4
 800b704:	f001 fcc8 	bl	800d098 <_Bfree>
 800b708:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b70a:	2200      	movs	r2, #0
 800b70c:	601a      	str	r2, [r3, #0]
 800b70e:	1e3b      	subs	r3, r7, #0
 800b710:	bfaa      	itet	ge
 800b712:	2300      	movge	r3, #0
 800b714:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b718:	f8c8 3000 	strge.w	r3, [r8]
 800b71c:	4b9a      	ldr	r3, [pc, #616]	; (800b988 <_dtoa_r+0x2d8>)
 800b71e:	bfbc      	itt	lt
 800b720:	2201      	movlt	r2, #1
 800b722:	f8c8 2000 	strlt.w	r2, [r8]
 800b726:	ea33 030b 	bics.w	r3, r3, fp
 800b72a:	d11b      	bne.n	800b764 <_dtoa_r+0xb4>
 800b72c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b72e:	f242 730f 	movw	r3, #9999	; 0x270f
 800b732:	6013      	str	r3, [r2, #0]
 800b734:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b738:	4333      	orrs	r3, r6
 800b73a:	f000 8592 	beq.w	800c262 <_dtoa_r+0xbb2>
 800b73e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b740:	b963      	cbnz	r3, 800b75c <_dtoa_r+0xac>
 800b742:	4b92      	ldr	r3, [pc, #584]	; (800b98c <_dtoa_r+0x2dc>)
 800b744:	e022      	b.n	800b78c <_dtoa_r+0xdc>
 800b746:	4b92      	ldr	r3, [pc, #584]	; (800b990 <_dtoa_r+0x2e0>)
 800b748:	9301      	str	r3, [sp, #4]
 800b74a:	3308      	adds	r3, #8
 800b74c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b74e:	6013      	str	r3, [r2, #0]
 800b750:	9801      	ldr	r0, [sp, #4]
 800b752:	b013      	add	sp, #76	; 0x4c
 800b754:	ecbd 8b04 	vpop	{d8-d9}
 800b758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b75c:	4b8b      	ldr	r3, [pc, #556]	; (800b98c <_dtoa_r+0x2dc>)
 800b75e:	9301      	str	r3, [sp, #4]
 800b760:	3303      	adds	r3, #3
 800b762:	e7f3      	b.n	800b74c <_dtoa_r+0x9c>
 800b764:	2200      	movs	r2, #0
 800b766:	2300      	movs	r3, #0
 800b768:	4650      	mov	r0, sl
 800b76a:	4659      	mov	r1, fp
 800b76c:	f7f5 f9b6 	bl	8000adc <__aeabi_dcmpeq>
 800b770:	ec4b ab19 	vmov	d9, sl, fp
 800b774:	4680      	mov	r8, r0
 800b776:	b158      	cbz	r0, 800b790 <_dtoa_r+0xe0>
 800b778:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b77a:	2301      	movs	r3, #1
 800b77c:	6013      	str	r3, [r2, #0]
 800b77e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b780:	2b00      	cmp	r3, #0
 800b782:	f000 856b 	beq.w	800c25c <_dtoa_r+0xbac>
 800b786:	4883      	ldr	r0, [pc, #524]	; (800b994 <_dtoa_r+0x2e4>)
 800b788:	6018      	str	r0, [r3, #0]
 800b78a:	1e43      	subs	r3, r0, #1
 800b78c:	9301      	str	r3, [sp, #4]
 800b78e:	e7df      	b.n	800b750 <_dtoa_r+0xa0>
 800b790:	ec4b ab10 	vmov	d0, sl, fp
 800b794:	aa10      	add	r2, sp, #64	; 0x40
 800b796:	a911      	add	r1, sp, #68	; 0x44
 800b798:	4620      	mov	r0, r4
 800b79a:	f002 f82b 	bl	800d7f4 <__d2b>
 800b79e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b7a2:	ee08 0a10 	vmov	s16, r0
 800b7a6:	2d00      	cmp	r5, #0
 800b7a8:	f000 8084 	beq.w	800b8b4 <_dtoa_r+0x204>
 800b7ac:	ee19 3a90 	vmov	r3, s19
 800b7b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b7b8:	4656      	mov	r6, sl
 800b7ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b7be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b7c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b7c6:	4b74      	ldr	r3, [pc, #464]	; (800b998 <_dtoa_r+0x2e8>)
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	4639      	mov	r1, r7
 800b7ce:	f7f4 fd65 	bl	800029c <__aeabi_dsub>
 800b7d2:	a365      	add	r3, pc, #404	; (adr r3, 800b968 <_dtoa_r+0x2b8>)
 800b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d8:	f7f4 ff18 	bl	800060c <__aeabi_dmul>
 800b7dc:	a364      	add	r3, pc, #400	; (adr r3, 800b970 <_dtoa_r+0x2c0>)
 800b7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e2:	f7f4 fd5d 	bl	80002a0 <__adddf3>
 800b7e6:	4606      	mov	r6, r0
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	460f      	mov	r7, r1
 800b7ec:	f7f4 fea4 	bl	8000538 <__aeabi_i2d>
 800b7f0:	a361      	add	r3, pc, #388	; (adr r3, 800b978 <_dtoa_r+0x2c8>)
 800b7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f6:	f7f4 ff09 	bl	800060c <__aeabi_dmul>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	4630      	mov	r0, r6
 800b800:	4639      	mov	r1, r7
 800b802:	f7f4 fd4d 	bl	80002a0 <__adddf3>
 800b806:	4606      	mov	r6, r0
 800b808:	460f      	mov	r7, r1
 800b80a:	f7f5 f9af 	bl	8000b6c <__aeabi_d2iz>
 800b80e:	2200      	movs	r2, #0
 800b810:	9000      	str	r0, [sp, #0]
 800b812:	2300      	movs	r3, #0
 800b814:	4630      	mov	r0, r6
 800b816:	4639      	mov	r1, r7
 800b818:	f7f5 f96a 	bl	8000af0 <__aeabi_dcmplt>
 800b81c:	b150      	cbz	r0, 800b834 <_dtoa_r+0x184>
 800b81e:	9800      	ldr	r0, [sp, #0]
 800b820:	f7f4 fe8a 	bl	8000538 <__aeabi_i2d>
 800b824:	4632      	mov	r2, r6
 800b826:	463b      	mov	r3, r7
 800b828:	f7f5 f958 	bl	8000adc <__aeabi_dcmpeq>
 800b82c:	b910      	cbnz	r0, 800b834 <_dtoa_r+0x184>
 800b82e:	9b00      	ldr	r3, [sp, #0]
 800b830:	3b01      	subs	r3, #1
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	9b00      	ldr	r3, [sp, #0]
 800b836:	2b16      	cmp	r3, #22
 800b838:	d85a      	bhi.n	800b8f0 <_dtoa_r+0x240>
 800b83a:	9a00      	ldr	r2, [sp, #0]
 800b83c:	4b57      	ldr	r3, [pc, #348]	; (800b99c <_dtoa_r+0x2ec>)
 800b83e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b846:	ec51 0b19 	vmov	r0, r1, d9
 800b84a:	f7f5 f951 	bl	8000af0 <__aeabi_dcmplt>
 800b84e:	2800      	cmp	r0, #0
 800b850:	d050      	beq.n	800b8f4 <_dtoa_r+0x244>
 800b852:	9b00      	ldr	r3, [sp, #0]
 800b854:	3b01      	subs	r3, #1
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	2300      	movs	r3, #0
 800b85a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b85c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b85e:	1b5d      	subs	r5, r3, r5
 800b860:	1e6b      	subs	r3, r5, #1
 800b862:	9305      	str	r3, [sp, #20]
 800b864:	bf45      	ittet	mi
 800b866:	f1c5 0301 	rsbmi	r3, r5, #1
 800b86a:	9304      	strmi	r3, [sp, #16]
 800b86c:	2300      	movpl	r3, #0
 800b86e:	2300      	movmi	r3, #0
 800b870:	bf4c      	ite	mi
 800b872:	9305      	strmi	r3, [sp, #20]
 800b874:	9304      	strpl	r3, [sp, #16]
 800b876:	9b00      	ldr	r3, [sp, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	db3d      	blt.n	800b8f8 <_dtoa_r+0x248>
 800b87c:	9b05      	ldr	r3, [sp, #20]
 800b87e:	9a00      	ldr	r2, [sp, #0]
 800b880:	920a      	str	r2, [sp, #40]	; 0x28
 800b882:	4413      	add	r3, r2
 800b884:	9305      	str	r3, [sp, #20]
 800b886:	2300      	movs	r3, #0
 800b888:	9307      	str	r3, [sp, #28]
 800b88a:	9b06      	ldr	r3, [sp, #24]
 800b88c:	2b09      	cmp	r3, #9
 800b88e:	f200 8089 	bhi.w	800b9a4 <_dtoa_r+0x2f4>
 800b892:	2b05      	cmp	r3, #5
 800b894:	bfc4      	itt	gt
 800b896:	3b04      	subgt	r3, #4
 800b898:	9306      	strgt	r3, [sp, #24]
 800b89a:	9b06      	ldr	r3, [sp, #24]
 800b89c:	f1a3 0302 	sub.w	r3, r3, #2
 800b8a0:	bfcc      	ite	gt
 800b8a2:	2500      	movgt	r5, #0
 800b8a4:	2501      	movle	r5, #1
 800b8a6:	2b03      	cmp	r3, #3
 800b8a8:	f200 8087 	bhi.w	800b9ba <_dtoa_r+0x30a>
 800b8ac:	e8df f003 	tbb	[pc, r3]
 800b8b0:	59383a2d 	.word	0x59383a2d
 800b8b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b8b8:	441d      	add	r5, r3
 800b8ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b8be:	2b20      	cmp	r3, #32
 800b8c0:	bfc1      	itttt	gt
 800b8c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b8c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b8ca:	fa0b f303 	lslgt.w	r3, fp, r3
 800b8ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b8d2:	bfda      	itte	le
 800b8d4:	f1c3 0320 	rsble	r3, r3, #32
 800b8d8:	fa06 f003 	lslle.w	r0, r6, r3
 800b8dc:	4318      	orrgt	r0, r3
 800b8de:	f7f4 fe1b 	bl	8000518 <__aeabi_ui2d>
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	4606      	mov	r6, r0
 800b8e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b8ea:	3d01      	subs	r5, #1
 800b8ec:	930e      	str	r3, [sp, #56]	; 0x38
 800b8ee:	e76a      	b.n	800b7c6 <_dtoa_r+0x116>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	e7b2      	b.n	800b85a <_dtoa_r+0x1aa>
 800b8f4:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8f6:	e7b1      	b.n	800b85c <_dtoa_r+0x1ac>
 800b8f8:	9b04      	ldr	r3, [sp, #16]
 800b8fa:	9a00      	ldr	r2, [sp, #0]
 800b8fc:	1a9b      	subs	r3, r3, r2
 800b8fe:	9304      	str	r3, [sp, #16]
 800b900:	4253      	negs	r3, r2
 800b902:	9307      	str	r3, [sp, #28]
 800b904:	2300      	movs	r3, #0
 800b906:	930a      	str	r3, [sp, #40]	; 0x28
 800b908:	e7bf      	b.n	800b88a <_dtoa_r+0x1da>
 800b90a:	2300      	movs	r3, #0
 800b90c:	9308      	str	r3, [sp, #32]
 800b90e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b910:	2b00      	cmp	r3, #0
 800b912:	dc55      	bgt.n	800b9c0 <_dtoa_r+0x310>
 800b914:	2301      	movs	r3, #1
 800b916:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b91a:	461a      	mov	r2, r3
 800b91c:	9209      	str	r2, [sp, #36]	; 0x24
 800b91e:	e00c      	b.n	800b93a <_dtoa_r+0x28a>
 800b920:	2301      	movs	r3, #1
 800b922:	e7f3      	b.n	800b90c <_dtoa_r+0x25c>
 800b924:	2300      	movs	r3, #0
 800b926:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b928:	9308      	str	r3, [sp, #32]
 800b92a:	9b00      	ldr	r3, [sp, #0]
 800b92c:	4413      	add	r3, r2
 800b92e:	9302      	str	r3, [sp, #8]
 800b930:	3301      	adds	r3, #1
 800b932:	2b01      	cmp	r3, #1
 800b934:	9303      	str	r3, [sp, #12]
 800b936:	bfb8      	it	lt
 800b938:	2301      	movlt	r3, #1
 800b93a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b93c:	2200      	movs	r2, #0
 800b93e:	6042      	str	r2, [r0, #4]
 800b940:	2204      	movs	r2, #4
 800b942:	f102 0614 	add.w	r6, r2, #20
 800b946:	429e      	cmp	r6, r3
 800b948:	6841      	ldr	r1, [r0, #4]
 800b94a:	d93d      	bls.n	800b9c8 <_dtoa_r+0x318>
 800b94c:	4620      	mov	r0, r4
 800b94e:	f001 fb63 	bl	800d018 <_Balloc>
 800b952:	9001      	str	r0, [sp, #4]
 800b954:	2800      	cmp	r0, #0
 800b956:	d13b      	bne.n	800b9d0 <_dtoa_r+0x320>
 800b958:	4b11      	ldr	r3, [pc, #68]	; (800b9a0 <_dtoa_r+0x2f0>)
 800b95a:	4602      	mov	r2, r0
 800b95c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b960:	e6c0      	b.n	800b6e4 <_dtoa_r+0x34>
 800b962:	2301      	movs	r3, #1
 800b964:	e7df      	b.n	800b926 <_dtoa_r+0x276>
 800b966:	bf00      	nop
 800b968:	636f4361 	.word	0x636f4361
 800b96c:	3fd287a7 	.word	0x3fd287a7
 800b970:	8b60c8b3 	.word	0x8b60c8b3
 800b974:	3fc68a28 	.word	0x3fc68a28
 800b978:	509f79fb 	.word	0x509f79fb
 800b97c:	3fd34413 	.word	0x3fd34413
 800b980:	0800eb6c 	.word	0x0800eb6c
 800b984:	0800ef63 	.word	0x0800ef63
 800b988:	7ff00000 	.word	0x7ff00000
 800b98c:	0800ef5f 	.word	0x0800ef5f
 800b990:	0800ef56 	.word	0x0800ef56
 800b994:	0800f21a 	.word	0x0800f21a
 800b998:	3ff80000 	.word	0x3ff80000
 800b99c:	0800f130 	.word	0x0800f130
 800b9a0:	0800efbe 	.word	0x0800efbe
 800b9a4:	2501      	movs	r5, #1
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	9306      	str	r3, [sp, #24]
 800b9aa:	9508      	str	r5, [sp, #32]
 800b9ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b9b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	2312      	movs	r3, #18
 800b9b8:	e7b0      	b.n	800b91c <_dtoa_r+0x26c>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	9308      	str	r3, [sp, #32]
 800b9be:	e7f5      	b.n	800b9ac <_dtoa_r+0x2fc>
 800b9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b9c6:	e7b8      	b.n	800b93a <_dtoa_r+0x28a>
 800b9c8:	3101      	adds	r1, #1
 800b9ca:	6041      	str	r1, [r0, #4]
 800b9cc:	0052      	lsls	r2, r2, #1
 800b9ce:	e7b8      	b.n	800b942 <_dtoa_r+0x292>
 800b9d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9d2:	9a01      	ldr	r2, [sp, #4]
 800b9d4:	601a      	str	r2, [r3, #0]
 800b9d6:	9b03      	ldr	r3, [sp, #12]
 800b9d8:	2b0e      	cmp	r3, #14
 800b9da:	f200 809d 	bhi.w	800bb18 <_dtoa_r+0x468>
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	f000 809a 	beq.w	800bb18 <_dtoa_r+0x468>
 800b9e4:	9b00      	ldr	r3, [sp, #0]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	dd32      	ble.n	800ba50 <_dtoa_r+0x3a0>
 800b9ea:	4ab7      	ldr	r2, [pc, #732]	; (800bcc8 <_dtoa_r+0x618>)
 800b9ec:	f003 030f 	and.w	r3, r3, #15
 800b9f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b9f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9f8:	9b00      	ldr	r3, [sp, #0]
 800b9fa:	05d8      	lsls	r0, r3, #23
 800b9fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ba00:	d516      	bpl.n	800ba30 <_dtoa_r+0x380>
 800ba02:	4bb2      	ldr	r3, [pc, #712]	; (800bccc <_dtoa_r+0x61c>)
 800ba04:	ec51 0b19 	vmov	r0, r1, d9
 800ba08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba0c:	f7f4 ff28 	bl	8000860 <__aeabi_ddiv>
 800ba10:	f007 070f 	and.w	r7, r7, #15
 800ba14:	4682      	mov	sl, r0
 800ba16:	468b      	mov	fp, r1
 800ba18:	2503      	movs	r5, #3
 800ba1a:	4eac      	ldr	r6, [pc, #688]	; (800bccc <_dtoa_r+0x61c>)
 800ba1c:	b957      	cbnz	r7, 800ba34 <_dtoa_r+0x384>
 800ba1e:	4642      	mov	r2, r8
 800ba20:	464b      	mov	r3, r9
 800ba22:	4650      	mov	r0, sl
 800ba24:	4659      	mov	r1, fp
 800ba26:	f7f4 ff1b 	bl	8000860 <__aeabi_ddiv>
 800ba2a:	4682      	mov	sl, r0
 800ba2c:	468b      	mov	fp, r1
 800ba2e:	e028      	b.n	800ba82 <_dtoa_r+0x3d2>
 800ba30:	2502      	movs	r5, #2
 800ba32:	e7f2      	b.n	800ba1a <_dtoa_r+0x36a>
 800ba34:	07f9      	lsls	r1, r7, #31
 800ba36:	d508      	bpl.n	800ba4a <_dtoa_r+0x39a>
 800ba38:	4640      	mov	r0, r8
 800ba3a:	4649      	mov	r1, r9
 800ba3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ba40:	f7f4 fde4 	bl	800060c <__aeabi_dmul>
 800ba44:	3501      	adds	r5, #1
 800ba46:	4680      	mov	r8, r0
 800ba48:	4689      	mov	r9, r1
 800ba4a:	107f      	asrs	r7, r7, #1
 800ba4c:	3608      	adds	r6, #8
 800ba4e:	e7e5      	b.n	800ba1c <_dtoa_r+0x36c>
 800ba50:	f000 809b 	beq.w	800bb8a <_dtoa_r+0x4da>
 800ba54:	9b00      	ldr	r3, [sp, #0]
 800ba56:	4f9d      	ldr	r7, [pc, #628]	; (800bccc <_dtoa_r+0x61c>)
 800ba58:	425e      	negs	r6, r3
 800ba5a:	4b9b      	ldr	r3, [pc, #620]	; (800bcc8 <_dtoa_r+0x618>)
 800ba5c:	f006 020f 	and.w	r2, r6, #15
 800ba60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	ec51 0b19 	vmov	r0, r1, d9
 800ba6c:	f7f4 fdce 	bl	800060c <__aeabi_dmul>
 800ba70:	1136      	asrs	r6, r6, #4
 800ba72:	4682      	mov	sl, r0
 800ba74:	468b      	mov	fp, r1
 800ba76:	2300      	movs	r3, #0
 800ba78:	2502      	movs	r5, #2
 800ba7a:	2e00      	cmp	r6, #0
 800ba7c:	d17a      	bne.n	800bb74 <_dtoa_r+0x4c4>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d1d3      	bne.n	800ba2a <_dtoa_r+0x37a>
 800ba82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 8082 	beq.w	800bb8e <_dtoa_r+0x4de>
 800ba8a:	4b91      	ldr	r3, [pc, #580]	; (800bcd0 <_dtoa_r+0x620>)
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	4650      	mov	r0, sl
 800ba90:	4659      	mov	r1, fp
 800ba92:	f7f5 f82d 	bl	8000af0 <__aeabi_dcmplt>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d079      	beq.n	800bb8e <_dtoa_r+0x4de>
 800ba9a:	9b03      	ldr	r3, [sp, #12]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d076      	beq.n	800bb8e <_dtoa_r+0x4de>
 800baa0:	9b02      	ldr	r3, [sp, #8]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	dd36      	ble.n	800bb14 <_dtoa_r+0x464>
 800baa6:	9b00      	ldr	r3, [sp, #0]
 800baa8:	4650      	mov	r0, sl
 800baaa:	4659      	mov	r1, fp
 800baac:	1e5f      	subs	r7, r3, #1
 800baae:	2200      	movs	r2, #0
 800bab0:	4b88      	ldr	r3, [pc, #544]	; (800bcd4 <_dtoa_r+0x624>)
 800bab2:	f7f4 fdab 	bl	800060c <__aeabi_dmul>
 800bab6:	9e02      	ldr	r6, [sp, #8]
 800bab8:	4682      	mov	sl, r0
 800baba:	468b      	mov	fp, r1
 800babc:	3501      	adds	r5, #1
 800babe:	4628      	mov	r0, r5
 800bac0:	f7f4 fd3a 	bl	8000538 <__aeabi_i2d>
 800bac4:	4652      	mov	r2, sl
 800bac6:	465b      	mov	r3, fp
 800bac8:	f7f4 fda0 	bl	800060c <__aeabi_dmul>
 800bacc:	4b82      	ldr	r3, [pc, #520]	; (800bcd8 <_dtoa_r+0x628>)
 800bace:	2200      	movs	r2, #0
 800bad0:	f7f4 fbe6 	bl	80002a0 <__adddf3>
 800bad4:	46d0      	mov	r8, sl
 800bad6:	46d9      	mov	r9, fp
 800bad8:	4682      	mov	sl, r0
 800bada:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bade:	2e00      	cmp	r6, #0
 800bae0:	d158      	bne.n	800bb94 <_dtoa_r+0x4e4>
 800bae2:	4b7e      	ldr	r3, [pc, #504]	; (800bcdc <_dtoa_r+0x62c>)
 800bae4:	2200      	movs	r2, #0
 800bae6:	4640      	mov	r0, r8
 800bae8:	4649      	mov	r1, r9
 800baea:	f7f4 fbd7 	bl	800029c <__aeabi_dsub>
 800baee:	4652      	mov	r2, sl
 800baf0:	465b      	mov	r3, fp
 800baf2:	4680      	mov	r8, r0
 800baf4:	4689      	mov	r9, r1
 800baf6:	f7f5 f819 	bl	8000b2c <__aeabi_dcmpgt>
 800bafa:	2800      	cmp	r0, #0
 800bafc:	f040 8295 	bne.w	800c02a <_dtoa_r+0x97a>
 800bb00:	4652      	mov	r2, sl
 800bb02:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bb06:	4640      	mov	r0, r8
 800bb08:	4649      	mov	r1, r9
 800bb0a:	f7f4 fff1 	bl	8000af0 <__aeabi_dcmplt>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	f040 8289 	bne.w	800c026 <_dtoa_r+0x976>
 800bb14:	ec5b ab19 	vmov	sl, fp, d9
 800bb18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	f2c0 8148 	blt.w	800bdb0 <_dtoa_r+0x700>
 800bb20:	9a00      	ldr	r2, [sp, #0]
 800bb22:	2a0e      	cmp	r2, #14
 800bb24:	f300 8144 	bgt.w	800bdb0 <_dtoa_r+0x700>
 800bb28:	4b67      	ldr	r3, [pc, #412]	; (800bcc8 <_dtoa_r+0x618>)
 800bb2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	f280 80d5 	bge.w	800bce4 <_dtoa_r+0x634>
 800bb3a:	9b03      	ldr	r3, [sp, #12]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	f300 80d1 	bgt.w	800bce4 <_dtoa_r+0x634>
 800bb42:	f040 826f 	bne.w	800c024 <_dtoa_r+0x974>
 800bb46:	4b65      	ldr	r3, [pc, #404]	; (800bcdc <_dtoa_r+0x62c>)
 800bb48:	2200      	movs	r2, #0
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	4649      	mov	r1, r9
 800bb4e:	f7f4 fd5d 	bl	800060c <__aeabi_dmul>
 800bb52:	4652      	mov	r2, sl
 800bb54:	465b      	mov	r3, fp
 800bb56:	f7f4 ffdf 	bl	8000b18 <__aeabi_dcmpge>
 800bb5a:	9e03      	ldr	r6, [sp, #12]
 800bb5c:	4637      	mov	r7, r6
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	f040 8245 	bne.w	800bfee <_dtoa_r+0x93e>
 800bb64:	9d01      	ldr	r5, [sp, #4]
 800bb66:	2331      	movs	r3, #49	; 0x31
 800bb68:	f805 3b01 	strb.w	r3, [r5], #1
 800bb6c:	9b00      	ldr	r3, [sp, #0]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	e240      	b.n	800bff6 <_dtoa_r+0x946>
 800bb74:	07f2      	lsls	r2, r6, #31
 800bb76:	d505      	bpl.n	800bb84 <_dtoa_r+0x4d4>
 800bb78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb7c:	f7f4 fd46 	bl	800060c <__aeabi_dmul>
 800bb80:	3501      	adds	r5, #1
 800bb82:	2301      	movs	r3, #1
 800bb84:	1076      	asrs	r6, r6, #1
 800bb86:	3708      	adds	r7, #8
 800bb88:	e777      	b.n	800ba7a <_dtoa_r+0x3ca>
 800bb8a:	2502      	movs	r5, #2
 800bb8c:	e779      	b.n	800ba82 <_dtoa_r+0x3d2>
 800bb8e:	9f00      	ldr	r7, [sp, #0]
 800bb90:	9e03      	ldr	r6, [sp, #12]
 800bb92:	e794      	b.n	800babe <_dtoa_r+0x40e>
 800bb94:	9901      	ldr	r1, [sp, #4]
 800bb96:	4b4c      	ldr	r3, [pc, #304]	; (800bcc8 <_dtoa_r+0x618>)
 800bb98:	4431      	add	r1, r6
 800bb9a:	910d      	str	r1, [sp, #52]	; 0x34
 800bb9c:	9908      	ldr	r1, [sp, #32]
 800bb9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bba2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bba6:	2900      	cmp	r1, #0
 800bba8:	d043      	beq.n	800bc32 <_dtoa_r+0x582>
 800bbaa:	494d      	ldr	r1, [pc, #308]	; (800bce0 <_dtoa_r+0x630>)
 800bbac:	2000      	movs	r0, #0
 800bbae:	f7f4 fe57 	bl	8000860 <__aeabi_ddiv>
 800bbb2:	4652      	mov	r2, sl
 800bbb4:	465b      	mov	r3, fp
 800bbb6:	f7f4 fb71 	bl	800029c <__aeabi_dsub>
 800bbba:	9d01      	ldr	r5, [sp, #4]
 800bbbc:	4682      	mov	sl, r0
 800bbbe:	468b      	mov	fp, r1
 800bbc0:	4649      	mov	r1, r9
 800bbc2:	4640      	mov	r0, r8
 800bbc4:	f7f4 ffd2 	bl	8000b6c <__aeabi_d2iz>
 800bbc8:	4606      	mov	r6, r0
 800bbca:	f7f4 fcb5 	bl	8000538 <__aeabi_i2d>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	4640      	mov	r0, r8
 800bbd4:	4649      	mov	r1, r9
 800bbd6:	f7f4 fb61 	bl	800029c <__aeabi_dsub>
 800bbda:	3630      	adds	r6, #48	; 0x30
 800bbdc:	f805 6b01 	strb.w	r6, [r5], #1
 800bbe0:	4652      	mov	r2, sl
 800bbe2:	465b      	mov	r3, fp
 800bbe4:	4680      	mov	r8, r0
 800bbe6:	4689      	mov	r9, r1
 800bbe8:	f7f4 ff82 	bl	8000af0 <__aeabi_dcmplt>
 800bbec:	2800      	cmp	r0, #0
 800bbee:	d163      	bne.n	800bcb8 <_dtoa_r+0x608>
 800bbf0:	4642      	mov	r2, r8
 800bbf2:	464b      	mov	r3, r9
 800bbf4:	4936      	ldr	r1, [pc, #216]	; (800bcd0 <_dtoa_r+0x620>)
 800bbf6:	2000      	movs	r0, #0
 800bbf8:	f7f4 fb50 	bl	800029c <__aeabi_dsub>
 800bbfc:	4652      	mov	r2, sl
 800bbfe:	465b      	mov	r3, fp
 800bc00:	f7f4 ff76 	bl	8000af0 <__aeabi_dcmplt>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	f040 80b5 	bne.w	800bd74 <_dtoa_r+0x6c4>
 800bc0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc0c:	429d      	cmp	r5, r3
 800bc0e:	d081      	beq.n	800bb14 <_dtoa_r+0x464>
 800bc10:	4b30      	ldr	r3, [pc, #192]	; (800bcd4 <_dtoa_r+0x624>)
 800bc12:	2200      	movs	r2, #0
 800bc14:	4650      	mov	r0, sl
 800bc16:	4659      	mov	r1, fp
 800bc18:	f7f4 fcf8 	bl	800060c <__aeabi_dmul>
 800bc1c:	4b2d      	ldr	r3, [pc, #180]	; (800bcd4 <_dtoa_r+0x624>)
 800bc1e:	4682      	mov	sl, r0
 800bc20:	468b      	mov	fp, r1
 800bc22:	4640      	mov	r0, r8
 800bc24:	4649      	mov	r1, r9
 800bc26:	2200      	movs	r2, #0
 800bc28:	f7f4 fcf0 	bl	800060c <__aeabi_dmul>
 800bc2c:	4680      	mov	r8, r0
 800bc2e:	4689      	mov	r9, r1
 800bc30:	e7c6      	b.n	800bbc0 <_dtoa_r+0x510>
 800bc32:	4650      	mov	r0, sl
 800bc34:	4659      	mov	r1, fp
 800bc36:	f7f4 fce9 	bl	800060c <__aeabi_dmul>
 800bc3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc3c:	9d01      	ldr	r5, [sp, #4]
 800bc3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc40:	4682      	mov	sl, r0
 800bc42:	468b      	mov	fp, r1
 800bc44:	4649      	mov	r1, r9
 800bc46:	4640      	mov	r0, r8
 800bc48:	f7f4 ff90 	bl	8000b6c <__aeabi_d2iz>
 800bc4c:	4606      	mov	r6, r0
 800bc4e:	f7f4 fc73 	bl	8000538 <__aeabi_i2d>
 800bc52:	3630      	adds	r6, #48	; 0x30
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	4640      	mov	r0, r8
 800bc5a:	4649      	mov	r1, r9
 800bc5c:	f7f4 fb1e 	bl	800029c <__aeabi_dsub>
 800bc60:	f805 6b01 	strb.w	r6, [r5], #1
 800bc64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc66:	429d      	cmp	r5, r3
 800bc68:	4680      	mov	r8, r0
 800bc6a:	4689      	mov	r9, r1
 800bc6c:	f04f 0200 	mov.w	r2, #0
 800bc70:	d124      	bne.n	800bcbc <_dtoa_r+0x60c>
 800bc72:	4b1b      	ldr	r3, [pc, #108]	; (800bce0 <_dtoa_r+0x630>)
 800bc74:	4650      	mov	r0, sl
 800bc76:	4659      	mov	r1, fp
 800bc78:	f7f4 fb12 	bl	80002a0 <__adddf3>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	4640      	mov	r0, r8
 800bc82:	4649      	mov	r1, r9
 800bc84:	f7f4 ff52 	bl	8000b2c <__aeabi_dcmpgt>
 800bc88:	2800      	cmp	r0, #0
 800bc8a:	d173      	bne.n	800bd74 <_dtoa_r+0x6c4>
 800bc8c:	4652      	mov	r2, sl
 800bc8e:	465b      	mov	r3, fp
 800bc90:	4913      	ldr	r1, [pc, #76]	; (800bce0 <_dtoa_r+0x630>)
 800bc92:	2000      	movs	r0, #0
 800bc94:	f7f4 fb02 	bl	800029c <__aeabi_dsub>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	4649      	mov	r1, r9
 800bca0:	f7f4 ff26 	bl	8000af0 <__aeabi_dcmplt>
 800bca4:	2800      	cmp	r0, #0
 800bca6:	f43f af35 	beq.w	800bb14 <_dtoa_r+0x464>
 800bcaa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bcac:	1e6b      	subs	r3, r5, #1
 800bcae:	930f      	str	r3, [sp, #60]	; 0x3c
 800bcb0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bcb4:	2b30      	cmp	r3, #48	; 0x30
 800bcb6:	d0f8      	beq.n	800bcaa <_dtoa_r+0x5fa>
 800bcb8:	9700      	str	r7, [sp, #0]
 800bcba:	e049      	b.n	800bd50 <_dtoa_r+0x6a0>
 800bcbc:	4b05      	ldr	r3, [pc, #20]	; (800bcd4 <_dtoa_r+0x624>)
 800bcbe:	f7f4 fca5 	bl	800060c <__aeabi_dmul>
 800bcc2:	4680      	mov	r8, r0
 800bcc4:	4689      	mov	r9, r1
 800bcc6:	e7bd      	b.n	800bc44 <_dtoa_r+0x594>
 800bcc8:	0800f130 	.word	0x0800f130
 800bccc:	0800f108 	.word	0x0800f108
 800bcd0:	3ff00000 	.word	0x3ff00000
 800bcd4:	40240000 	.word	0x40240000
 800bcd8:	401c0000 	.word	0x401c0000
 800bcdc:	40140000 	.word	0x40140000
 800bce0:	3fe00000 	.word	0x3fe00000
 800bce4:	9d01      	ldr	r5, [sp, #4]
 800bce6:	4656      	mov	r6, sl
 800bce8:	465f      	mov	r7, fp
 800bcea:	4642      	mov	r2, r8
 800bcec:	464b      	mov	r3, r9
 800bcee:	4630      	mov	r0, r6
 800bcf0:	4639      	mov	r1, r7
 800bcf2:	f7f4 fdb5 	bl	8000860 <__aeabi_ddiv>
 800bcf6:	f7f4 ff39 	bl	8000b6c <__aeabi_d2iz>
 800bcfa:	4682      	mov	sl, r0
 800bcfc:	f7f4 fc1c 	bl	8000538 <__aeabi_i2d>
 800bd00:	4642      	mov	r2, r8
 800bd02:	464b      	mov	r3, r9
 800bd04:	f7f4 fc82 	bl	800060c <__aeabi_dmul>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	4639      	mov	r1, r7
 800bd10:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bd14:	f7f4 fac2 	bl	800029c <__aeabi_dsub>
 800bd18:	f805 6b01 	strb.w	r6, [r5], #1
 800bd1c:	9e01      	ldr	r6, [sp, #4]
 800bd1e:	9f03      	ldr	r7, [sp, #12]
 800bd20:	1bae      	subs	r6, r5, r6
 800bd22:	42b7      	cmp	r7, r6
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	d135      	bne.n	800bd96 <_dtoa_r+0x6e6>
 800bd2a:	f7f4 fab9 	bl	80002a0 <__adddf3>
 800bd2e:	4642      	mov	r2, r8
 800bd30:	464b      	mov	r3, r9
 800bd32:	4606      	mov	r6, r0
 800bd34:	460f      	mov	r7, r1
 800bd36:	f7f4 fef9 	bl	8000b2c <__aeabi_dcmpgt>
 800bd3a:	b9d0      	cbnz	r0, 800bd72 <_dtoa_r+0x6c2>
 800bd3c:	4642      	mov	r2, r8
 800bd3e:	464b      	mov	r3, r9
 800bd40:	4630      	mov	r0, r6
 800bd42:	4639      	mov	r1, r7
 800bd44:	f7f4 feca 	bl	8000adc <__aeabi_dcmpeq>
 800bd48:	b110      	cbz	r0, 800bd50 <_dtoa_r+0x6a0>
 800bd4a:	f01a 0f01 	tst.w	sl, #1
 800bd4e:	d110      	bne.n	800bd72 <_dtoa_r+0x6c2>
 800bd50:	4620      	mov	r0, r4
 800bd52:	ee18 1a10 	vmov	r1, s16
 800bd56:	f001 f99f 	bl	800d098 <_Bfree>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	9800      	ldr	r0, [sp, #0]
 800bd5e:	702b      	strb	r3, [r5, #0]
 800bd60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd62:	3001      	adds	r0, #1
 800bd64:	6018      	str	r0, [r3, #0]
 800bd66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f43f acf1 	beq.w	800b750 <_dtoa_r+0xa0>
 800bd6e:	601d      	str	r5, [r3, #0]
 800bd70:	e4ee      	b.n	800b750 <_dtoa_r+0xa0>
 800bd72:	9f00      	ldr	r7, [sp, #0]
 800bd74:	462b      	mov	r3, r5
 800bd76:	461d      	mov	r5, r3
 800bd78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd7c:	2a39      	cmp	r2, #57	; 0x39
 800bd7e:	d106      	bne.n	800bd8e <_dtoa_r+0x6de>
 800bd80:	9a01      	ldr	r2, [sp, #4]
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d1f7      	bne.n	800bd76 <_dtoa_r+0x6c6>
 800bd86:	9901      	ldr	r1, [sp, #4]
 800bd88:	2230      	movs	r2, #48	; 0x30
 800bd8a:	3701      	adds	r7, #1
 800bd8c:	700a      	strb	r2, [r1, #0]
 800bd8e:	781a      	ldrb	r2, [r3, #0]
 800bd90:	3201      	adds	r2, #1
 800bd92:	701a      	strb	r2, [r3, #0]
 800bd94:	e790      	b.n	800bcb8 <_dtoa_r+0x608>
 800bd96:	4ba6      	ldr	r3, [pc, #664]	; (800c030 <_dtoa_r+0x980>)
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f7f4 fc37 	bl	800060c <__aeabi_dmul>
 800bd9e:	2200      	movs	r2, #0
 800bda0:	2300      	movs	r3, #0
 800bda2:	4606      	mov	r6, r0
 800bda4:	460f      	mov	r7, r1
 800bda6:	f7f4 fe99 	bl	8000adc <__aeabi_dcmpeq>
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	d09d      	beq.n	800bcea <_dtoa_r+0x63a>
 800bdae:	e7cf      	b.n	800bd50 <_dtoa_r+0x6a0>
 800bdb0:	9a08      	ldr	r2, [sp, #32]
 800bdb2:	2a00      	cmp	r2, #0
 800bdb4:	f000 80d7 	beq.w	800bf66 <_dtoa_r+0x8b6>
 800bdb8:	9a06      	ldr	r2, [sp, #24]
 800bdba:	2a01      	cmp	r2, #1
 800bdbc:	f300 80ba 	bgt.w	800bf34 <_dtoa_r+0x884>
 800bdc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdc2:	2a00      	cmp	r2, #0
 800bdc4:	f000 80b2 	beq.w	800bf2c <_dtoa_r+0x87c>
 800bdc8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bdcc:	9e07      	ldr	r6, [sp, #28]
 800bdce:	9d04      	ldr	r5, [sp, #16]
 800bdd0:	9a04      	ldr	r2, [sp, #16]
 800bdd2:	441a      	add	r2, r3
 800bdd4:	9204      	str	r2, [sp, #16]
 800bdd6:	9a05      	ldr	r2, [sp, #20]
 800bdd8:	2101      	movs	r1, #1
 800bdda:	441a      	add	r2, r3
 800bddc:	4620      	mov	r0, r4
 800bdde:	9205      	str	r2, [sp, #20]
 800bde0:	f001 fa5c 	bl	800d29c <__i2b>
 800bde4:	4607      	mov	r7, r0
 800bde6:	2d00      	cmp	r5, #0
 800bde8:	dd0c      	ble.n	800be04 <_dtoa_r+0x754>
 800bdea:	9b05      	ldr	r3, [sp, #20]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	dd09      	ble.n	800be04 <_dtoa_r+0x754>
 800bdf0:	42ab      	cmp	r3, r5
 800bdf2:	9a04      	ldr	r2, [sp, #16]
 800bdf4:	bfa8      	it	ge
 800bdf6:	462b      	movge	r3, r5
 800bdf8:	1ad2      	subs	r2, r2, r3
 800bdfa:	9204      	str	r2, [sp, #16]
 800bdfc:	9a05      	ldr	r2, [sp, #20]
 800bdfe:	1aed      	subs	r5, r5, r3
 800be00:	1ad3      	subs	r3, r2, r3
 800be02:	9305      	str	r3, [sp, #20]
 800be04:	9b07      	ldr	r3, [sp, #28]
 800be06:	b31b      	cbz	r3, 800be50 <_dtoa_r+0x7a0>
 800be08:	9b08      	ldr	r3, [sp, #32]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	f000 80af 	beq.w	800bf6e <_dtoa_r+0x8be>
 800be10:	2e00      	cmp	r6, #0
 800be12:	dd13      	ble.n	800be3c <_dtoa_r+0x78c>
 800be14:	4639      	mov	r1, r7
 800be16:	4632      	mov	r2, r6
 800be18:	4620      	mov	r0, r4
 800be1a:	f001 faff 	bl	800d41c <__pow5mult>
 800be1e:	ee18 2a10 	vmov	r2, s16
 800be22:	4601      	mov	r1, r0
 800be24:	4607      	mov	r7, r0
 800be26:	4620      	mov	r0, r4
 800be28:	f001 fa4e 	bl	800d2c8 <__multiply>
 800be2c:	ee18 1a10 	vmov	r1, s16
 800be30:	4680      	mov	r8, r0
 800be32:	4620      	mov	r0, r4
 800be34:	f001 f930 	bl	800d098 <_Bfree>
 800be38:	ee08 8a10 	vmov	s16, r8
 800be3c:	9b07      	ldr	r3, [sp, #28]
 800be3e:	1b9a      	subs	r2, r3, r6
 800be40:	d006      	beq.n	800be50 <_dtoa_r+0x7a0>
 800be42:	ee18 1a10 	vmov	r1, s16
 800be46:	4620      	mov	r0, r4
 800be48:	f001 fae8 	bl	800d41c <__pow5mult>
 800be4c:	ee08 0a10 	vmov	s16, r0
 800be50:	2101      	movs	r1, #1
 800be52:	4620      	mov	r0, r4
 800be54:	f001 fa22 	bl	800d29c <__i2b>
 800be58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	4606      	mov	r6, r0
 800be5e:	f340 8088 	ble.w	800bf72 <_dtoa_r+0x8c2>
 800be62:	461a      	mov	r2, r3
 800be64:	4601      	mov	r1, r0
 800be66:	4620      	mov	r0, r4
 800be68:	f001 fad8 	bl	800d41c <__pow5mult>
 800be6c:	9b06      	ldr	r3, [sp, #24]
 800be6e:	2b01      	cmp	r3, #1
 800be70:	4606      	mov	r6, r0
 800be72:	f340 8081 	ble.w	800bf78 <_dtoa_r+0x8c8>
 800be76:	f04f 0800 	mov.w	r8, #0
 800be7a:	6933      	ldr	r3, [r6, #16]
 800be7c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800be80:	6918      	ldr	r0, [r3, #16]
 800be82:	f001 f9bb 	bl	800d1fc <__hi0bits>
 800be86:	f1c0 0020 	rsb	r0, r0, #32
 800be8a:	9b05      	ldr	r3, [sp, #20]
 800be8c:	4418      	add	r0, r3
 800be8e:	f010 001f 	ands.w	r0, r0, #31
 800be92:	f000 8092 	beq.w	800bfba <_dtoa_r+0x90a>
 800be96:	f1c0 0320 	rsb	r3, r0, #32
 800be9a:	2b04      	cmp	r3, #4
 800be9c:	f340 808a 	ble.w	800bfb4 <_dtoa_r+0x904>
 800bea0:	f1c0 001c 	rsb	r0, r0, #28
 800bea4:	9b04      	ldr	r3, [sp, #16]
 800bea6:	4403      	add	r3, r0
 800bea8:	9304      	str	r3, [sp, #16]
 800beaa:	9b05      	ldr	r3, [sp, #20]
 800beac:	4403      	add	r3, r0
 800beae:	4405      	add	r5, r0
 800beb0:	9305      	str	r3, [sp, #20]
 800beb2:	9b04      	ldr	r3, [sp, #16]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	dd07      	ble.n	800bec8 <_dtoa_r+0x818>
 800beb8:	ee18 1a10 	vmov	r1, s16
 800bebc:	461a      	mov	r2, r3
 800bebe:	4620      	mov	r0, r4
 800bec0:	f001 fb06 	bl	800d4d0 <__lshift>
 800bec4:	ee08 0a10 	vmov	s16, r0
 800bec8:	9b05      	ldr	r3, [sp, #20]
 800beca:	2b00      	cmp	r3, #0
 800becc:	dd05      	ble.n	800beda <_dtoa_r+0x82a>
 800bece:	4631      	mov	r1, r6
 800bed0:	461a      	mov	r2, r3
 800bed2:	4620      	mov	r0, r4
 800bed4:	f001 fafc 	bl	800d4d0 <__lshift>
 800bed8:	4606      	mov	r6, r0
 800beda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d06e      	beq.n	800bfbe <_dtoa_r+0x90e>
 800bee0:	ee18 0a10 	vmov	r0, s16
 800bee4:	4631      	mov	r1, r6
 800bee6:	f001 fb63 	bl	800d5b0 <__mcmp>
 800beea:	2800      	cmp	r0, #0
 800beec:	da67      	bge.n	800bfbe <_dtoa_r+0x90e>
 800beee:	9b00      	ldr	r3, [sp, #0]
 800bef0:	3b01      	subs	r3, #1
 800bef2:	ee18 1a10 	vmov	r1, s16
 800bef6:	9300      	str	r3, [sp, #0]
 800bef8:	220a      	movs	r2, #10
 800befa:	2300      	movs	r3, #0
 800befc:	4620      	mov	r0, r4
 800befe:	f001 f8ed 	bl	800d0dc <__multadd>
 800bf02:	9b08      	ldr	r3, [sp, #32]
 800bf04:	ee08 0a10 	vmov	s16, r0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	f000 81b1 	beq.w	800c270 <_dtoa_r+0xbc0>
 800bf0e:	2300      	movs	r3, #0
 800bf10:	4639      	mov	r1, r7
 800bf12:	220a      	movs	r2, #10
 800bf14:	4620      	mov	r0, r4
 800bf16:	f001 f8e1 	bl	800d0dc <__multadd>
 800bf1a:	9b02      	ldr	r3, [sp, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	4607      	mov	r7, r0
 800bf20:	f300 808e 	bgt.w	800c040 <_dtoa_r+0x990>
 800bf24:	9b06      	ldr	r3, [sp, #24]
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	dc51      	bgt.n	800bfce <_dtoa_r+0x91e>
 800bf2a:	e089      	b.n	800c040 <_dtoa_r+0x990>
 800bf2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bf2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bf32:	e74b      	b.n	800bdcc <_dtoa_r+0x71c>
 800bf34:	9b03      	ldr	r3, [sp, #12]
 800bf36:	1e5e      	subs	r6, r3, #1
 800bf38:	9b07      	ldr	r3, [sp, #28]
 800bf3a:	42b3      	cmp	r3, r6
 800bf3c:	bfbf      	itttt	lt
 800bf3e:	9b07      	ldrlt	r3, [sp, #28]
 800bf40:	9607      	strlt	r6, [sp, #28]
 800bf42:	1af2      	sublt	r2, r6, r3
 800bf44:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bf46:	bfb6      	itet	lt
 800bf48:	189b      	addlt	r3, r3, r2
 800bf4a:	1b9e      	subge	r6, r3, r6
 800bf4c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bf4e:	9b03      	ldr	r3, [sp, #12]
 800bf50:	bfb8      	it	lt
 800bf52:	2600      	movlt	r6, #0
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	bfb7      	itett	lt
 800bf58:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800bf5c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800bf60:	1a9d      	sublt	r5, r3, r2
 800bf62:	2300      	movlt	r3, #0
 800bf64:	e734      	b.n	800bdd0 <_dtoa_r+0x720>
 800bf66:	9e07      	ldr	r6, [sp, #28]
 800bf68:	9d04      	ldr	r5, [sp, #16]
 800bf6a:	9f08      	ldr	r7, [sp, #32]
 800bf6c:	e73b      	b.n	800bde6 <_dtoa_r+0x736>
 800bf6e:	9a07      	ldr	r2, [sp, #28]
 800bf70:	e767      	b.n	800be42 <_dtoa_r+0x792>
 800bf72:	9b06      	ldr	r3, [sp, #24]
 800bf74:	2b01      	cmp	r3, #1
 800bf76:	dc18      	bgt.n	800bfaa <_dtoa_r+0x8fa>
 800bf78:	f1ba 0f00 	cmp.w	sl, #0
 800bf7c:	d115      	bne.n	800bfaa <_dtoa_r+0x8fa>
 800bf7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf82:	b993      	cbnz	r3, 800bfaa <_dtoa_r+0x8fa>
 800bf84:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bf88:	0d1b      	lsrs	r3, r3, #20
 800bf8a:	051b      	lsls	r3, r3, #20
 800bf8c:	b183      	cbz	r3, 800bfb0 <_dtoa_r+0x900>
 800bf8e:	9b04      	ldr	r3, [sp, #16]
 800bf90:	3301      	adds	r3, #1
 800bf92:	9304      	str	r3, [sp, #16]
 800bf94:	9b05      	ldr	r3, [sp, #20]
 800bf96:	3301      	adds	r3, #1
 800bf98:	9305      	str	r3, [sp, #20]
 800bf9a:	f04f 0801 	mov.w	r8, #1
 800bf9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f47f af6a 	bne.w	800be7a <_dtoa_r+0x7ca>
 800bfa6:	2001      	movs	r0, #1
 800bfa8:	e76f      	b.n	800be8a <_dtoa_r+0x7da>
 800bfaa:	f04f 0800 	mov.w	r8, #0
 800bfae:	e7f6      	b.n	800bf9e <_dtoa_r+0x8ee>
 800bfb0:	4698      	mov	r8, r3
 800bfb2:	e7f4      	b.n	800bf9e <_dtoa_r+0x8ee>
 800bfb4:	f43f af7d 	beq.w	800beb2 <_dtoa_r+0x802>
 800bfb8:	4618      	mov	r0, r3
 800bfba:	301c      	adds	r0, #28
 800bfbc:	e772      	b.n	800bea4 <_dtoa_r+0x7f4>
 800bfbe:	9b03      	ldr	r3, [sp, #12]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	dc37      	bgt.n	800c034 <_dtoa_r+0x984>
 800bfc4:	9b06      	ldr	r3, [sp, #24]
 800bfc6:	2b02      	cmp	r3, #2
 800bfc8:	dd34      	ble.n	800c034 <_dtoa_r+0x984>
 800bfca:	9b03      	ldr	r3, [sp, #12]
 800bfcc:	9302      	str	r3, [sp, #8]
 800bfce:	9b02      	ldr	r3, [sp, #8]
 800bfd0:	b96b      	cbnz	r3, 800bfee <_dtoa_r+0x93e>
 800bfd2:	4631      	mov	r1, r6
 800bfd4:	2205      	movs	r2, #5
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	f001 f880 	bl	800d0dc <__multadd>
 800bfdc:	4601      	mov	r1, r0
 800bfde:	4606      	mov	r6, r0
 800bfe0:	ee18 0a10 	vmov	r0, s16
 800bfe4:	f001 fae4 	bl	800d5b0 <__mcmp>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	f73f adbb 	bgt.w	800bb64 <_dtoa_r+0x4b4>
 800bfee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bff0:	9d01      	ldr	r5, [sp, #4]
 800bff2:	43db      	mvns	r3, r3
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	f04f 0800 	mov.w	r8, #0
 800bffa:	4631      	mov	r1, r6
 800bffc:	4620      	mov	r0, r4
 800bffe:	f001 f84b 	bl	800d098 <_Bfree>
 800c002:	2f00      	cmp	r7, #0
 800c004:	f43f aea4 	beq.w	800bd50 <_dtoa_r+0x6a0>
 800c008:	f1b8 0f00 	cmp.w	r8, #0
 800c00c:	d005      	beq.n	800c01a <_dtoa_r+0x96a>
 800c00e:	45b8      	cmp	r8, r7
 800c010:	d003      	beq.n	800c01a <_dtoa_r+0x96a>
 800c012:	4641      	mov	r1, r8
 800c014:	4620      	mov	r0, r4
 800c016:	f001 f83f 	bl	800d098 <_Bfree>
 800c01a:	4639      	mov	r1, r7
 800c01c:	4620      	mov	r0, r4
 800c01e:	f001 f83b 	bl	800d098 <_Bfree>
 800c022:	e695      	b.n	800bd50 <_dtoa_r+0x6a0>
 800c024:	2600      	movs	r6, #0
 800c026:	4637      	mov	r7, r6
 800c028:	e7e1      	b.n	800bfee <_dtoa_r+0x93e>
 800c02a:	9700      	str	r7, [sp, #0]
 800c02c:	4637      	mov	r7, r6
 800c02e:	e599      	b.n	800bb64 <_dtoa_r+0x4b4>
 800c030:	40240000 	.word	0x40240000
 800c034:	9b08      	ldr	r3, [sp, #32]
 800c036:	2b00      	cmp	r3, #0
 800c038:	f000 80ca 	beq.w	800c1d0 <_dtoa_r+0xb20>
 800c03c:	9b03      	ldr	r3, [sp, #12]
 800c03e:	9302      	str	r3, [sp, #8]
 800c040:	2d00      	cmp	r5, #0
 800c042:	dd05      	ble.n	800c050 <_dtoa_r+0x9a0>
 800c044:	4639      	mov	r1, r7
 800c046:	462a      	mov	r2, r5
 800c048:	4620      	mov	r0, r4
 800c04a:	f001 fa41 	bl	800d4d0 <__lshift>
 800c04e:	4607      	mov	r7, r0
 800c050:	f1b8 0f00 	cmp.w	r8, #0
 800c054:	d05b      	beq.n	800c10e <_dtoa_r+0xa5e>
 800c056:	6879      	ldr	r1, [r7, #4]
 800c058:	4620      	mov	r0, r4
 800c05a:	f000 ffdd 	bl	800d018 <_Balloc>
 800c05e:	4605      	mov	r5, r0
 800c060:	b928      	cbnz	r0, 800c06e <_dtoa_r+0x9be>
 800c062:	4b87      	ldr	r3, [pc, #540]	; (800c280 <_dtoa_r+0xbd0>)
 800c064:	4602      	mov	r2, r0
 800c066:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c06a:	f7ff bb3b 	b.w	800b6e4 <_dtoa_r+0x34>
 800c06e:	693a      	ldr	r2, [r7, #16]
 800c070:	3202      	adds	r2, #2
 800c072:	0092      	lsls	r2, r2, #2
 800c074:	f107 010c 	add.w	r1, r7, #12
 800c078:	300c      	adds	r0, #12
 800c07a:	f000 ffb3 	bl	800cfe4 <memcpy>
 800c07e:	2201      	movs	r2, #1
 800c080:	4629      	mov	r1, r5
 800c082:	4620      	mov	r0, r4
 800c084:	f001 fa24 	bl	800d4d0 <__lshift>
 800c088:	9b01      	ldr	r3, [sp, #4]
 800c08a:	f103 0901 	add.w	r9, r3, #1
 800c08e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c092:	4413      	add	r3, r2
 800c094:	9305      	str	r3, [sp, #20]
 800c096:	f00a 0301 	and.w	r3, sl, #1
 800c09a:	46b8      	mov	r8, r7
 800c09c:	9304      	str	r3, [sp, #16]
 800c09e:	4607      	mov	r7, r0
 800c0a0:	4631      	mov	r1, r6
 800c0a2:	ee18 0a10 	vmov	r0, s16
 800c0a6:	f7ff fa75 	bl	800b594 <quorem>
 800c0aa:	4641      	mov	r1, r8
 800c0ac:	9002      	str	r0, [sp, #8]
 800c0ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c0b2:	ee18 0a10 	vmov	r0, s16
 800c0b6:	f001 fa7b 	bl	800d5b0 <__mcmp>
 800c0ba:	463a      	mov	r2, r7
 800c0bc:	9003      	str	r0, [sp, #12]
 800c0be:	4631      	mov	r1, r6
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f001 fa91 	bl	800d5e8 <__mdiff>
 800c0c6:	68c2      	ldr	r2, [r0, #12]
 800c0c8:	f109 3bff 	add.w	fp, r9, #4294967295
 800c0cc:	4605      	mov	r5, r0
 800c0ce:	bb02      	cbnz	r2, 800c112 <_dtoa_r+0xa62>
 800c0d0:	4601      	mov	r1, r0
 800c0d2:	ee18 0a10 	vmov	r0, s16
 800c0d6:	f001 fa6b 	bl	800d5b0 <__mcmp>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	4629      	mov	r1, r5
 800c0de:	4620      	mov	r0, r4
 800c0e0:	9207      	str	r2, [sp, #28]
 800c0e2:	f000 ffd9 	bl	800d098 <_Bfree>
 800c0e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c0ea:	ea43 0102 	orr.w	r1, r3, r2
 800c0ee:	9b04      	ldr	r3, [sp, #16]
 800c0f0:	430b      	orrs	r3, r1
 800c0f2:	464d      	mov	r5, r9
 800c0f4:	d10f      	bne.n	800c116 <_dtoa_r+0xa66>
 800c0f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c0fa:	d02a      	beq.n	800c152 <_dtoa_r+0xaa2>
 800c0fc:	9b03      	ldr	r3, [sp, #12]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	dd02      	ble.n	800c108 <_dtoa_r+0xa58>
 800c102:	9b02      	ldr	r3, [sp, #8]
 800c104:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c108:	f88b a000 	strb.w	sl, [fp]
 800c10c:	e775      	b.n	800bffa <_dtoa_r+0x94a>
 800c10e:	4638      	mov	r0, r7
 800c110:	e7ba      	b.n	800c088 <_dtoa_r+0x9d8>
 800c112:	2201      	movs	r2, #1
 800c114:	e7e2      	b.n	800c0dc <_dtoa_r+0xa2c>
 800c116:	9b03      	ldr	r3, [sp, #12]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	db04      	blt.n	800c126 <_dtoa_r+0xa76>
 800c11c:	9906      	ldr	r1, [sp, #24]
 800c11e:	430b      	orrs	r3, r1
 800c120:	9904      	ldr	r1, [sp, #16]
 800c122:	430b      	orrs	r3, r1
 800c124:	d122      	bne.n	800c16c <_dtoa_r+0xabc>
 800c126:	2a00      	cmp	r2, #0
 800c128:	ddee      	ble.n	800c108 <_dtoa_r+0xa58>
 800c12a:	ee18 1a10 	vmov	r1, s16
 800c12e:	2201      	movs	r2, #1
 800c130:	4620      	mov	r0, r4
 800c132:	f001 f9cd 	bl	800d4d0 <__lshift>
 800c136:	4631      	mov	r1, r6
 800c138:	ee08 0a10 	vmov	s16, r0
 800c13c:	f001 fa38 	bl	800d5b0 <__mcmp>
 800c140:	2800      	cmp	r0, #0
 800c142:	dc03      	bgt.n	800c14c <_dtoa_r+0xa9c>
 800c144:	d1e0      	bne.n	800c108 <_dtoa_r+0xa58>
 800c146:	f01a 0f01 	tst.w	sl, #1
 800c14a:	d0dd      	beq.n	800c108 <_dtoa_r+0xa58>
 800c14c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c150:	d1d7      	bne.n	800c102 <_dtoa_r+0xa52>
 800c152:	2339      	movs	r3, #57	; 0x39
 800c154:	f88b 3000 	strb.w	r3, [fp]
 800c158:	462b      	mov	r3, r5
 800c15a:	461d      	mov	r5, r3
 800c15c:	3b01      	subs	r3, #1
 800c15e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c162:	2a39      	cmp	r2, #57	; 0x39
 800c164:	d071      	beq.n	800c24a <_dtoa_r+0xb9a>
 800c166:	3201      	adds	r2, #1
 800c168:	701a      	strb	r2, [r3, #0]
 800c16a:	e746      	b.n	800bffa <_dtoa_r+0x94a>
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	dd07      	ble.n	800c180 <_dtoa_r+0xad0>
 800c170:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c174:	d0ed      	beq.n	800c152 <_dtoa_r+0xaa2>
 800c176:	f10a 0301 	add.w	r3, sl, #1
 800c17a:	f88b 3000 	strb.w	r3, [fp]
 800c17e:	e73c      	b.n	800bffa <_dtoa_r+0x94a>
 800c180:	9b05      	ldr	r3, [sp, #20]
 800c182:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c186:	4599      	cmp	r9, r3
 800c188:	d047      	beq.n	800c21a <_dtoa_r+0xb6a>
 800c18a:	ee18 1a10 	vmov	r1, s16
 800c18e:	2300      	movs	r3, #0
 800c190:	220a      	movs	r2, #10
 800c192:	4620      	mov	r0, r4
 800c194:	f000 ffa2 	bl	800d0dc <__multadd>
 800c198:	45b8      	cmp	r8, r7
 800c19a:	ee08 0a10 	vmov	s16, r0
 800c19e:	f04f 0300 	mov.w	r3, #0
 800c1a2:	f04f 020a 	mov.w	r2, #10
 800c1a6:	4641      	mov	r1, r8
 800c1a8:	4620      	mov	r0, r4
 800c1aa:	d106      	bne.n	800c1ba <_dtoa_r+0xb0a>
 800c1ac:	f000 ff96 	bl	800d0dc <__multadd>
 800c1b0:	4680      	mov	r8, r0
 800c1b2:	4607      	mov	r7, r0
 800c1b4:	f109 0901 	add.w	r9, r9, #1
 800c1b8:	e772      	b.n	800c0a0 <_dtoa_r+0x9f0>
 800c1ba:	f000 ff8f 	bl	800d0dc <__multadd>
 800c1be:	4639      	mov	r1, r7
 800c1c0:	4680      	mov	r8, r0
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	220a      	movs	r2, #10
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	f000 ff88 	bl	800d0dc <__multadd>
 800c1cc:	4607      	mov	r7, r0
 800c1ce:	e7f1      	b.n	800c1b4 <_dtoa_r+0xb04>
 800c1d0:	9b03      	ldr	r3, [sp, #12]
 800c1d2:	9302      	str	r3, [sp, #8]
 800c1d4:	9d01      	ldr	r5, [sp, #4]
 800c1d6:	ee18 0a10 	vmov	r0, s16
 800c1da:	4631      	mov	r1, r6
 800c1dc:	f7ff f9da 	bl	800b594 <quorem>
 800c1e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c1e4:	9b01      	ldr	r3, [sp, #4]
 800c1e6:	f805 ab01 	strb.w	sl, [r5], #1
 800c1ea:	1aea      	subs	r2, r5, r3
 800c1ec:	9b02      	ldr	r3, [sp, #8]
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	dd09      	ble.n	800c206 <_dtoa_r+0xb56>
 800c1f2:	ee18 1a10 	vmov	r1, s16
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	220a      	movs	r2, #10
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f000 ff6e 	bl	800d0dc <__multadd>
 800c200:	ee08 0a10 	vmov	s16, r0
 800c204:	e7e7      	b.n	800c1d6 <_dtoa_r+0xb26>
 800c206:	9b02      	ldr	r3, [sp, #8]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	bfc8      	it	gt
 800c20c:	461d      	movgt	r5, r3
 800c20e:	9b01      	ldr	r3, [sp, #4]
 800c210:	bfd8      	it	le
 800c212:	2501      	movle	r5, #1
 800c214:	441d      	add	r5, r3
 800c216:	f04f 0800 	mov.w	r8, #0
 800c21a:	ee18 1a10 	vmov	r1, s16
 800c21e:	2201      	movs	r2, #1
 800c220:	4620      	mov	r0, r4
 800c222:	f001 f955 	bl	800d4d0 <__lshift>
 800c226:	4631      	mov	r1, r6
 800c228:	ee08 0a10 	vmov	s16, r0
 800c22c:	f001 f9c0 	bl	800d5b0 <__mcmp>
 800c230:	2800      	cmp	r0, #0
 800c232:	dc91      	bgt.n	800c158 <_dtoa_r+0xaa8>
 800c234:	d102      	bne.n	800c23c <_dtoa_r+0xb8c>
 800c236:	f01a 0f01 	tst.w	sl, #1
 800c23a:	d18d      	bne.n	800c158 <_dtoa_r+0xaa8>
 800c23c:	462b      	mov	r3, r5
 800c23e:	461d      	mov	r5, r3
 800c240:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c244:	2a30      	cmp	r2, #48	; 0x30
 800c246:	d0fa      	beq.n	800c23e <_dtoa_r+0xb8e>
 800c248:	e6d7      	b.n	800bffa <_dtoa_r+0x94a>
 800c24a:	9a01      	ldr	r2, [sp, #4]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d184      	bne.n	800c15a <_dtoa_r+0xaaa>
 800c250:	9b00      	ldr	r3, [sp, #0]
 800c252:	3301      	adds	r3, #1
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	2331      	movs	r3, #49	; 0x31
 800c258:	7013      	strb	r3, [r2, #0]
 800c25a:	e6ce      	b.n	800bffa <_dtoa_r+0x94a>
 800c25c:	4b09      	ldr	r3, [pc, #36]	; (800c284 <_dtoa_r+0xbd4>)
 800c25e:	f7ff ba95 	b.w	800b78c <_dtoa_r+0xdc>
 800c262:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c264:	2b00      	cmp	r3, #0
 800c266:	f47f aa6e 	bne.w	800b746 <_dtoa_r+0x96>
 800c26a:	4b07      	ldr	r3, [pc, #28]	; (800c288 <_dtoa_r+0xbd8>)
 800c26c:	f7ff ba8e 	b.w	800b78c <_dtoa_r+0xdc>
 800c270:	9b02      	ldr	r3, [sp, #8]
 800c272:	2b00      	cmp	r3, #0
 800c274:	dcae      	bgt.n	800c1d4 <_dtoa_r+0xb24>
 800c276:	9b06      	ldr	r3, [sp, #24]
 800c278:	2b02      	cmp	r3, #2
 800c27a:	f73f aea8 	bgt.w	800bfce <_dtoa_r+0x91e>
 800c27e:	e7a9      	b.n	800c1d4 <_dtoa_r+0xb24>
 800c280:	0800efbe 	.word	0x0800efbe
 800c284:	0800f219 	.word	0x0800f219
 800c288:	0800ef56 	.word	0x0800ef56

0800c28c <__sflush_r>:
 800c28c:	898a      	ldrh	r2, [r1, #12]
 800c28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c292:	4605      	mov	r5, r0
 800c294:	0710      	lsls	r0, r2, #28
 800c296:	460c      	mov	r4, r1
 800c298:	d458      	bmi.n	800c34c <__sflush_r+0xc0>
 800c29a:	684b      	ldr	r3, [r1, #4]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	dc05      	bgt.n	800c2ac <__sflush_r+0x20>
 800c2a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	dc02      	bgt.n	800c2ac <__sflush_r+0x20>
 800c2a6:	2000      	movs	r0, #0
 800c2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2ae:	2e00      	cmp	r6, #0
 800c2b0:	d0f9      	beq.n	800c2a6 <__sflush_r+0x1a>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c2b8:	682f      	ldr	r7, [r5, #0]
 800c2ba:	602b      	str	r3, [r5, #0]
 800c2bc:	d032      	beq.n	800c324 <__sflush_r+0x98>
 800c2be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	075a      	lsls	r2, r3, #29
 800c2c4:	d505      	bpl.n	800c2d2 <__sflush_r+0x46>
 800c2c6:	6863      	ldr	r3, [r4, #4]
 800c2c8:	1ac0      	subs	r0, r0, r3
 800c2ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c2cc:	b10b      	cbz	r3, 800c2d2 <__sflush_r+0x46>
 800c2ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c2d0:	1ac0      	subs	r0, r0, r3
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2d8:	6a21      	ldr	r1, [r4, #32]
 800c2da:	4628      	mov	r0, r5
 800c2dc:	47b0      	blx	r6
 800c2de:	1c43      	adds	r3, r0, #1
 800c2e0:	89a3      	ldrh	r3, [r4, #12]
 800c2e2:	d106      	bne.n	800c2f2 <__sflush_r+0x66>
 800c2e4:	6829      	ldr	r1, [r5, #0]
 800c2e6:	291d      	cmp	r1, #29
 800c2e8:	d82c      	bhi.n	800c344 <__sflush_r+0xb8>
 800c2ea:	4a2a      	ldr	r2, [pc, #168]	; (800c394 <__sflush_r+0x108>)
 800c2ec:	40ca      	lsrs	r2, r1
 800c2ee:	07d6      	lsls	r6, r2, #31
 800c2f0:	d528      	bpl.n	800c344 <__sflush_r+0xb8>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	6062      	str	r2, [r4, #4]
 800c2f6:	04d9      	lsls	r1, r3, #19
 800c2f8:	6922      	ldr	r2, [r4, #16]
 800c2fa:	6022      	str	r2, [r4, #0]
 800c2fc:	d504      	bpl.n	800c308 <__sflush_r+0x7c>
 800c2fe:	1c42      	adds	r2, r0, #1
 800c300:	d101      	bne.n	800c306 <__sflush_r+0x7a>
 800c302:	682b      	ldr	r3, [r5, #0]
 800c304:	b903      	cbnz	r3, 800c308 <__sflush_r+0x7c>
 800c306:	6560      	str	r0, [r4, #84]	; 0x54
 800c308:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c30a:	602f      	str	r7, [r5, #0]
 800c30c:	2900      	cmp	r1, #0
 800c30e:	d0ca      	beq.n	800c2a6 <__sflush_r+0x1a>
 800c310:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c314:	4299      	cmp	r1, r3
 800c316:	d002      	beq.n	800c31e <__sflush_r+0x92>
 800c318:	4628      	mov	r0, r5
 800c31a:	f7fc fefb 	bl	8009114 <_free_r>
 800c31e:	2000      	movs	r0, #0
 800c320:	6360      	str	r0, [r4, #52]	; 0x34
 800c322:	e7c1      	b.n	800c2a8 <__sflush_r+0x1c>
 800c324:	6a21      	ldr	r1, [r4, #32]
 800c326:	2301      	movs	r3, #1
 800c328:	4628      	mov	r0, r5
 800c32a:	47b0      	blx	r6
 800c32c:	1c41      	adds	r1, r0, #1
 800c32e:	d1c7      	bne.n	800c2c0 <__sflush_r+0x34>
 800c330:	682b      	ldr	r3, [r5, #0]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d0c4      	beq.n	800c2c0 <__sflush_r+0x34>
 800c336:	2b1d      	cmp	r3, #29
 800c338:	d001      	beq.n	800c33e <__sflush_r+0xb2>
 800c33a:	2b16      	cmp	r3, #22
 800c33c:	d101      	bne.n	800c342 <__sflush_r+0xb6>
 800c33e:	602f      	str	r7, [r5, #0]
 800c340:	e7b1      	b.n	800c2a6 <__sflush_r+0x1a>
 800c342:	89a3      	ldrh	r3, [r4, #12]
 800c344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c348:	81a3      	strh	r3, [r4, #12]
 800c34a:	e7ad      	b.n	800c2a8 <__sflush_r+0x1c>
 800c34c:	690f      	ldr	r7, [r1, #16]
 800c34e:	2f00      	cmp	r7, #0
 800c350:	d0a9      	beq.n	800c2a6 <__sflush_r+0x1a>
 800c352:	0793      	lsls	r3, r2, #30
 800c354:	680e      	ldr	r6, [r1, #0]
 800c356:	bf08      	it	eq
 800c358:	694b      	ldreq	r3, [r1, #20]
 800c35a:	600f      	str	r7, [r1, #0]
 800c35c:	bf18      	it	ne
 800c35e:	2300      	movne	r3, #0
 800c360:	eba6 0807 	sub.w	r8, r6, r7
 800c364:	608b      	str	r3, [r1, #8]
 800c366:	f1b8 0f00 	cmp.w	r8, #0
 800c36a:	dd9c      	ble.n	800c2a6 <__sflush_r+0x1a>
 800c36c:	6a21      	ldr	r1, [r4, #32]
 800c36e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c370:	4643      	mov	r3, r8
 800c372:	463a      	mov	r2, r7
 800c374:	4628      	mov	r0, r5
 800c376:	47b0      	blx	r6
 800c378:	2800      	cmp	r0, #0
 800c37a:	dc06      	bgt.n	800c38a <__sflush_r+0xfe>
 800c37c:	89a3      	ldrh	r3, [r4, #12]
 800c37e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c382:	81a3      	strh	r3, [r4, #12]
 800c384:	f04f 30ff 	mov.w	r0, #4294967295
 800c388:	e78e      	b.n	800c2a8 <__sflush_r+0x1c>
 800c38a:	4407      	add	r7, r0
 800c38c:	eba8 0800 	sub.w	r8, r8, r0
 800c390:	e7e9      	b.n	800c366 <__sflush_r+0xda>
 800c392:	bf00      	nop
 800c394:	20400001 	.word	0x20400001

0800c398 <_fflush_r>:
 800c398:	b538      	push	{r3, r4, r5, lr}
 800c39a:	690b      	ldr	r3, [r1, #16]
 800c39c:	4605      	mov	r5, r0
 800c39e:	460c      	mov	r4, r1
 800c3a0:	b913      	cbnz	r3, 800c3a8 <_fflush_r+0x10>
 800c3a2:	2500      	movs	r5, #0
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	bd38      	pop	{r3, r4, r5, pc}
 800c3a8:	b118      	cbz	r0, 800c3b2 <_fflush_r+0x1a>
 800c3aa:	6983      	ldr	r3, [r0, #24]
 800c3ac:	b90b      	cbnz	r3, 800c3b2 <_fflush_r+0x1a>
 800c3ae:	f000 f887 	bl	800c4c0 <__sinit>
 800c3b2:	4b14      	ldr	r3, [pc, #80]	; (800c404 <_fflush_r+0x6c>)
 800c3b4:	429c      	cmp	r4, r3
 800c3b6:	d11b      	bne.n	800c3f0 <_fflush_r+0x58>
 800c3b8:	686c      	ldr	r4, [r5, #4]
 800c3ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d0ef      	beq.n	800c3a2 <_fflush_r+0xa>
 800c3c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c3c4:	07d0      	lsls	r0, r2, #31
 800c3c6:	d404      	bmi.n	800c3d2 <_fflush_r+0x3a>
 800c3c8:	0599      	lsls	r1, r3, #22
 800c3ca:	d402      	bmi.n	800c3d2 <_fflush_r+0x3a>
 800c3cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3ce:	f000 fd8f 	bl	800cef0 <__retarget_lock_acquire_recursive>
 800c3d2:	4628      	mov	r0, r5
 800c3d4:	4621      	mov	r1, r4
 800c3d6:	f7ff ff59 	bl	800c28c <__sflush_r>
 800c3da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3dc:	07da      	lsls	r2, r3, #31
 800c3de:	4605      	mov	r5, r0
 800c3e0:	d4e0      	bmi.n	800c3a4 <_fflush_r+0xc>
 800c3e2:	89a3      	ldrh	r3, [r4, #12]
 800c3e4:	059b      	lsls	r3, r3, #22
 800c3e6:	d4dd      	bmi.n	800c3a4 <_fflush_r+0xc>
 800c3e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3ea:	f000 fd83 	bl	800cef4 <__retarget_lock_release_recursive>
 800c3ee:	e7d9      	b.n	800c3a4 <_fflush_r+0xc>
 800c3f0:	4b05      	ldr	r3, [pc, #20]	; (800c408 <_fflush_r+0x70>)
 800c3f2:	429c      	cmp	r4, r3
 800c3f4:	d101      	bne.n	800c3fa <_fflush_r+0x62>
 800c3f6:	68ac      	ldr	r4, [r5, #8]
 800c3f8:	e7df      	b.n	800c3ba <_fflush_r+0x22>
 800c3fa:	4b04      	ldr	r3, [pc, #16]	; (800c40c <_fflush_r+0x74>)
 800c3fc:	429c      	cmp	r4, r3
 800c3fe:	bf08      	it	eq
 800c400:	68ec      	ldreq	r4, [r5, #12]
 800c402:	e7da      	b.n	800c3ba <_fflush_r+0x22>
 800c404:	0800eff0 	.word	0x0800eff0
 800c408:	0800f010 	.word	0x0800f010
 800c40c:	0800efd0 	.word	0x0800efd0

0800c410 <std>:
 800c410:	2300      	movs	r3, #0
 800c412:	b510      	push	{r4, lr}
 800c414:	4604      	mov	r4, r0
 800c416:	e9c0 3300 	strd	r3, r3, [r0]
 800c41a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c41e:	6083      	str	r3, [r0, #8]
 800c420:	8181      	strh	r1, [r0, #12]
 800c422:	6643      	str	r3, [r0, #100]	; 0x64
 800c424:	81c2      	strh	r2, [r0, #14]
 800c426:	6183      	str	r3, [r0, #24]
 800c428:	4619      	mov	r1, r3
 800c42a:	2208      	movs	r2, #8
 800c42c:	305c      	adds	r0, #92	; 0x5c
 800c42e:	f7fc fbf7 	bl	8008c20 <memset>
 800c432:	4b05      	ldr	r3, [pc, #20]	; (800c448 <std+0x38>)
 800c434:	6263      	str	r3, [r4, #36]	; 0x24
 800c436:	4b05      	ldr	r3, [pc, #20]	; (800c44c <std+0x3c>)
 800c438:	62a3      	str	r3, [r4, #40]	; 0x28
 800c43a:	4b05      	ldr	r3, [pc, #20]	; (800c450 <std+0x40>)
 800c43c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c43e:	4b05      	ldr	r3, [pc, #20]	; (800c454 <std+0x44>)
 800c440:	6224      	str	r4, [r4, #32]
 800c442:	6323      	str	r3, [r4, #48]	; 0x30
 800c444:	bd10      	pop	{r4, pc}
 800c446:	bf00      	nop
 800c448:	0800df99 	.word	0x0800df99
 800c44c:	0800dfbf 	.word	0x0800dfbf
 800c450:	0800dff7 	.word	0x0800dff7
 800c454:	0800e01b 	.word	0x0800e01b

0800c458 <_cleanup_r>:
 800c458:	4901      	ldr	r1, [pc, #4]	; (800c460 <_cleanup_r+0x8>)
 800c45a:	f000 b8c1 	b.w	800c5e0 <_fwalk_reent>
 800c45e:	bf00      	nop
 800c460:	0800c399 	.word	0x0800c399

0800c464 <__sfmoreglue>:
 800c464:	b570      	push	{r4, r5, r6, lr}
 800c466:	2268      	movs	r2, #104	; 0x68
 800c468:	1e4d      	subs	r5, r1, #1
 800c46a:	4355      	muls	r5, r2
 800c46c:	460e      	mov	r6, r1
 800c46e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c472:	f7fc febb 	bl	80091ec <_malloc_r>
 800c476:	4604      	mov	r4, r0
 800c478:	b140      	cbz	r0, 800c48c <__sfmoreglue+0x28>
 800c47a:	2100      	movs	r1, #0
 800c47c:	e9c0 1600 	strd	r1, r6, [r0]
 800c480:	300c      	adds	r0, #12
 800c482:	60a0      	str	r0, [r4, #8]
 800c484:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c488:	f7fc fbca 	bl	8008c20 <memset>
 800c48c:	4620      	mov	r0, r4
 800c48e:	bd70      	pop	{r4, r5, r6, pc}

0800c490 <__sfp_lock_acquire>:
 800c490:	4801      	ldr	r0, [pc, #4]	; (800c498 <__sfp_lock_acquire+0x8>)
 800c492:	f000 bd2d 	b.w	800cef0 <__retarget_lock_acquire_recursive>
 800c496:	bf00      	nop
 800c498:	2000051a 	.word	0x2000051a

0800c49c <__sfp_lock_release>:
 800c49c:	4801      	ldr	r0, [pc, #4]	; (800c4a4 <__sfp_lock_release+0x8>)
 800c49e:	f000 bd29 	b.w	800cef4 <__retarget_lock_release_recursive>
 800c4a2:	bf00      	nop
 800c4a4:	2000051a 	.word	0x2000051a

0800c4a8 <__sinit_lock_acquire>:
 800c4a8:	4801      	ldr	r0, [pc, #4]	; (800c4b0 <__sinit_lock_acquire+0x8>)
 800c4aa:	f000 bd21 	b.w	800cef0 <__retarget_lock_acquire_recursive>
 800c4ae:	bf00      	nop
 800c4b0:	2000051b 	.word	0x2000051b

0800c4b4 <__sinit_lock_release>:
 800c4b4:	4801      	ldr	r0, [pc, #4]	; (800c4bc <__sinit_lock_release+0x8>)
 800c4b6:	f000 bd1d 	b.w	800cef4 <__retarget_lock_release_recursive>
 800c4ba:	bf00      	nop
 800c4bc:	2000051b 	.word	0x2000051b

0800c4c0 <__sinit>:
 800c4c0:	b510      	push	{r4, lr}
 800c4c2:	4604      	mov	r4, r0
 800c4c4:	f7ff fff0 	bl	800c4a8 <__sinit_lock_acquire>
 800c4c8:	69a3      	ldr	r3, [r4, #24]
 800c4ca:	b11b      	cbz	r3, 800c4d4 <__sinit+0x14>
 800c4cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4d0:	f7ff bff0 	b.w	800c4b4 <__sinit_lock_release>
 800c4d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c4d8:	6523      	str	r3, [r4, #80]	; 0x50
 800c4da:	4b13      	ldr	r3, [pc, #76]	; (800c528 <__sinit+0x68>)
 800c4dc:	4a13      	ldr	r2, [pc, #76]	; (800c52c <__sinit+0x6c>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	62a2      	str	r2, [r4, #40]	; 0x28
 800c4e2:	42a3      	cmp	r3, r4
 800c4e4:	bf04      	itt	eq
 800c4e6:	2301      	moveq	r3, #1
 800c4e8:	61a3      	streq	r3, [r4, #24]
 800c4ea:	4620      	mov	r0, r4
 800c4ec:	f000 f820 	bl	800c530 <__sfp>
 800c4f0:	6060      	str	r0, [r4, #4]
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	f000 f81c 	bl	800c530 <__sfp>
 800c4f8:	60a0      	str	r0, [r4, #8]
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	f000 f818 	bl	800c530 <__sfp>
 800c500:	2200      	movs	r2, #0
 800c502:	60e0      	str	r0, [r4, #12]
 800c504:	2104      	movs	r1, #4
 800c506:	6860      	ldr	r0, [r4, #4]
 800c508:	f7ff ff82 	bl	800c410 <std>
 800c50c:	68a0      	ldr	r0, [r4, #8]
 800c50e:	2201      	movs	r2, #1
 800c510:	2109      	movs	r1, #9
 800c512:	f7ff ff7d 	bl	800c410 <std>
 800c516:	68e0      	ldr	r0, [r4, #12]
 800c518:	2202      	movs	r2, #2
 800c51a:	2112      	movs	r1, #18
 800c51c:	f7ff ff78 	bl	800c410 <std>
 800c520:	2301      	movs	r3, #1
 800c522:	61a3      	str	r3, [r4, #24]
 800c524:	e7d2      	b.n	800c4cc <__sinit+0xc>
 800c526:	bf00      	nop
 800c528:	0800eb68 	.word	0x0800eb68
 800c52c:	0800c459 	.word	0x0800c459

0800c530 <__sfp>:
 800c530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c532:	4607      	mov	r7, r0
 800c534:	f7ff ffac 	bl	800c490 <__sfp_lock_acquire>
 800c538:	4b1e      	ldr	r3, [pc, #120]	; (800c5b4 <__sfp+0x84>)
 800c53a:	681e      	ldr	r6, [r3, #0]
 800c53c:	69b3      	ldr	r3, [r6, #24]
 800c53e:	b913      	cbnz	r3, 800c546 <__sfp+0x16>
 800c540:	4630      	mov	r0, r6
 800c542:	f7ff ffbd 	bl	800c4c0 <__sinit>
 800c546:	3648      	adds	r6, #72	; 0x48
 800c548:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c54c:	3b01      	subs	r3, #1
 800c54e:	d503      	bpl.n	800c558 <__sfp+0x28>
 800c550:	6833      	ldr	r3, [r6, #0]
 800c552:	b30b      	cbz	r3, 800c598 <__sfp+0x68>
 800c554:	6836      	ldr	r6, [r6, #0]
 800c556:	e7f7      	b.n	800c548 <__sfp+0x18>
 800c558:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c55c:	b9d5      	cbnz	r5, 800c594 <__sfp+0x64>
 800c55e:	4b16      	ldr	r3, [pc, #88]	; (800c5b8 <__sfp+0x88>)
 800c560:	60e3      	str	r3, [r4, #12]
 800c562:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c566:	6665      	str	r5, [r4, #100]	; 0x64
 800c568:	f000 fcc0 	bl	800ceec <__retarget_lock_init_recursive>
 800c56c:	f7ff ff96 	bl	800c49c <__sfp_lock_release>
 800c570:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c574:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c578:	6025      	str	r5, [r4, #0]
 800c57a:	61a5      	str	r5, [r4, #24]
 800c57c:	2208      	movs	r2, #8
 800c57e:	4629      	mov	r1, r5
 800c580:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c584:	f7fc fb4c 	bl	8008c20 <memset>
 800c588:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c58c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c590:	4620      	mov	r0, r4
 800c592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c594:	3468      	adds	r4, #104	; 0x68
 800c596:	e7d9      	b.n	800c54c <__sfp+0x1c>
 800c598:	2104      	movs	r1, #4
 800c59a:	4638      	mov	r0, r7
 800c59c:	f7ff ff62 	bl	800c464 <__sfmoreglue>
 800c5a0:	4604      	mov	r4, r0
 800c5a2:	6030      	str	r0, [r6, #0]
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d1d5      	bne.n	800c554 <__sfp+0x24>
 800c5a8:	f7ff ff78 	bl	800c49c <__sfp_lock_release>
 800c5ac:	230c      	movs	r3, #12
 800c5ae:	603b      	str	r3, [r7, #0]
 800c5b0:	e7ee      	b.n	800c590 <__sfp+0x60>
 800c5b2:	bf00      	nop
 800c5b4:	0800eb68 	.word	0x0800eb68
 800c5b8:	ffff0001 	.word	0xffff0001

0800c5bc <fiprintf>:
 800c5bc:	b40e      	push	{r1, r2, r3}
 800c5be:	b503      	push	{r0, r1, lr}
 800c5c0:	4601      	mov	r1, r0
 800c5c2:	ab03      	add	r3, sp, #12
 800c5c4:	4805      	ldr	r0, [pc, #20]	; (800c5dc <fiprintf+0x20>)
 800c5c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5ca:	6800      	ldr	r0, [r0, #0]
 800c5cc:	9301      	str	r3, [sp, #4]
 800c5ce:	f001 fb7f 	bl	800dcd0 <_vfiprintf_r>
 800c5d2:	b002      	add	sp, #8
 800c5d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5d8:	b003      	add	sp, #12
 800c5da:	4770      	bx	lr
 800c5dc:	20000014 	.word	0x20000014

0800c5e0 <_fwalk_reent>:
 800c5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5e4:	4606      	mov	r6, r0
 800c5e6:	4688      	mov	r8, r1
 800c5e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c5ec:	2700      	movs	r7, #0
 800c5ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5f2:	f1b9 0901 	subs.w	r9, r9, #1
 800c5f6:	d505      	bpl.n	800c604 <_fwalk_reent+0x24>
 800c5f8:	6824      	ldr	r4, [r4, #0]
 800c5fa:	2c00      	cmp	r4, #0
 800c5fc:	d1f7      	bne.n	800c5ee <_fwalk_reent+0xe>
 800c5fe:	4638      	mov	r0, r7
 800c600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c604:	89ab      	ldrh	r3, [r5, #12]
 800c606:	2b01      	cmp	r3, #1
 800c608:	d907      	bls.n	800c61a <_fwalk_reent+0x3a>
 800c60a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c60e:	3301      	adds	r3, #1
 800c610:	d003      	beq.n	800c61a <_fwalk_reent+0x3a>
 800c612:	4629      	mov	r1, r5
 800c614:	4630      	mov	r0, r6
 800c616:	47c0      	blx	r8
 800c618:	4307      	orrs	r7, r0
 800c61a:	3568      	adds	r5, #104	; 0x68
 800c61c:	e7e9      	b.n	800c5f2 <_fwalk_reent+0x12>

0800c61e <rshift>:
 800c61e:	6903      	ldr	r3, [r0, #16]
 800c620:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c624:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c628:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c62c:	f100 0414 	add.w	r4, r0, #20
 800c630:	dd45      	ble.n	800c6be <rshift+0xa0>
 800c632:	f011 011f 	ands.w	r1, r1, #31
 800c636:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c63a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c63e:	d10c      	bne.n	800c65a <rshift+0x3c>
 800c640:	f100 0710 	add.w	r7, r0, #16
 800c644:	4629      	mov	r1, r5
 800c646:	42b1      	cmp	r1, r6
 800c648:	d334      	bcc.n	800c6b4 <rshift+0x96>
 800c64a:	1a9b      	subs	r3, r3, r2
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	1eea      	subs	r2, r5, #3
 800c650:	4296      	cmp	r6, r2
 800c652:	bf38      	it	cc
 800c654:	2300      	movcc	r3, #0
 800c656:	4423      	add	r3, r4
 800c658:	e015      	b.n	800c686 <rshift+0x68>
 800c65a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c65e:	f1c1 0820 	rsb	r8, r1, #32
 800c662:	40cf      	lsrs	r7, r1
 800c664:	f105 0e04 	add.w	lr, r5, #4
 800c668:	46a1      	mov	r9, r4
 800c66a:	4576      	cmp	r6, lr
 800c66c:	46f4      	mov	ip, lr
 800c66e:	d815      	bhi.n	800c69c <rshift+0x7e>
 800c670:	1a9a      	subs	r2, r3, r2
 800c672:	0092      	lsls	r2, r2, #2
 800c674:	3a04      	subs	r2, #4
 800c676:	3501      	adds	r5, #1
 800c678:	42ae      	cmp	r6, r5
 800c67a:	bf38      	it	cc
 800c67c:	2200      	movcc	r2, #0
 800c67e:	18a3      	adds	r3, r4, r2
 800c680:	50a7      	str	r7, [r4, r2]
 800c682:	b107      	cbz	r7, 800c686 <rshift+0x68>
 800c684:	3304      	adds	r3, #4
 800c686:	1b1a      	subs	r2, r3, r4
 800c688:	42a3      	cmp	r3, r4
 800c68a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c68e:	bf08      	it	eq
 800c690:	2300      	moveq	r3, #0
 800c692:	6102      	str	r2, [r0, #16]
 800c694:	bf08      	it	eq
 800c696:	6143      	streq	r3, [r0, #20]
 800c698:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c69c:	f8dc c000 	ldr.w	ip, [ip]
 800c6a0:	fa0c fc08 	lsl.w	ip, ip, r8
 800c6a4:	ea4c 0707 	orr.w	r7, ip, r7
 800c6a8:	f849 7b04 	str.w	r7, [r9], #4
 800c6ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c6b0:	40cf      	lsrs	r7, r1
 800c6b2:	e7da      	b.n	800c66a <rshift+0x4c>
 800c6b4:	f851 cb04 	ldr.w	ip, [r1], #4
 800c6b8:	f847 cf04 	str.w	ip, [r7, #4]!
 800c6bc:	e7c3      	b.n	800c646 <rshift+0x28>
 800c6be:	4623      	mov	r3, r4
 800c6c0:	e7e1      	b.n	800c686 <rshift+0x68>

0800c6c2 <__hexdig_fun>:
 800c6c2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c6c6:	2b09      	cmp	r3, #9
 800c6c8:	d802      	bhi.n	800c6d0 <__hexdig_fun+0xe>
 800c6ca:	3820      	subs	r0, #32
 800c6cc:	b2c0      	uxtb	r0, r0
 800c6ce:	4770      	bx	lr
 800c6d0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c6d4:	2b05      	cmp	r3, #5
 800c6d6:	d801      	bhi.n	800c6dc <__hexdig_fun+0x1a>
 800c6d8:	3847      	subs	r0, #71	; 0x47
 800c6da:	e7f7      	b.n	800c6cc <__hexdig_fun+0xa>
 800c6dc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c6e0:	2b05      	cmp	r3, #5
 800c6e2:	d801      	bhi.n	800c6e8 <__hexdig_fun+0x26>
 800c6e4:	3827      	subs	r0, #39	; 0x27
 800c6e6:	e7f1      	b.n	800c6cc <__hexdig_fun+0xa>
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	4770      	bx	lr

0800c6ec <__gethex>:
 800c6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6f0:	ed2d 8b02 	vpush	{d8}
 800c6f4:	b089      	sub	sp, #36	; 0x24
 800c6f6:	ee08 0a10 	vmov	s16, r0
 800c6fa:	9304      	str	r3, [sp, #16]
 800c6fc:	4bb4      	ldr	r3, [pc, #720]	; (800c9d0 <__gethex+0x2e4>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	9301      	str	r3, [sp, #4]
 800c702:	4618      	mov	r0, r3
 800c704:	468b      	mov	fp, r1
 800c706:	4690      	mov	r8, r2
 800c708:	f7f3 fd62 	bl	80001d0 <strlen>
 800c70c:	9b01      	ldr	r3, [sp, #4]
 800c70e:	f8db 2000 	ldr.w	r2, [fp]
 800c712:	4403      	add	r3, r0
 800c714:	4682      	mov	sl, r0
 800c716:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c71a:	9305      	str	r3, [sp, #20]
 800c71c:	1c93      	adds	r3, r2, #2
 800c71e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c722:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c726:	32fe      	adds	r2, #254	; 0xfe
 800c728:	18d1      	adds	r1, r2, r3
 800c72a:	461f      	mov	r7, r3
 800c72c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c730:	9100      	str	r1, [sp, #0]
 800c732:	2830      	cmp	r0, #48	; 0x30
 800c734:	d0f8      	beq.n	800c728 <__gethex+0x3c>
 800c736:	f7ff ffc4 	bl	800c6c2 <__hexdig_fun>
 800c73a:	4604      	mov	r4, r0
 800c73c:	2800      	cmp	r0, #0
 800c73e:	d13a      	bne.n	800c7b6 <__gethex+0xca>
 800c740:	9901      	ldr	r1, [sp, #4]
 800c742:	4652      	mov	r2, sl
 800c744:	4638      	mov	r0, r7
 800c746:	f001 fc74 	bl	800e032 <strncmp>
 800c74a:	4605      	mov	r5, r0
 800c74c:	2800      	cmp	r0, #0
 800c74e:	d168      	bne.n	800c822 <__gethex+0x136>
 800c750:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c754:	eb07 060a 	add.w	r6, r7, sl
 800c758:	f7ff ffb3 	bl	800c6c2 <__hexdig_fun>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d062      	beq.n	800c826 <__gethex+0x13a>
 800c760:	4633      	mov	r3, r6
 800c762:	7818      	ldrb	r0, [r3, #0]
 800c764:	2830      	cmp	r0, #48	; 0x30
 800c766:	461f      	mov	r7, r3
 800c768:	f103 0301 	add.w	r3, r3, #1
 800c76c:	d0f9      	beq.n	800c762 <__gethex+0x76>
 800c76e:	f7ff ffa8 	bl	800c6c2 <__hexdig_fun>
 800c772:	2301      	movs	r3, #1
 800c774:	fab0 f480 	clz	r4, r0
 800c778:	0964      	lsrs	r4, r4, #5
 800c77a:	4635      	mov	r5, r6
 800c77c:	9300      	str	r3, [sp, #0]
 800c77e:	463a      	mov	r2, r7
 800c780:	4616      	mov	r6, r2
 800c782:	3201      	adds	r2, #1
 800c784:	7830      	ldrb	r0, [r6, #0]
 800c786:	f7ff ff9c 	bl	800c6c2 <__hexdig_fun>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d1f8      	bne.n	800c780 <__gethex+0x94>
 800c78e:	9901      	ldr	r1, [sp, #4]
 800c790:	4652      	mov	r2, sl
 800c792:	4630      	mov	r0, r6
 800c794:	f001 fc4d 	bl	800e032 <strncmp>
 800c798:	b980      	cbnz	r0, 800c7bc <__gethex+0xd0>
 800c79a:	b94d      	cbnz	r5, 800c7b0 <__gethex+0xc4>
 800c79c:	eb06 050a 	add.w	r5, r6, sl
 800c7a0:	462a      	mov	r2, r5
 800c7a2:	4616      	mov	r6, r2
 800c7a4:	3201      	adds	r2, #1
 800c7a6:	7830      	ldrb	r0, [r6, #0]
 800c7a8:	f7ff ff8b 	bl	800c6c2 <__hexdig_fun>
 800c7ac:	2800      	cmp	r0, #0
 800c7ae:	d1f8      	bne.n	800c7a2 <__gethex+0xb6>
 800c7b0:	1bad      	subs	r5, r5, r6
 800c7b2:	00ad      	lsls	r5, r5, #2
 800c7b4:	e004      	b.n	800c7c0 <__gethex+0xd4>
 800c7b6:	2400      	movs	r4, #0
 800c7b8:	4625      	mov	r5, r4
 800c7ba:	e7e0      	b.n	800c77e <__gethex+0x92>
 800c7bc:	2d00      	cmp	r5, #0
 800c7be:	d1f7      	bne.n	800c7b0 <__gethex+0xc4>
 800c7c0:	7833      	ldrb	r3, [r6, #0]
 800c7c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c7c6:	2b50      	cmp	r3, #80	; 0x50
 800c7c8:	d13b      	bne.n	800c842 <__gethex+0x156>
 800c7ca:	7873      	ldrb	r3, [r6, #1]
 800c7cc:	2b2b      	cmp	r3, #43	; 0x2b
 800c7ce:	d02c      	beq.n	800c82a <__gethex+0x13e>
 800c7d0:	2b2d      	cmp	r3, #45	; 0x2d
 800c7d2:	d02e      	beq.n	800c832 <__gethex+0x146>
 800c7d4:	1c71      	adds	r1, r6, #1
 800c7d6:	f04f 0900 	mov.w	r9, #0
 800c7da:	7808      	ldrb	r0, [r1, #0]
 800c7dc:	f7ff ff71 	bl	800c6c2 <__hexdig_fun>
 800c7e0:	1e43      	subs	r3, r0, #1
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	2b18      	cmp	r3, #24
 800c7e6:	d82c      	bhi.n	800c842 <__gethex+0x156>
 800c7e8:	f1a0 0210 	sub.w	r2, r0, #16
 800c7ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c7f0:	f7ff ff67 	bl	800c6c2 <__hexdig_fun>
 800c7f4:	1e43      	subs	r3, r0, #1
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	2b18      	cmp	r3, #24
 800c7fa:	d91d      	bls.n	800c838 <__gethex+0x14c>
 800c7fc:	f1b9 0f00 	cmp.w	r9, #0
 800c800:	d000      	beq.n	800c804 <__gethex+0x118>
 800c802:	4252      	negs	r2, r2
 800c804:	4415      	add	r5, r2
 800c806:	f8cb 1000 	str.w	r1, [fp]
 800c80a:	b1e4      	cbz	r4, 800c846 <__gethex+0x15a>
 800c80c:	9b00      	ldr	r3, [sp, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	bf14      	ite	ne
 800c812:	2700      	movne	r7, #0
 800c814:	2706      	moveq	r7, #6
 800c816:	4638      	mov	r0, r7
 800c818:	b009      	add	sp, #36	; 0x24
 800c81a:	ecbd 8b02 	vpop	{d8}
 800c81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c822:	463e      	mov	r6, r7
 800c824:	4625      	mov	r5, r4
 800c826:	2401      	movs	r4, #1
 800c828:	e7ca      	b.n	800c7c0 <__gethex+0xd4>
 800c82a:	f04f 0900 	mov.w	r9, #0
 800c82e:	1cb1      	adds	r1, r6, #2
 800c830:	e7d3      	b.n	800c7da <__gethex+0xee>
 800c832:	f04f 0901 	mov.w	r9, #1
 800c836:	e7fa      	b.n	800c82e <__gethex+0x142>
 800c838:	230a      	movs	r3, #10
 800c83a:	fb03 0202 	mla	r2, r3, r2, r0
 800c83e:	3a10      	subs	r2, #16
 800c840:	e7d4      	b.n	800c7ec <__gethex+0x100>
 800c842:	4631      	mov	r1, r6
 800c844:	e7df      	b.n	800c806 <__gethex+0x11a>
 800c846:	1bf3      	subs	r3, r6, r7
 800c848:	3b01      	subs	r3, #1
 800c84a:	4621      	mov	r1, r4
 800c84c:	2b07      	cmp	r3, #7
 800c84e:	dc0b      	bgt.n	800c868 <__gethex+0x17c>
 800c850:	ee18 0a10 	vmov	r0, s16
 800c854:	f000 fbe0 	bl	800d018 <_Balloc>
 800c858:	4604      	mov	r4, r0
 800c85a:	b940      	cbnz	r0, 800c86e <__gethex+0x182>
 800c85c:	4b5d      	ldr	r3, [pc, #372]	; (800c9d4 <__gethex+0x2e8>)
 800c85e:	4602      	mov	r2, r0
 800c860:	21de      	movs	r1, #222	; 0xde
 800c862:	485d      	ldr	r0, [pc, #372]	; (800c9d8 <__gethex+0x2ec>)
 800c864:	f7fe fe64 	bl	800b530 <__assert_func>
 800c868:	3101      	adds	r1, #1
 800c86a:	105b      	asrs	r3, r3, #1
 800c86c:	e7ee      	b.n	800c84c <__gethex+0x160>
 800c86e:	f100 0914 	add.w	r9, r0, #20
 800c872:	f04f 0b00 	mov.w	fp, #0
 800c876:	f1ca 0301 	rsb	r3, sl, #1
 800c87a:	f8cd 9008 	str.w	r9, [sp, #8]
 800c87e:	f8cd b000 	str.w	fp, [sp]
 800c882:	9306      	str	r3, [sp, #24]
 800c884:	42b7      	cmp	r7, r6
 800c886:	d340      	bcc.n	800c90a <__gethex+0x21e>
 800c888:	9802      	ldr	r0, [sp, #8]
 800c88a:	9b00      	ldr	r3, [sp, #0]
 800c88c:	f840 3b04 	str.w	r3, [r0], #4
 800c890:	eba0 0009 	sub.w	r0, r0, r9
 800c894:	1080      	asrs	r0, r0, #2
 800c896:	0146      	lsls	r6, r0, #5
 800c898:	6120      	str	r0, [r4, #16]
 800c89a:	4618      	mov	r0, r3
 800c89c:	f000 fcae 	bl	800d1fc <__hi0bits>
 800c8a0:	1a30      	subs	r0, r6, r0
 800c8a2:	f8d8 6000 	ldr.w	r6, [r8]
 800c8a6:	42b0      	cmp	r0, r6
 800c8a8:	dd63      	ble.n	800c972 <__gethex+0x286>
 800c8aa:	1b87      	subs	r7, r0, r6
 800c8ac:	4639      	mov	r1, r7
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	f001 f852 	bl	800d958 <__any_on>
 800c8b4:	4682      	mov	sl, r0
 800c8b6:	b1a8      	cbz	r0, 800c8e4 <__gethex+0x1f8>
 800c8b8:	1e7b      	subs	r3, r7, #1
 800c8ba:	1159      	asrs	r1, r3, #5
 800c8bc:	f003 021f 	and.w	r2, r3, #31
 800c8c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c8c4:	f04f 0a01 	mov.w	sl, #1
 800c8c8:	fa0a f202 	lsl.w	r2, sl, r2
 800c8cc:	420a      	tst	r2, r1
 800c8ce:	d009      	beq.n	800c8e4 <__gethex+0x1f8>
 800c8d0:	4553      	cmp	r3, sl
 800c8d2:	dd05      	ble.n	800c8e0 <__gethex+0x1f4>
 800c8d4:	1eb9      	subs	r1, r7, #2
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	f001 f83e 	bl	800d958 <__any_on>
 800c8dc:	2800      	cmp	r0, #0
 800c8de:	d145      	bne.n	800c96c <__gethex+0x280>
 800c8e0:	f04f 0a02 	mov.w	sl, #2
 800c8e4:	4639      	mov	r1, r7
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	f7ff fe99 	bl	800c61e <rshift>
 800c8ec:	443d      	add	r5, r7
 800c8ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c8f2:	42ab      	cmp	r3, r5
 800c8f4:	da4c      	bge.n	800c990 <__gethex+0x2a4>
 800c8f6:	ee18 0a10 	vmov	r0, s16
 800c8fa:	4621      	mov	r1, r4
 800c8fc:	f000 fbcc 	bl	800d098 <_Bfree>
 800c900:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c902:	2300      	movs	r3, #0
 800c904:	6013      	str	r3, [r2, #0]
 800c906:	27a3      	movs	r7, #163	; 0xa3
 800c908:	e785      	b.n	800c816 <__gethex+0x12a>
 800c90a:	1e73      	subs	r3, r6, #1
 800c90c:	9a05      	ldr	r2, [sp, #20]
 800c90e:	9303      	str	r3, [sp, #12]
 800c910:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c914:	4293      	cmp	r3, r2
 800c916:	d019      	beq.n	800c94c <__gethex+0x260>
 800c918:	f1bb 0f20 	cmp.w	fp, #32
 800c91c:	d107      	bne.n	800c92e <__gethex+0x242>
 800c91e:	9b02      	ldr	r3, [sp, #8]
 800c920:	9a00      	ldr	r2, [sp, #0]
 800c922:	f843 2b04 	str.w	r2, [r3], #4
 800c926:	9302      	str	r3, [sp, #8]
 800c928:	2300      	movs	r3, #0
 800c92a:	9300      	str	r3, [sp, #0]
 800c92c:	469b      	mov	fp, r3
 800c92e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c932:	f7ff fec6 	bl	800c6c2 <__hexdig_fun>
 800c936:	9b00      	ldr	r3, [sp, #0]
 800c938:	f000 000f 	and.w	r0, r0, #15
 800c93c:	fa00 f00b 	lsl.w	r0, r0, fp
 800c940:	4303      	orrs	r3, r0
 800c942:	9300      	str	r3, [sp, #0]
 800c944:	f10b 0b04 	add.w	fp, fp, #4
 800c948:	9b03      	ldr	r3, [sp, #12]
 800c94a:	e00d      	b.n	800c968 <__gethex+0x27c>
 800c94c:	9b03      	ldr	r3, [sp, #12]
 800c94e:	9a06      	ldr	r2, [sp, #24]
 800c950:	4413      	add	r3, r2
 800c952:	42bb      	cmp	r3, r7
 800c954:	d3e0      	bcc.n	800c918 <__gethex+0x22c>
 800c956:	4618      	mov	r0, r3
 800c958:	9901      	ldr	r1, [sp, #4]
 800c95a:	9307      	str	r3, [sp, #28]
 800c95c:	4652      	mov	r2, sl
 800c95e:	f001 fb68 	bl	800e032 <strncmp>
 800c962:	9b07      	ldr	r3, [sp, #28]
 800c964:	2800      	cmp	r0, #0
 800c966:	d1d7      	bne.n	800c918 <__gethex+0x22c>
 800c968:	461e      	mov	r6, r3
 800c96a:	e78b      	b.n	800c884 <__gethex+0x198>
 800c96c:	f04f 0a03 	mov.w	sl, #3
 800c970:	e7b8      	b.n	800c8e4 <__gethex+0x1f8>
 800c972:	da0a      	bge.n	800c98a <__gethex+0x29e>
 800c974:	1a37      	subs	r7, r6, r0
 800c976:	4621      	mov	r1, r4
 800c978:	ee18 0a10 	vmov	r0, s16
 800c97c:	463a      	mov	r2, r7
 800c97e:	f000 fda7 	bl	800d4d0 <__lshift>
 800c982:	1bed      	subs	r5, r5, r7
 800c984:	4604      	mov	r4, r0
 800c986:	f100 0914 	add.w	r9, r0, #20
 800c98a:	f04f 0a00 	mov.w	sl, #0
 800c98e:	e7ae      	b.n	800c8ee <__gethex+0x202>
 800c990:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c994:	42a8      	cmp	r0, r5
 800c996:	dd72      	ble.n	800ca7e <__gethex+0x392>
 800c998:	1b45      	subs	r5, r0, r5
 800c99a:	42ae      	cmp	r6, r5
 800c99c:	dc36      	bgt.n	800ca0c <__gethex+0x320>
 800c99e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d02a      	beq.n	800c9fc <__gethex+0x310>
 800c9a6:	2b03      	cmp	r3, #3
 800c9a8:	d02c      	beq.n	800ca04 <__gethex+0x318>
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d11c      	bne.n	800c9e8 <__gethex+0x2fc>
 800c9ae:	42ae      	cmp	r6, r5
 800c9b0:	d11a      	bne.n	800c9e8 <__gethex+0x2fc>
 800c9b2:	2e01      	cmp	r6, #1
 800c9b4:	d112      	bne.n	800c9dc <__gethex+0x2f0>
 800c9b6:	9a04      	ldr	r2, [sp, #16]
 800c9b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c9bc:	6013      	str	r3, [r2, #0]
 800c9be:	2301      	movs	r3, #1
 800c9c0:	6123      	str	r3, [r4, #16]
 800c9c2:	f8c9 3000 	str.w	r3, [r9]
 800c9c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9c8:	2762      	movs	r7, #98	; 0x62
 800c9ca:	601c      	str	r4, [r3, #0]
 800c9cc:	e723      	b.n	800c816 <__gethex+0x12a>
 800c9ce:	bf00      	nop
 800c9d0:	0800f098 	.word	0x0800f098
 800c9d4:	0800efbe 	.word	0x0800efbe
 800c9d8:	0800f030 	.word	0x0800f030
 800c9dc:	1e71      	subs	r1, r6, #1
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f000 ffba 	bl	800d958 <__any_on>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d1e6      	bne.n	800c9b6 <__gethex+0x2ca>
 800c9e8:	ee18 0a10 	vmov	r0, s16
 800c9ec:	4621      	mov	r1, r4
 800c9ee:	f000 fb53 	bl	800d098 <_Bfree>
 800c9f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	6013      	str	r3, [r2, #0]
 800c9f8:	2750      	movs	r7, #80	; 0x50
 800c9fa:	e70c      	b.n	800c816 <__gethex+0x12a>
 800c9fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d1f2      	bne.n	800c9e8 <__gethex+0x2fc>
 800ca02:	e7d8      	b.n	800c9b6 <__gethex+0x2ca>
 800ca04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d1d5      	bne.n	800c9b6 <__gethex+0x2ca>
 800ca0a:	e7ed      	b.n	800c9e8 <__gethex+0x2fc>
 800ca0c:	1e6f      	subs	r7, r5, #1
 800ca0e:	f1ba 0f00 	cmp.w	sl, #0
 800ca12:	d131      	bne.n	800ca78 <__gethex+0x38c>
 800ca14:	b127      	cbz	r7, 800ca20 <__gethex+0x334>
 800ca16:	4639      	mov	r1, r7
 800ca18:	4620      	mov	r0, r4
 800ca1a:	f000 ff9d 	bl	800d958 <__any_on>
 800ca1e:	4682      	mov	sl, r0
 800ca20:	117b      	asrs	r3, r7, #5
 800ca22:	2101      	movs	r1, #1
 800ca24:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ca28:	f007 071f 	and.w	r7, r7, #31
 800ca2c:	fa01 f707 	lsl.w	r7, r1, r7
 800ca30:	421f      	tst	r7, r3
 800ca32:	4629      	mov	r1, r5
 800ca34:	4620      	mov	r0, r4
 800ca36:	bf18      	it	ne
 800ca38:	f04a 0a02 	orrne.w	sl, sl, #2
 800ca3c:	1b76      	subs	r6, r6, r5
 800ca3e:	f7ff fdee 	bl	800c61e <rshift>
 800ca42:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ca46:	2702      	movs	r7, #2
 800ca48:	f1ba 0f00 	cmp.w	sl, #0
 800ca4c:	d048      	beq.n	800cae0 <__gethex+0x3f4>
 800ca4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ca52:	2b02      	cmp	r3, #2
 800ca54:	d015      	beq.n	800ca82 <__gethex+0x396>
 800ca56:	2b03      	cmp	r3, #3
 800ca58:	d017      	beq.n	800ca8a <__gethex+0x39e>
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d109      	bne.n	800ca72 <__gethex+0x386>
 800ca5e:	f01a 0f02 	tst.w	sl, #2
 800ca62:	d006      	beq.n	800ca72 <__gethex+0x386>
 800ca64:	f8d9 0000 	ldr.w	r0, [r9]
 800ca68:	ea4a 0a00 	orr.w	sl, sl, r0
 800ca6c:	f01a 0f01 	tst.w	sl, #1
 800ca70:	d10e      	bne.n	800ca90 <__gethex+0x3a4>
 800ca72:	f047 0710 	orr.w	r7, r7, #16
 800ca76:	e033      	b.n	800cae0 <__gethex+0x3f4>
 800ca78:	f04f 0a01 	mov.w	sl, #1
 800ca7c:	e7d0      	b.n	800ca20 <__gethex+0x334>
 800ca7e:	2701      	movs	r7, #1
 800ca80:	e7e2      	b.n	800ca48 <__gethex+0x35c>
 800ca82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca84:	f1c3 0301 	rsb	r3, r3, #1
 800ca88:	9315      	str	r3, [sp, #84]	; 0x54
 800ca8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d0f0      	beq.n	800ca72 <__gethex+0x386>
 800ca90:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ca94:	f104 0314 	add.w	r3, r4, #20
 800ca98:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ca9c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800caa0:	f04f 0c00 	mov.w	ip, #0
 800caa4:	4618      	mov	r0, r3
 800caa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800caaa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800caae:	d01c      	beq.n	800caea <__gethex+0x3fe>
 800cab0:	3201      	adds	r2, #1
 800cab2:	6002      	str	r2, [r0, #0]
 800cab4:	2f02      	cmp	r7, #2
 800cab6:	f104 0314 	add.w	r3, r4, #20
 800caba:	d13f      	bne.n	800cb3c <__gethex+0x450>
 800cabc:	f8d8 2000 	ldr.w	r2, [r8]
 800cac0:	3a01      	subs	r2, #1
 800cac2:	42b2      	cmp	r2, r6
 800cac4:	d10a      	bne.n	800cadc <__gethex+0x3f0>
 800cac6:	1171      	asrs	r1, r6, #5
 800cac8:	2201      	movs	r2, #1
 800caca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cace:	f006 061f 	and.w	r6, r6, #31
 800cad2:	fa02 f606 	lsl.w	r6, r2, r6
 800cad6:	421e      	tst	r6, r3
 800cad8:	bf18      	it	ne
 800cada:	4617      	movne	r7, r2
 800cadc:	f047 0720 	orr.w	r7, r7, #32
 800cae0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cae2:	601c      	str	r4, [r3, #0]
 800cae4:	9b04      	ldr	r3, [sp, #16]
 800cae6:	601d      	str	r5, [r3, #0]
 800cae8:	e695      	b.n	800c816 <__gethex+0x12a>
 800caea:	4299      	cmp	r1, r3
 800caec:	f843 cc04 	str.w	ip, [r3, #-4]
 800caf0:	d8d8      	bhi.n	800caa4 <__gethex+0x3b8>
 800caf2:	68a3      	ldr	r3, [r4, #8]
 800caf4:	459b      	cmp	fp, r3
 800caf6:	db19      	blt.n	800cb2c <__gethex+0x440>
 800caf8:	6861      	ldr	r1, [r4, #4]
 800cafa:	ee18 0a10 	vmov	r0, s16
 800cafe:	3101      	adds	r1, #1
 800cb00:	f000 fa8a 	bl	800d018 <_Balloc>
 800cb04:	4681      	mov	r9, r0
 800cb06:	b918      	cbnz	r0, 800cb10 <__gethex+0x424>
 800cb08:	4b1a      	ldr	r3, [pc, #104]	; (800cb74 <__gethex+0x488>)
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	2184      	movs	r1, #132	; 0x84
 800cb0e:	e6a8      	b.n	800c862 <__gethex+0x176>
 800cb10:	6922      	ldr	r2, [r4, #16]
 800cb12:	3202      	adds	r2, #2
 800cb14:	f104 010c 	add.w	r1, r4, #12
 800cb18:	0092      	lsls	r2, r2, #2
 800cb1a:	300c      	adds	r0, #12
 800cb1c:	f000 fa62 	bl	800cfe4 <memcpy>
 800cb20:	4621      	mov	r1, r4
 800cb22:	ee18 0a10 	vmov	r0, s16
 800cb26:	f000 fab7 	bl	800d098 <_Bfree>
 800cb2a:	464c      	mov	r4, r9
 800cb2c:	6923      	ldr	r3, [r4, #16]
 800cb2e:	1c5a      	adds	r2, r3, #1
 800cb30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb34:	6122      	str	r2, [r4, #16]
 800cb36:	2201      	movs	r2, #1
 800cb38:	615a      	str	r2, [r3, #20]
 800cb3a:	e7bb      	b.n	800cab4 <__gethex+0x3c8>
 800cb3c:	6922      	ldr	r2, [r4, #16]
 800cb3e:	455a      	cmp	r2, fp
 800cb40:	dd0b      	ble.n	800cb5a <__gethex+0x46e>
 800cb42:	2101      	movs	r1, #1
 800cb44:	4620      	mov	r0, r4
 800cb46:	f7ff fd6a 	bl	800c61e <rshift>
 800cb4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb4e:	3501      	adds	r5, #1
 800cb50:	42ab      	cmp	r3, r5
 800cb52:	f6ff aed0 	blt.w	800c8f6 <__gethex+0x20a>
 800cb56:	2701      	movs	r7, #1
 800cb58:	e7c0      	b.n	800cadc <__gethex+0x3f0>
 800cb5a:	f016 061f 	ands.w	r6, r6, #31
 800cb5e:	d0fa      	beq.n	800cb56 <__gethex+0x46a>
 800cb60:	4453      	add	r3, sl
 800cb62:	f1c6 0620 	rsb	r6, r6, #32
 800cb66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cb6a:	f000 fb47 	bl	800d1fc <__hi0bits>
 800cb6e:	42b0      	cmp	r0, r6
 800cb70:	dbe7      	blt.n	800cb42 <__gethex+0x456>
 800cb72:	e7f0      	b.n	800cb56 <__gethex+0x46a>
 800cb74:	0800efbe 	.word	0x0800efbe

0800cb78 <L_shift>:
 800cb78:	f1c2 0208 	rsb	r2, r2, #8
 800cb7c:	0092      	lsls	r2, r2, #2
 800cb7e:	b570      	push	{r4, r5, r6, lr}
 800cb80:	f1c2 0620 	rsb	r6, r2, #32
 800cb84:	6843      	ldr	r3, [r0, #4]
 800cb86:	6804      	ldr	r4, [r0, #0]
 800cb88:	fa03 f506 	lsl.w	r5, r3, r6
 800cb8c:	432c      	orrs	r4, r5
 800cb8e:	40d3      	lsrs	r3, r2
 800cb90:	6004      	str	r4, [r0, #0]
 800cb92:	f840 3f04 	str.w	r3, [r0, #4]!
 800cb96:	4288      	cmp	r0, r1
 800cb98:	d3f4      	bcc.n	800cb84 <L_shift+0xc>
 800cb9a:	bd70      	pop	{r4, r5, r6, pc}

0800cb9c <__match>:
 800cb9c:	b530      	push	{r4, r5, lr}
 800cb9e:	6803      	ldr	r3, [r0, #0]
 800cba0:	3301      	adds	r3, #1
 800cba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cba6:	b914      	cbnz	r4, 800cbae <__match+0x12>
 800cba8:	6003      	str	r3, [r0, #0]
 800cbaa:	2001      	movs	r0, #1
 800cbac:	bd30      	pop	{r4, r5, pc}
 800cbae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbb2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cbb6:	2d19      	cmp	r5, #25
 800cbb8:	bf98      	it	ls
 800cbba:	3220      	addls	r2, #32
 800cbbc:	42a2      	cmp	r2, r4
 800cbbe:	d0f0      	beq.n	800cba2 <__match+0x6>
 800cbc0:	2000      	movs	r0, #0
 800cbc2:	e7f3      	b.n	800cbac <__match+0x10>

0800cbc4 <__hexnan>:
 800cbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc8:	680b      	ldr	r3, [r1, #0]
 800cbca:	115e      	asrs	r6, r3, #5
 800cbcc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cbd0:	f013 031f 	ands.w	r3, r3, #31
 800cbd4:	b087      	sub	sp, #28
 800cbd6:	bf18      	it	ne
 800cbd8:	3604      	addne	r6, #4
 800cbda:	2500      	movs	r5, #0
 800cbdc:	1f37      	subs	r7, r6, #4
 800cbde:	4690      	mov	r8, r2
 800cbe0:	6802      	ldr	r2, [r0, #0]
 800cbe2:	9301      	str	r3, [sp, #4]
 800cbe4:	4682      	mov	sl, r0
 800cbe6:	f846 5c04 	str.w	r5, [r6, #-4]
 800cbea:	46b9      	mov	r9, r7
 800cbec:	463c      	mov	r4, r7
 800cbee:	9502      	str	r5, [sp, #8]
 800cbf0:	46ab      	mov	fp, r5
 800cbf2:	7851      	ldrb	r1, [r2, #1]
 800cbf4:	1c53      	adds	r3, r2, #1
 800cbf6:	9303      	str	r3, [sp, #12]
 800cbf8:	b341      	cbz	r1, 800cc4c <__hexnan+0x88>
 800cbfa:	4608      	mov	r0, r1
 800cbfc:	9205      	str	r2, [sp, #20]
 800cbfe:	9104      	str	r1, [sp, #16]
 800cc00:	f7ff fd5f 	bl	800c6c2 <__hexdig_fun>
 800cc04:	2800      	cmp	r0, #0
 800cc06:	d14f      	bne.n	800cca8 <__hexnan+0xe4>
 800cc08:	9904      	ldr	r1, [sp, #16]
 800cc0a:	9a05      	ldr	r2, [sp, #20]
 800cc0c:	2920      	cmp	r1, #32
 800cc0e:	d818      	bhi.n	800cc42 <__hexnan+0x7e>
 800cc10:	9b02      	ldr	r3, [sp, #8]
 800cc12:	459b      	cmp	fp, r3
 800cc14:	dd13      	ble.n	800cc3e <__hexnan+0x7a>
 800cc16:	454c      	cmp	r4, r9
 800cc18:	d206      	bcs.n	800cc28 <__hexnan+0x64>
 800cc1a:	2d07      	cmp	r5, #7
 800cc1c:	dc04      	bgt.n	800cc28 <__hexnan+0x64>
 800cc1e:	462a      	mov	r2, r5
 800cc20:	4649      	mov	r1, r9
 800cc22:	4620      	mov	r0, r4
 800cc24:	f7ff ffa8 	bl	800cb78 <L_shift>
 800cc28:	4544      	cmp	r4, r8
 800cc2a:	d950      	bls.n	800ccce <__hexnan+0x10a>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	f1a4 0904 	sub.w	r9, r4, #4
 800cc32:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc36:	f8cd b008 	str.w	fp, [sp, #8]
 800cc3a:	464c      	mov	r4, r9
 800cc3c:	461d      	mov	r5, r3
 800cc3e:	9a03      	ldr	r2, [sp, #12]
 800cc40:	e7d7      	b.n	800cbf2 <__hexnan+0x2e>
 800cc42:	2929      	cmp	r1, #41	; 0x29
 800cc44:	d156      	bne.n	800ccf4 <__hexnan+0x130>
 800cc46:	3202      	adds	r2, #2
 800cc48:	f8ca 2000 	str.w	r2, [sl]
 800cc4c:	f1bb 0f00 	cmp.w	fp, #0
 800cc50:	d050      	beq.n	800ccf4 <__hexnan+0x130>
 800cc52:	454c      	cmp	r4, r9
 800cc54:	d206      	bcs.n	800cc64 <__hexnan+0xa0>
 800cc56:	2d07      	cmp	r5, #7
 800cc58:	dc04      	bgt.n	800cc64 <__hexnan+0xa0>
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	4649      	mov	r1, r9
 800cc5e:	4620      	mov	r0, r4
 800cc60:	f7ff ff8a 	bl	800cb78 <L_shift>
 800cc64:	4544      	cmp	r4, r8
 800cc66:	d934      	bls.n	800ccd2 <__hexnan+0x10e>
 800cc68:	f1a8 0204 	sub.w	r2, r8, #4
 800cc6c:	4623      	mov	r3, r4
 800cc6e:	f853 1b04 	ldr.w	r1, [r3], #4
 800cc72:	f842 1f04 	str.w	r1, [r2, #4]!
 800cc76:	429f      	cmp	r7, r3
 800cc78:	d2f9      	bcs.n	800cc6e <__hexnan+0xaa>
 800cc7a:	1b3b      	subs	r3, r7, r4
 800cc7c:	f023 0303 	bic.w	r3, r3, #3
 800cc80:	3304      	adds	r3, #4
 800cc82:	3401      	adds	r4, #1
 800cc84:	3e03      	subs	r6, #3
 800cc86:	42b4      	cmp	r4, r6
 800cc88:	bf88      	it	hi
 800cc8a:	2304      	movhi	r3, #4
 800cc8c:	4443      	add	r3, r8
 800cc8e:	2200      	movs	r2, #0
 800cc90:	f843 2b04 	str.w	r2, [r3], #4
 800cc94:	429f      	cmp	r7, r3
 800cc96:	d2fb      	bcs.n	800cc90 <__hexnan+0xcc>
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	b91b      	cbnz	r3, 800cca4 <__hexnan+0xe0>
 800cc9c:	4547      	cmp	r7, r8
 800cc9e:	d127      	bne.n	800ccf0 <__hexnan+0x12c>
 800cca0:	2301      	movs	r3, #1
 800cca2:	603b      	str	r3, [r7, #0]
 800cca4:	2005      	movs	r0, #5
 800cca6:	e026      	b.n	800ccf6 <__hexnan+0x132>
 800cca8:	3501      	adds	r5, #1
 800ccaa:	2d08      	cmp	r5, #8
 800ccac:	f10b 0b01 	add.w	fp, fp, #1
 800ccb0:	dd06      	ble.n	800ccc0 <__hexnan+0xfc>
 800ccb2:	4544      	cmp	r4, r8
 800ccb4:	d9c3      	bls.n	800cc3e <__hexnan+0x7a>
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	f844 3c04 	str.w	r3, [r4, #-4]
 800ccbc:	2501      	movs	r5, #1
 800ccbe:	3c04      	subs	r4, #4
 800ccc0:	6822      	ldr	r2, [r4, #0]
 800ccc2:	f000 000f 	and.w	r0, r0, #15
 800ccc6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ccca:	6022      	str	r2, [r4, #0]
 800cccc:	e7b7      	b.n	800cc3e <__hexnan+0x7a>
 800ccce:	2508      	movs	r5, #8
 800ccd0:	e7b5      	b.n	800cc3e <__hexnan+0x7a>
 800ccd2:	9b01      	ldr	r3, [sp, #4]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d0df      	beq.n	800cc98 <__hexnan+0xd4>
 800ccd8:	f04f 32ff 	mov.w	r2, #4294967295
 800ccdc:	f1c3 0320 	rsb	r3, r3, #32
 800cce0:	fa22 f303 	lsr.w	r3, r2, r3
 800cce4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cce8:	401a      	ands	r2, r3
 800ccea:	f846 2c04 	str.w	r2, [r6, #-4]
 800ccee:	e7d3      	b.n	800cc98 <__hexnan+0xd4>
 800ccf0:	3f04      	subs	r7, #4
 800ccf2:	e7d1      	b.n	800cc98 <__hexnan+0xd4>
 800ccf4:	2004      	movs	r0, #4
 800ccf6:	b007      	add	sp, #28
 800ccf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ccfc <_findenv_r>:
 800ccfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd00:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800cd70 <_findenv_r+0x74>
 800cd04:	4607      	mov	r7, r0
 800cd06:	4689      	mov	r9, r1
 800cd08:	4616      	mov	r6, r2
 800cd0a:	f001 fa5d 	bl	800e1c8 <__env_lock>
 800cd0e:	f8da 4000 	ldr.w	r4, [sl]
 800cd12:	b134      	cbz	r4, 800cd22 <_findenv_r+0x26>
 800cd14:	464b      	mov	r3, r9
 800cd16:	4698      	mov	r8, r3
 800cd18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd1c:	b13a      	cbz	r2, 800cd2e <_findenv_r+0x32>
 800cd1e:	2a3d      	cmp	r2, #61	; 0x3d
 800cd20:	d1f9      	bne.n	800cd16 <_findenv_r+0x1a>
 800cd22:	4638      	mov	r0, r7
 800cd24:	f001 fa56 	bl	800e1d4 <__env_unlock>
 800cd28:	2000      	movs	r0, #0
 800cd2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd2e:	eba8 0809 	sub.w	r8, r8, r9
 800cd32:	46a3      	mov	fp, r4
 800cd34:	f854 0b04 	ldr.w	r0, [r4], #4
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d0f2      	beq.n	800cd22 <_findenv_r+0x26>
 800cd3c:	4642      	mov	r2, r8
 800cd3e:	4649      	mov	r1, r9
 800cd40:	f001 f977 	bl	800e032 <strncmp>
 800cd44:	2800      	cmp	r0, #0
 800cd46:	d1f4      	bne.n	800cd32 <_findenv_r+0x36>
 800cd48:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cd4c:	eb03 0508 	add.w	r5, r3, r8
 800cd50:	f813 3008 	ldrb.w	r3, [r3, r8]
 800cd54:	2b3d      	cmp	r3, #61	; 0x3d
 800cd56:	d1ec      	bne.n	800cd32 <_findenv_r+0x36>
 800cd58:	f8da 3000 	ldr.w	r3, [sl]
 800cd5c:	ebab 0303 	sub.w	r3, fp, r3
 800cd60:	109b      	asrs	r3, r3, #2
 800cd62:	4638      	mov	r0, r7
 800cd64:	6033      	str	r3, [r6, #0]
 800cd66:	f001 fa35 	bl	800e1d4 <__env_unlock>
 800cd6a:	1c68      	adds	r0, r5, #1
 800cd6c:	e7dd      	b.n	800cd2a <_findenv_r+0x2e>
 800cd6e:	bf00      	nop
 800cd70:	20000004 	.word	0x20000004

0800cd74 <_getenv_r>:
 800cd74:	b507      	push	{r0, r1, r2, lr}
 800cd76:	aa01      	add	r2, sp, #4
 800cd78:	f7ff ffc0 	bl	800ccfc <_findenv_r>
 800cd7c:	b003      	add	sp, #12
 800cd7e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800cd84 <__gettzinfo>:
 800cd84:	4800      	ldr	r0, [pc, #0]	; (800cd88 <__gettzinfo+0x4>)
 800cd86:	4770      	bx	lr
 800cd88:	20000080 	.word	0x20000080

0800cd8c <gmtime_r>:
 800cd8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd90:	e9d0 6700 	ldrd	r6, r7, [r0]
 800cd94:	460c      	mov	r4, r1
 800cd96:	4a4f      	ldr	r2, [pc, #316]	; (800ced4 <gmtime_r+0x148>)
 800cd98:	2300      	movs	r3, #0
 800cd9a:	4630      	mov	r0, r6
 800cd9c:	4639      	mov	r1, r7
 800cd9e:	f7f3 ff7d 	bl	8000c9c <__aeabi_ldivmod>
 800cda2:	4639      	mov	r1, r7
 800cda4:	4605      	mov	r5, r0
 800cda6:	4a4b      	ldr	r2, [pc, #300]	; (800ced4 <gmtime_r+0x148>)
 800cda8:	4630      	mov	r0, r6
 800cdaa:	2300      	movs	r3, #0
 800cdac:	f7f3 ff76 	bl	8000c9c <__aeabi_ldivmod>
 800cdb0:	2a00      	cmp	r2, #0
 800cdb2:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800cdb6:	bfb7      	itett	lt
 800cdb8:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800cdbc:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800cdc0:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800cdc4:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800cdc8:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800cdcc:	fbb2 f1f0 	udiv	r1, r2, r0
 800cdd0:	fb00 2211 	mls	r2, r0, r1, r2
 800cdd4:	203c      	movs	r0, #60	; 0x3c
 800cdd6:	60a1      	str	r1, [r4, #8]
 800cdd8:	fbb2 f1f0 	udiv	r1, r2, r0
 800cddc:	fb00 2211 	mls	r2, r0, r1, r2
 800cde0:	6061      	str	r1, [r4, #4]
 800cde2:	6022      	str	r2, [r4, #0]
 800cde4:	2107      	movs	r1, #7
 800cde6:	1cda      	adds	r2, r3, #3
 800cde8:	fb92 f1f1 	sdiv	r1, r2, r1
 800cdec:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800cdf0:	1a52      	subs	r2, r2, r1
 800cdf2:	bf48      	it	mi
 800cdf4:	3207      	addmi	r2, #7
 800cdf6:	4d38      	ldr	r5, [pc, #224]	; (800ced8 <gmtime_r+0x14c>)
 800cdf8:	4838      	ldr	r0, [pc, #224]	; (800cedc <gmtime_r+0x150>)
 800cdfa:	61a2      	str	r2, [r4, #24]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	bfb7      	itett	lt
 800ce00:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800ce04:	fb93 f5f5 	sdivge	r5, r3, r5
 800ce08:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800ce0c:	fb92 f5f5 	sdivlt	r5, r2, r5
 800ce10:	fb00 3005 	mla	r0, r0, r5, r3
 800ce14:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800ce18:	fbb0 f2f2 	udiv	r2, r0, r2
 800ce1c:	4402      	add	r2, r0
 800ce1e:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800ce22:	fbb0 f1f3 	udiv	r1, r0, r3
 800ce26:	1a52      	subs	r2, r2, r1
 800ce28:	f240 1c6d 	movw	ip, #365	; 0x16d
 800ce2c:	492c      	ldr	r1, [pc, #176]	; (800cee0 <gmtime_r+0x154>)
 800ce2e:	fbb0 f1f1 	udiv	r1, r0, r1
 800ce32:	2764      	movs	r7, #100	; 0x64
 800ce34:	1a52      	subs	r2, r2, r1
 800ce36:	fbb2 f1fc 	udiv	r1, r2, ip
 800ce3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce3e:	fbb1 f6f7 	udiv	r6, r1, r7
 800ce42:	1af3      	subs	r3, r6, r3
 800ce44:	4403      	add	r3, r0
 800ce46:	fb0c 3311 	mls	r3, ip, r1, r3
 800ce4a:	2299      	movs	r2, #153	; 0x99
 800ce4c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800ce50:	f10e 0e02 	add.w	lr, lr, #2
 800ce54:	f103 0c01 	add.w	ip, r3, #1
 800ce58:	fbbe f0f2 	udiv	r0, lr, r2
 800ce5c:	4342      	muls	r2, r0
 800ce5e:	3202      	adds	r2, #2
 800ce60:	f04f 0805 	mov.w	r8, #5
 800ce64:	fbb2 f2f8 	udiv	r2, r2, r8
 800ce68:	ebac 0c02 	sub.w	ip, ip, r2
 800ce6c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800ce70:	4596      	cmp	lr, r2
 800ce72:	bf94      	ite	ls
 800ce74:	2202      	movls	r2, #2
 800ce76:	f06f 0209 	mvnhi.w	r2, #9
 800ce7a:	4410      	add	r0, r2
 800ce7c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ce80:	fb02 1505 	mla	r5, r2, r5, r1
 800ce84:	2801      	cmp	r0, #1
 800ce86:	bf98      	it	ls
 800ce88:	3501      	addls	r5, #1
 800ce8a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800ce8e:	d30d      	bcc.n	800ceac <gmtime_r+0x120>
 800ce90:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800ce94:	61e3      	str	r3, [r4, #28]
 800ce96:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800cea0:	f8c4 c00c 	str.w	ip, [r4, #12]
 800cea4:	6223      	str	r3, [r4, #32]
 800cea6:	4620      	mov	r0, r4
 800cea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceac:	078a      	lsls	r2, r1, #30
 800ceae:	d102      	bne.n	800ceb6 <gmtime_r+0x12a>
 800ceb0:	fb07 1616 	mls	r6, r7, r6, r1
 800ceb4:	b95e      	cbnz	r6, 800cece <gmtime_r+0x142>
 800ceb6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ceba:	fbb1 f6f2 	udiv	r6, r1, r2
 800cebe:	fb02 1216 	mls	r2, r2, r6, r1
 800cec2:	fab2 f282 	clz	r2, r2
 800cec6:	0952      	lsrs	r2, r2, #5
 800cec8:	333b      	adds	r3, #59	; 0x3b
 800ceca:	4413      	add	r3, r2
 800cecc:	e7e2      	b.n	800ce94 <gmtime_r+0x108>
 800cece:	2201      	movs	r2, #1
 800ced0:	e7fa      	b.n	800cec8 <gmtime_r+0x13c>
 800ced2:	bf00      	nop
 800ced4:	00015180 	.word	0x00015180
 800ced8:	00023ab1 	.word	0x00023ab1
 800cedc:	fffdc54f 	.word	0xfffdc54f
 800cee0:	00023ab0 	.word	0x00023ab0

0800cee4 <_localeconv_r>:
 800cee4:	4800      	ldr	r0, [pc, #0]	; (800cee8 <_localeconv_r+0x4>)
 800cee6:	4770      	bx	lr
 800cee8:	200001cc 	.word	0x200001cc

0800ceec <__retarget_lock_init_recursive>:
 800ceec:	4770      	bx	lr

0800ceee <__retarget_lock_acquire>:
 800ceee:	4770      	bx	lr

0800cef0 <__retarget_lock_acquire_recursive>:
 800cef0:	4770      	bx	lr

0800cef2 <__retarget_lock_release>:
 800cef2:	4770      	bx	lr

0800cef4 <__retarget_lock_release_recursive>:
 800cef4:	4770      	bx	lr

0800cef6 <__swhatbuf_r>:
 800cef6:	b570      	push	{r4, r5, r6, lr}
 800cef8:	460e      	mov	r6, r1
 800cefa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cefe:	2900      	cmp	r1, #0
 800cf00:	b096      	sub	sp, #88	; 0x58
 800cf02:	4614      	mov	r4, r2
 800cf04:	461d      	mov	r5, r3
 800cf06:	da08      	bge.n	800cf1a <__swhatbuf_r+0x24>
 800cf08:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	602a      	str	r2, [r5, #0]
 800cf10:	061a      	lsls	r2, r3, #24
 800cf12:	d410      	bmi.n	800cf36 <__swhatbuf_r+0x40>
 800cf14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf18:	e00e      	b.n	800cf38 <__swhatbuf_r+0x42>
 800cf1a:	466a      	mov	r2, sp
 800cf1c:	f001 f960 	bl	800e1e0 <_fstat_r>
 800cf20:	2800      	cmp	r0, #0
 800cf22:	dbf1      	blt.n	800cf08 <__swhatbuf_r+0x12>
 800cf24:	9a01      	ldr	r2, [sp, #4]
 800cf26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cf2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cf2e:	425a      	negs	r2, r3
 800cf30:	415a      	adcs	r2, r3
 800cf32:	602a      	str	r2, [r5, #0]
 800cf34:	e7ee      	b.n	800cf14 <__swhatbuf_r+0x1e>
 800cf36:	2340      	movs	r3, #64	; 0x40
 800cf38:	2000      	movs	r0, #0
 800cf3a:	6023      	str	r3, [r4, #0]
 800cf3c:	b016      	add	sp, #88	; 0x58
 800cf3e:	bd70      	pop	{r4, r5, r6, pc}

0800cf40 <__smakebuf_r>:
 800cf40:	898b      	ldrh	r3, [r1, #12]
 800cf42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf44:	079d      	lsls	r5, r3, #30
 800cf46:	4606      	mov	r6, r0
 800cf48:	460c      	mov	r4, r1
 800cf4a:	d507      	bpl.n	800cf5c <__smakebuf_r+0x1c>
 800cf4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf50:	6023      	str	r3, [r4, #0]
 800cf52:	6123      	str	r3, [r4, #16]
 800cf54:	2301      	movs	r3, #1
 800cf56:	6163      	str	r3, [r4, #20]
 800cf58:	b002      	add	sp, #8
 800cf5a:	bd70      	pop	{r4, r5, r6, pc}
 800cf5c:	ab01      	add	r3, sp, #4
 800cf5e:	466a      	mov	r2, sp
 800cf60:	f7ff ffc9 	bl	800cef6 <__swhatbuf_r>
 800cf64:	9900      	ldr	r1, [sp, #0]
 800cf66:	4605      	mov	r5, r0
 800cf68:	4630      	mov	r0, r6
 800cf6a:	f7fc f93f 	bl	80091ec <_malloc_r>
 800cf6e:	b948      	cbnz	r0, 800cf84 <__smakebuf_r+0x44>
 800cf70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf74:	059a      	lsls	r2, r3, #22
 800cf76:	d4ef      	bmi.n	800cf58 <__smakebuf_r+0x18>
 800cf78:	f023 0303 	bic.w	r3, r3, #3
 800cf7c:	f043 0302 	orr.w	r3, r3, #2
 800cf80:	81a3      	strh	r3, [r4, #12]
 800cf82:	e7e3      	b.n	800cf4c <__smakebuf_r+0xc>
 800cf84:	4b0d      	ldr	r3, [pc, #52]	; (800cfbc <__smakebuf_r+0x7c>)
 800cf86:	62b3      	str	r3, [r6, #40]	; 0x28
 800cf88:	89a3      	ldrh	r3, [r4, #12]
 800cf8a:	6020      	str	r0, [r4, #0]
 800cf8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf90:	81a3      	strh	r3, [r4, #12]
 800cf92:	9b00      	ldr	r3, [sp, #0]
 800cf94:	6163      	str	r3, [r4, #20]
 800cf96:	9b01      	ldr	r3, [sp, #4]
 800cf98:	6120      	str	r0, [r4, #16]
 800cf9a:	b15b      	cbz	r3, 800cfb4 <__smakebuf_r+0x74>
 800cf9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfa0:	4630      	mov	r0, r6
 800cfa2:	f001 f92f 	bl	800e204 <_isatty_r>
 800cfa6:	b128      	cbz	r0, 800cfb4 <__smakebuf_r+0x74>
 800cfa8:	89a3      	ldrh	r3, [r4, #12]
 800cfaa:	f023 0303 	bic.w	r3, r3, #3
 800cfae:	f043 0301 	orr.w	r3, r3, #1
 800cfb2:	81a3      	strh	r3, [r4, #12]
 800cfb4:	89a0      	ldrh	r0, [r4, #12]
 800cfb6:	4305      	orrs	r5, r0
 800cfb8:	81a5      	strh	r5, [r4, #12]
 800cfba:	e7cd      	b.n	800cf58 <__smakebuf_r+0x18>
 800cfbc:	0800c459 	.word	0x0800c459

0800cfc0 <__ascii_mbtowc>:
 800cfc0:	b082      	sub	sp, #8
 800cfc2:	b901      	cbnz	r1, 800cfc6 <__ascii_mbtowc+0x6>
 800cfc4:	a901      	add	r1, sp, #4
 800cfc6:	b142      	cbz	r2, 800cfda <__ascii_mbtowc+0x1a>
 800cfc8:	b14b      	cbz	r3, 800cfde <__ascii_mbtowc+0x1e>
 800cfca:	7813      	ldrb	r3, [r2, #0]
 800cfcc:	600b      	str	r3, [r1, #0]
 800cfce:	7812      	ldrb	r2, [r2, #0]
 800cfd0:	1e10      	subs	r0, r2, #0
 800cfd2:	bf18      	it	ne
 800cfd4:	2001      	movne	r0, #1
 800cfd6:	b002      	add	sp, #8
 800cfd8:	4770      	bx	lr
 800cfda:	4610      	mov	r0, r2
 800cfdc:	e7fb      	b.n	800cfd6 <__ascii_mbtowc+0x16>
 800cfde:	f06f 0001 	mvn.w	r0, #1
 800cfe2:	e7f8      	b.n	800cfd6 <__ascii_mbtowc+0x16>

0800cfe4 <memcpy>:
 800cfe4:	440a      	add	r2, r1
 800cfe6:	4291      	cmp	r1, r2
 800cfe8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfec:	d100      	bne.n	800cff0 <memcpy+0xc>
 800cfee:	4770      	bx	lr
 800cff0:	b510      	push	{r4, lr}
 800cff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cffa:	4291      	cmp	r1, r2
 800cffc:	d1f9      	bne.n	800cff2 <memcpy+0xe>
 800cffe:	bd10      	pop	{r4, pc}

0800d000 <__malloc_lock>:
 800d000:	4801      	ldr	r0, [pc, #4]	; (800d008 <__malloc_lock+0x8>)
 800d002:	f7ff bf75 	b.w	800cef0 <__retarget_lock_acquire_recursive>
 800d006:	bf00      	nop
 800d008:	20000519 	.word	0x20000519

0800d00c <__malloc_unlock>:
 800d00c:	4801      	ldr	r0, [pc, #4]	; (800d014 <__malloc_unlock+0x8>)
 800d00e:	f7ff bf71 	b.w	800cef4 <__retarget_lock_release_recursive>
 800d012:	bf00      	nop
 800d014:	20000519 	.word	0x20000519

0800d018 <_Balloc>:
 800d018:	b570      	push	{r4, r5, r6, lr}
 800d01a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d01c:	4604      	mov	r4, r0
 800d01e:	460d      	mov	r5, r1
 800d020:	b976      	cbnz	r6, 800d040 <_Balloc+0x28>
 800d022:	2010      	movs	r0, #16
 800d024:	f7fb fdec 	bl	8008c00 <malloc>
 800d028:	4602      	mov	r2, r0
 800d02a:	6260      	str	r0, [r4, #36]	; 0x24
 800d02c:	b920      	cbnz	r0, 800d038 <_Balloc+0x20>
 800d02e:	4b18      	ldr	r3, [pc, #96]	; (800d090 <_Balloc+0x78>)
 800d030:	4818      	ldr	r0, [pc, #96]	; (800d094 <_Balloc+0x7c>)
 800d032:	2166      	movs	r1, #102	; 0x66
 800d034:	f7fe fa7c 	bl	800b530 <__assert_func>
 800d038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d03c:	6006      	str	r6, [r0, #0]
 800d03e:	60c6      	str	r6, [r0, #12]
 800d040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d042:	68f3      	ldr	r3, [r6, #12]
 800d044:	b183      	cbz	r3, 800d068 <_Balloc+0x50>
 800d046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d04e:	b9b8      	cbnz	r0, 800d080 <_Balloc+0x68>
 800d050:	2101      	movs	r1, #1
 800d052:	fa01 f605 	lsl.w	r6, r1, r5
 800d056:	1d72      	adds	r2, r6, #5
 800d058:	0092      	lsls	r2, r2, #2
 800d05a:	4620      	mov	r0, r4
 800d05c:	f000 fc9d 	bl	800d99a <_calloc_r>
 800d060:	b160      	cbz	r0, 800d07c <_Balloc+0x64>
 800d062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d066:	e00e      	b.n	800d086 <_Balloc+0x6e>
 800d068:	2221      	movs	r2, #33	; 0x21
 800d06a:	2104      	movs	r1, #4
 800d06c:	4620      	mov	r0, r4
 800d06e:	f000 fc94 	bl	800d99a <_calloc_r>
 800d072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d074:	60f0      	str	r0, [r6, #12]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1e4      	bne.n	800d046 <_Balloc+0x2e>
 800d07c:	2000      	movs	r0, #0
 800d07e:	bd70      	pop	{r4, r5, r6, pc}
 800d080:	6802      	ldr	r2, [r0, #0]
 800d082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d086:	2300      	movs	r3, #0
 800d088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d08c:	e7f7      	b.n	800d07e <_Balloc+0x66>
 800d08e:	bf00      	nop
 800d090:	0800eb6c 	.word	0x0800eb6c
 800d094:	0800f0ac 	.word	0x0800f0ac

0800d098 <_Bfree>:
 800d098:	b570      	push	{r4, r5, r6, lr}
 800d09a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d09c:	4605      	mov	r5, r0
 800d09e:	460c      	mov	r4, r1
 800d0a0:	b976      	cbnz	r6, 800d0c0 <_Bfree+0x28>
 800d0a2:	2010      	movs	r0, #16
 800d0a4:	f7fb fdac 	bl	8008c00 <malloc>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	6268      	str	r0, [r5, #36]	; 0x24
 800d0ac:	b920      	cbnz	r0, 800d0b8 <_Bfree+0x20>
 800d0ae:	4b09      	ldr	r3, [pc, #36]	; (800d0d4 <_Bfree+0x3c>)
 800d0b0:	4809      	ldr	r0, [pc, #36]	; (800d0d8 <_Bfree+0x40>)
 800d0b2:	218a      	movs	r1, #138	; 0x8a
 800d0b4:	f7fe fa3c 	bl	800b530 <__assert_func>
 800d0b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0bc:	6006      	str	r6, [r0, #0]
 800d0be:	60c6      	str	r6, [r0, #12]
 800d0c0:	b13c      	cbz	r4, 800d0d2 <_Bfree+0x3a>
 800d0c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d0c4:	6862      	ldr	r2, [r4, #4]
 800d0c6:	68db      	ldr	r3, [r3, #12]
 800d0c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d0cc:	6021      	str	r1, [r4, #0]
 800d0ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d0d2:	bd70      	pop	{r4, r5, r6, pc}
 800d0d4:	0800eb6c 	.word	0x0800eb6c
 800d0d8:	0800f0ac 	.word	0x0800f0ac

0800d0dc <__multadd>:
 800d0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e0:	690d      	ldr	r5, [r1, #16]
 800d0e2:	4607      	mov	r7, r0
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	461e      	mov	r6, r3
 800d0e8:	f101 0c14 	add.w	ip, r1, #20
 800d0ec:	2000      	movs	r0, #0
 800d0ee:	f8dc 3000 	ldr.w	r3, [ip]
 800d0f2:	b299      	uxth	r1, r3
 800d0f4:	fb02 6101 	mla	r1, r2, r1, r6
 800d0f8:	0c1e      	lsrs	r6, r3, #16
 800d0fa:	0c0b      	lsrs	r3, r1, #16
 800d0fc:	fb02 3306 	mla	r3, r2, r6, r3
 800d100:	b289      	uxth	r1, r1
 800d102:	3001      	adds	r0, #1
 800d104:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d108:	4285      	cmp	r5, r0
 800d10a:	f84c 1b04 	str.w	r1, [ip], #4
 800d10e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d112:	dcec      	bgt.n	800d0ee <__multadd+0x12>
 800d114:	b30e      	cbz	r6, 800d15a <__multadd+0x7e>
 800d116:	68a3      	ldr	r3, [r4, #8]
 800d118:	42ab      	cmp	r3, r5
 800d11a:	dc19      	bgt.n	800d150 <__multadd+0x74>
 800d11c:	6861      	ldr	r1, [r4, #4]
 800d11e:	4638      	mov	r0, r7
 800d120:	3101      	adds	r1, #1
 800d122:	f7ff ff79 	bl	800d018 <_Balloc>
 800d126:	4680      	mov	r8, r0
 800d128:	b928      	cbnz	r0, 800d136 <__multadd+0x5a>
 800d12a:	4602      	mov	r2, r0
 800d12c:	4b0c      	ldr	r3, [pc, #48]	; (800d160 <__multadd+0x84>)
 800d12e:	480d      	ldr	r0, [pc, #52]	; (800d164 <__multadd+0x88>)
 800d130:	21b5      	movs	r1, #181	; 0xb5
 800d132:	f7fe f9fd 	bl	800b530 <__assert_func>
 800d136:	6922      	ldr	r2, [r4, #16]
 800d138:	3202      	adds	r2, #2
 800d13a:	f104 010c 	add.w	r1, r4, #12
 800d13e:	0092      	lsls	r2, r2, #2
 800d140:	300c      	adds	r0, #12
 800d142:	f7ff ff4f 	bl	800cfe4 <memcpy>
 800d146:	4621      	mov	r1, r4
 800d148:	4638      	mov	r0, r7
 800d14a:	f7ff ffa5 	bl	800d098 <_Bfree>
 800d14e:	4644      	mov	r4, r8
 800d150:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d154:	3501      	adds	r5, #1
 800d156:	615e      	str	r6, [r3, #20]
 800d158:	6125      	str	r5, [r4, #16]
 800d15a:	4620      	mov	r0, r4
 800d15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d160:	0800efbe 	.word	0x0800efbe
 800d164:	0800f0ac 	.word	0x0800f0ac

0800d168 <__s2b>:
 800d168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d16c:	460c      	mov	r4, r1
 800d16e:	4615      	mov	r5, r2
 800d170:	461f      	mov	r7, r3
 800d172:	2209      	movs	r2, #9
 800d174:	3308      	adds	r3, #8
 800d176:	4606      	mov	r6, r0
 800d178:	fb93 f3f2 	sdiv	r3, r3, r2
 800d17c:	2100      	movs	r1, #0
 800d17e:	2201      	movs	r2, #1
 800d180:	429a      	cmp	r2, r3
 800d182:	db09      	blt.n	800d198 <__s2b+0x30>
 800d184:	4630      	mov	r0, r6
 800d186:	f7ff ff47 	bl	800d018 <_Balloc>
 800d18a:	b940      	cbnz	r0, 800d19e <__s2b+0x36>
 800d18c:	4602      	mov	r2, r0
 800d18e:	4b19      	ldr	r3, [pc, #100]	; (800d1f4 <__s2b+0x8c>)
 800d190:	4819      	ldr	r0, [pc, #100]	; (800d1f8 <__s2b+0x90>)
 800d192:	21ce      	movs	r1, #206	; 0xce
 800d194:	f7fe f9cc 	bl	800b530 <__assert_func>
 800d198:	0052      	lsls	r2, r2, #1
 800d19a:	3101      	adds	r1, #1
 800d19c:	e7f0      	b.n	800d180 <__s2b+0x18>
 800d19e:	9b08      	ldr	r3, [sp, #32]
 800d1a0:	6143      	str	r3, [r0, #20]
 800d1a2:	2d09      	cmp	r5, #9
 800d1a4:	f04f 0301 	mov.w	r3, #1
 800d1a8:	6103      	str	r3, [r0, #16]
 800d1aa:	dd16      	ble.n	800d1da <__s2b+0x72>
 800d1ac:	f104 0909 	add.w	r9, r4, #9
 800d1b0:	46c8      	mov	r8, r9
 800d1b2:	442c      	add	r4, r5
 800d1b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d1b8:	4601      	mov	r1, r0
 800d1ba:	3b30      	subs	r3, #48	; 0x30
 800d1bc:	220a      	movs	r2, #10
 800d1be:	4630      	mov	r0, r6
 800d1c0:	f7ff ff8c 	bl	800d0dc <__multadd>
 800d1c4:	45a0      	cmp	r8, r4
 800d1c6:	d1f5      	bne.n	800d1b4 <__s2b+0x4c>
 800d1c8:	f1a5 0408 	sub.w	r4, r5, #8
 800d1cc:	444c      	add	r4, r9
 800d1ce:	1b2d      	subs	r5, r5, r4
 800d1d0:	1963      	adds	r3, r4, r5
 800d1d2:	42bb      	cmp	r3, r7
 800d1d4:	db04      	blt.n	800d1e0 <__s2b+0x78>
 800d1d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1da:	340a      	adds	r4, #10
 800d1dc:	2509      	movs	r5, #9
 800d1de:	e7f6      	b.n	800d1ce <__s2b+0x66>
 800d1e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d1e4:	4601      	mov	r1, r0
 800d1e6:	3b30      	subs	r3, #48	; 0x30
 800d1e8:	220a      	movs	r2, #10
 800d1ea:	4630      	mov	r0, r6
 800d1ec:	f7ff ff76 	bl	800d0dc <__multadd>
 800d1f0:	e7ee      	b.n	800d1d0 <__s2b+0x68>
 800d1f2:	bf00      	nop
 800d1f4:	0800efbe 	.word	0x0800efbe
 800d1f8:	0800f0ac 	.word	0x0800f0ac

0800d1fc <__hi0bits>:
 800d1fc:	0c03      	lsrs	r3, r0, #16
 800d1fe:	041b      	lsls	r3, r3, #16
 800d200:	b9d3      	cbnz	r3, 800d238 <__hi0bits+0x3c>
 800d202:	0400      	lsls	r0, r0, #16
 800d204:	2310      	movs	r3, #16
 800d206:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d20a:	bf04      	itt	eq
 800d20c:	0200      	lsleq	r0, r0, #8
 800d20e:	3308      	addeq	r3, #8
 800d210:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d214:	bf04      	itt	eq
 800d216:	0100      	lsleq	r0, r0, #4
 800d218:	3304      	addeq	r3, #4
 800d21a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d21e:	bf04      	itt	eq
 800d220:	0080      	lsleq	r0, r0, #2
 800d222:	3302      	addeq	r3, #2
 800d224:	2800      	cmp	r0, #0
 800d226:	db05      	blt.n	800d234 <__hi0bits+0x38>
 800d228:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d22c:	f103 0301 	add.w	r3, r3, #1
 800d230:	bf08      	it	eq
 800d232:	2320      	moveq	r3, #32
 800d234:	4618      	mov	r0, r3
 800d236:	4770      	bx	lr
 800d238:	2300      	movs	r3, #0
 800d23a:	e7e4      	b.n	800d206 <__hi0bits+0xa>

0800d23c <__lo0bits>:
 800d23c:	6803      	ldr	r3, [r0, #0]
 800d23e:	f013 0207 	ands.w	r2, r3, #7
 800d242:	4601      	mov	r1, r0
 800d244:	d00b      	beq.n	800d25e <__lo0bits+0x22>
 800d246:	07da      	lsls	r2, r3, #31
 800d248:	d423      	bmi.n	800d292 <__lo0bits+0x56>
 800d24a:	0798      	lsls	r0, r3, #30
 800d24c:	bf49      	itett	mi
 800d24e:	085b      	lsrmi	r3, r3, #1
 800d250:	089b      	lsrpl	r3, r3, #2
 800d252:	2001      	movmi	r0, #1
 800d254:	600b      	strmi	r3, [r1, #0]
 800d256:	bf5c      	itt	pl
 800d258:	600b      	strpl	r3, [r1, #0]
 800d25a:	2002      	movpl	r0, #2
 800d25c:	4770      	bx	lr
 800d25e:	b298      	uxth	r0, r3
 800d260:	b9a8      	cbnz	r0, 800d28e <__lo0bits+0x52>
 800d262:	0c1b      	lsrs	r3, r3, #16
 800d264:	2010      	movs	r0, #16
 800d266:	b2da      	uxtb	r2, r3
 800d268:	b90a      	cbnz	r2, 800d26e <__lo0bits+0x32>
 800d26a:	3008      	adds	r0, #8
 800d26c:	0a1b      	lsrs	r3, r3, #8
 800d26e:	071a      	lsls	r2, r3, #28
 800d270:	bf04      	itt	eq
 800d272:	091b      	lsreq	r3, r3, #4
 800d274:	3004      	addeq	r0, #4
 800d276:	079a      	lsls	r2, r3, #30
 800d278:	bf04      	itt	eq
 800d27a:	089b      	lsreq	r3, r3, #2
 800d27c:	3002      	addeq	r0, #2
 800d27e:	07da      	lsls	r2, r3, #31
 800d280:	d403      	bmi.n	800d28a <__lo0bits+0x4e>
 800d282:	085b      	lsrs	r3, r3, #1
 800d284:	f100 0001 	add.w	r0, r0, #1
 800d288:	d005      	beq.n	800d296 <__lo0bits+0x5a>
 800d28a:	600b      	str	r3, [r1, #0]
 800d28c:	4770      	bx	lr
 800d28e:	4610      	mov	r0, r2
 800d290:	e7e9      	b.n	800d266 <__lo0bits+0x2a>
 800d292:	2000      	movs	r0, #0
 800d294:	4770      	bx	lr
 800d296:	2020      	movs	r0, #32
 800d298:	4770      	bx	lr
	...

0800d29c <__i2b>:
 800d29c:	b510      	push	{r4, lr}
 800d29e:	460c      	mov	r4, r1
 800d2a0:	2101      	movs	r1, #1
 800d2a2:	f7ff feb9 	bl	800d018 <_Balloc>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	b928      	cbnz	r0, 800d2b6 <__i2b+0x1a>
 800d2aa:	4b05      	ldr	r3, [pc, #20]	; (800d2c0 <__i2b+0x24>)
 800d2ac:	4805      	ldr	r0, [pc, #20]	; (800d2c4 <__i2b+0x28>)
 800d2ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d2b2:	f7fe f93d 	bl	800b530 <__assert_func>
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	6144      	str	r4, [r0, #20]
 800d2ba:	6103      	str	r3, [r0, #16]
 800d2bc:	bd10      	pop	{r4, pc}
 800d2be:	bf00      	nop
 800d2c0:	0800efbe 	.word	0x0800efbe
 800d2c4:	0800f0ac 	.word	0x0800f0ac

0800d2c8 <__multiply>:
 800d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2cc:	4691      	mov	r9, r2
 800d2ce:	690a      	ldr	r2, [r1, #16]
 800d2d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	bfb8      	it	lt
 800d2d8:	460b      	movlt	r3, r1
 800d2da:	460c      	mov	r4, r1
 800d2dc:	bfbc      	itt	lt
 800d2de:	464c      	movlt	r4, r9
 800d2e0:	4699      	movlt	r9, r3
 800d2e2:	6927      	ldr	r7, [r4, #16]
 800d2e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d2e8:	68a3      	ldr	r3, [r4, #8]
 800d2ea:	6861      	ldr	r1, [r4, #4]
 800d2ec:	eb07 060a 	add.w	r6, r7, sl
 800d2f0:	42b3      	cmp	r3, r6
 800d2f2:	b085      	sub	sp, #20
 800d2f4:	bfb8      	it	lt
 800d2f6:	3101      	addlt	r1, #1
 800d2f8:	f7ff fe8e 	bl	800d018 <_Balloc>
 800d2fc:	b930      	cbnz	r0, 800d30c <__multiply+0x44>
 800d2fe:	4602      	mov	r2, r0
 800d300:	4b44      	ldr	r3, [pc, #272]	; (800d414 <__multiply+0x14c>)
 800d302:	4845      	ldr	r0, [pc, #276]	; (800d418 <__multiply+0x150>)
 800d304:	f240 115d 	movw	r1, #349	; 0x15d
 800d308:	f7fe f912 	bl	800b530 <__assert_func>
 800d30c:	f100 0514 	add.w	r5, r0, #20
 800d310:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d314:	462b      	mov	r3, r5
 800d316:	2200      	movs	r2, #0
 800d318:	4543      	cmp	r3, r8
 800d31a:	d321      	bcc.n	800d360 <__multiply+0x98>
 800d31c:	f104 0314 	add.w	r3, r4, #20
 800d320:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d324:	f109 0314 	add.w	r3, r9, #20
 800d328:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d32c:	9202      	str	r2, [sp, #8]
 800d32e:	1b3a      	subs	r2, r7, r4
 800d330:	3a15      	subs	r2, #21
 800d332:	f022 0203 	bic.w	r2, r2, #3
 800d336:	3204      	adds	r2, #4
 800d338:	f104 0115 	add.w	r1, r4, #21
 800d33c:	428f      	cmp	r7, r1
 800d33e:	bf38      	it	cc
 800d340:	2204      	movcc	r2, #4
 800d342:	9201      	str	r2, [sp, #4]
 800d344:	9a02      	ldr	r2, [sp, #8]
 800d346:	9303      	str	r3, [sp, #12]
 800d348:	429a      	cmp	r2, r3
 800d34a:	d80c      	bhi.n	800d366 <__multiply+0x9e>
 800d34c:	2e00      	cmp	r6, #0
 800d34e:	dd03      	ble.n	800d358 <__multiply+0x90>
 800d350:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d354:	2b00      	cmp	r3, #0
 800d356:	d05a      	beq.n	800d40e <__multiply+0x146>
 800d358:	6106      	str	r6, [r0, #16]
 800d35a:	b005      	add	sp, #20
 800d35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d360:	f843 2b04 	str.w	r2, [r3], #4
 800d364:	e7d8      	b.n	800d318 <__multiply+0x50>
 800d366:	f8b3 a000 	ldrh.w	sl, [r3]
 800d36a:	f1ba 0f00 	cmp.w	sl, #0
 800d36e:	d024      	beq.n	800d3ba <__multiply+0xf2>
 800d370:	f104 0e14 	add.w	lr, r4, #20
 800d374:	46a9      	mov	r9, r5
 800d376:	f04f 0c00 	mov.w	ip, #0
 800d37a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d37e:	f8d9 1000 	ldr.w	r1, [r9]
 800d382:	fa1f fb82 	uxth.w	fp, r2
 800d386:	b289      	uxth	r1, r1
 800d388:	fb0a 110b 	mla	r1, sl, fp, r1
 800d38c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d390:	f8d9 2000 	ldr.w	r2, [r9]
 800d394:	4461      	add	r1, ip
 800d396:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d39a:	fb0a c20b 	mla	r2, sl, fp, ip
 800d39e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d3a2:	b289      	uxth	r1, r1
 800d3a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3a8:	4577      	cmp	r7, lr
 800d3aa:	f849 1b04 	str.w	r1, [r9], #4
 800d3ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3b2:	d8e2      	bhi.n	800d37a <__multiply+0xb2>
 800d3b4:	9a01      	ldr	r2, [sp, #4]
 800d3b6:	f845 c002 	str.w	ip, [r5, r2]
 800d3ba:	9a03      	ldr	r2, [sp, #12]
 800d3bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d3c0:	3304      	adds	r3, #4
 800d3c2:	f1b9 0f00 	cmp.w	r9, #0
 800d3c6:	d020      	beq.n	800d40a <__multiply+0x142>
 800d3c8:	6829      	ldr	r1, [r5, #0]
 800d3ca:	f104 0c14 	add.w	ip, r4, #20
 800d3ce:	46ae      	mov	lr, r5
 800d3d0:	f04f 0a00 	mov.w	sl, #0
 800d3d4:	f8bc b000 	ldrh.w	fp, [ip]
 800d3d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d3dc:	fb09 220b 	mla	r2, r9, fp, r2
 800d3e0:	4492      	add	sl, r2
 800d3e2:	b289      	uxth	r1, r1
 800d3e4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d3e8:	f84e 1b04 	str.w	r1, [lr], #4
 800d3ec:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d3f0:	f8be 1000 	ldrh.w	r1, [lr]
 800d3f4:	0c12      	lsrs	r2, r2, #16
 800d3f6:	fb09 1102 	mla	r1, r9, r2, r1
 800d3fa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d3fe:	4567      	cmp	r7, ip
 800d400:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d404:	d8e6      	bhi.n	800d3d4 <__multiply+0x10c>
 800d406:	9a01      	ldr	r2, [sp, #4]
 800d408:	50a9      	str	r1, [r5, r2]
 800d40a:	3504      	adds	r5, #4
 800d40c:	e79a      	b.n	800d344 <__multiply+0x7c>
 800d40e:	3e01      	subs	r6, #1
 800d410:	e79c      	b.n	800d34c <__multiply+0x84>
 800d412:	bf00      	nop
 800d414:	0800efbe 	.word	0x0800efbe
 800d418:	0800f0ac 	.word	0x0800f0ac

0800d41c <__pow5mult>:
 800d41c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d420:	4615      	mov	r5, r2
 800d422:	f012 0203 	ands.w	r2, r2, #3
 800d426:	4606      	mov	r6, r0
 800d428:	460f      	mov	r7, r1
 800d42a:	d007      	beq.n	800d43c <__pow5mult+0x20>
 800d42c:	4c25      	ldr	r4, [pc, #148]	; (800d4c4 <__pow5mult+0xa8>)
 800d42e:	3a01      	subs	r2, #1
 800d430:	2300      	movs	r3, #0
 800d432:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d436:	f7ff fe51 	bl	800d0dc <__multadd>
 800d43a:	4607      	mov	r7, r0
 800d43c:	10ad      	asrs	r5, r5, #2
 800d43e:	d03d      	beq.n	800d4bc <__pow5mult+0xa0>
 800d440:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d442:	b97c      	cbnz	r4, 800d464 <__pow5mult+0x48>
 800d444:	2010      	movs	r0, #16
 800d446:	f7fb fbdb 	bl	8008c00 <malloc>
 800d44a:	4602      	mov	r2, r0
 800d44c:	6270      	str	r0, [r6, #36]	; 0x24
 800d44e:	b928      	cbnz	r0, 800d45c <__pow5mult+0x40>
 800d450:	4b1d      	ldr	r3, [pc, #116]	; (800d4c8 <__pow5mult+0xac>)
 800d452:	481e      	ldr	r0, [pc, #120]	; (800d4cc <__pow5mult+0xb0>)
 800d454:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d458:	f7fe f86a 	bl	800b530 <__assert_func>
 800d45c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d460:	6004      	str	r4, [r0, #0]
 800d462:	60c4      	str	r4, [r0, #12]
 800d464:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d468:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d46c:	b94c      	cbnz	r4, 800d482 <__pow5mult+0x66>
 800d46e:	f240 2171 	movw	r1, #625	; 0x271
 800d472:	4630      	mov	r0, r6
 800d474:	f7ff ff12 	bl	800d29c <__i2b>
 800d478:	2300      	movs	r3, #0
 800d47a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d47e:	4604      	mov	r4, r0
 800d480:	6003      	str	r3, [r0, #0]
 800d482:	f04f 0900 	mov.w	r9, #0
 800d486:	07eb      	lsls	r3, r5, #31
 800d488:	d50a      	bpl.n	800d4a0 <__pow5mult+0x84>
 800d48a:	4639      	mov	r1, r7
 800d48c:	4622      	mov	r2, r4
 800d48e:	4630      	mov	r0, r6
 800d490:	f7ff ff1a 	bl	800d2c8 <__multiply>
 800d494:	4639      	mov	r1, r7
 800d496:	4680      	mov	r8, r0
 800d498:	4630      	mov	r0, r6
 800d49a:	f7ff fdfd 	bl	800d098 <_Bfree>
 800d49e:	4647      	mov	r7, r8
 800d4a0:	106d      	asrs	r5, r5, #1
 800d4a2:	d00b      	beq.n	800d4bc <__pow5mult+0xa0>
 800d4a4:	6820      	ldr	r0, [r4, #0]
 800d4a6:	b938      	cbnz	r0, 800d4b8 <__pow5mult+0x9c>
 800d4a8:	4622      	mov	r2, r4
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4630      	mov	r0, r6
 800d4ae:	f7ff ff0b 	bl	800d2c8 <__multiply>
 800d4b2:	6020      	str	r0, [r4, #0]
 800d4b4:	f8c0 9000 	str.w	r9, [r0]
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	e7e4      	b.n	800d486 <__pow5mult+0x6a>
 800d4bc:	4638      	mov	r0, r7
 800d4be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4c2:	bf00      	nop
 800d4c4:	0800f1f8 	.word	0x0800f1f8
 800d4c8:	0800eb6c 	.word	0x0800eb6c
 800d4cc:	0800f0ac 	.word	0x0800f0ac

0800d4d0 <__lshift>:
 800d4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	6849      	ldr	r1, [r1, #4]
 800d4d8:	6923      	ldr	r3, [r4, #16]
 800d4da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4de:	68a3      	ldr	r3, [r4, #8]
 800d4e0:	4607      	mov	r7, r0
 800d4e2:	4691      	mov	r9, r2
 800d4e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4e8:	f108 0601 	add.w	r6, r8, #1
 800d4ec:	42b3      	cmp	r3, r6
 800d4ee:	db0b      	blt.n	800d508 <__lshift+0x38>
 800d4f0:	4638      	mov	r0, r7
 800d4f2:	f7ff fd91 	bl	800d018 <_Balloc>
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	b948      	cbnz	r0, 800d50e <__lshift+0x3e>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	4b2a      	ldr	r3, [pc, #168]	; (800d5a8 <__lshift+0xd8>)
 800d4fe:	482b      	ldr	r0, [pc, #172]	; (800d5ac <__lshift+0xdc>)
 800d500:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d504:	f7fe f814 	bl	800b530 <__assert_func>
 800d508:	3101      	adds	r1, #1
 800d50a:	005b      	lsls	r3, r3, #1
 800d50c:	e7ee      	b.n	800d4ec <__lshift+0x1c>
 800d50e:	2300      	movs	r3, #0
 800d510:	f100 0114 	add.w	r1, r0, #20
 800d514:	f100 0210 	add.w	r2, r0, #16
 800d518:	4618      	mov	r0, r3
 800d51a:	4553      	cmp	r3, sl
 800d51c:	db37      	blt.n	800d58e <__lshift+0xbe>
 800d51e:	6920      	ldr	r0, [r4, #16]
 800d520:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d524:	f104 0314 	add.w	r3, r4, #20
 800d528:	f019 091f 	ands.w	r9, r9, #31
 800d52c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d530:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d534:	d02f      	beq.n	800d596 <__lshift+0xc6>
 800d536:	f1c9 0e20 	rsb	lr, r9, #32
 800d53a:	468a      	mov	sl, r1
 800d53c:	f04f 0c00 	mov.w	ip, #0
 800d540:	681a      	ldr	r2, [r3, #0]
 800d542:	fa02 f209 	lsl.w	r2, r2, r9
 800d546:	ea42 020c 	orr.w	r2, r2, ip
 800d54a:	f84a 2b04 	str.w	r2, [sl], #4
 800d54e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d552:	4298      	cmp	r0, r3
 800d554:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d558:	d8f2      	bhi.n	800d540 <__lshift+0x70>
 800d55a:	1b03      	subs	r3, r0, r4
 800d55c:	3b15      	subs	r3, #21
 800d55e:	f023 0303 	bic.w	r3, r3, #3
 800d562:	3304      	adds	r3, #4
 800d564:	f104 0215 	add.w	r2, r4, #21
 800d568:	4290      	cmp	r0, r2
 800d56a:	bf38      	it	cc
 800d56c:	2304      	movcc	r3, #4
 800d56e:	f841 c003 	str.w	ip, [r1, r3]
 800d572:	f1bc 0f00 	cmp.w	ip, #0
 800d576:	d001      	beq.n	800d57c <__lshift+0xac>
 800d578:	f108 0602 	add.w	r6, r8, #2
 800d57c:	3e01      	subs	r6, #1
 800d57e:	4638      	mov	r0, r7
 800d580:	612e      	str	r6, [r5, #16]
 800d582:	4621      	mov	r1, r4
 800d584:	f7ff fd88 	bl	800d098 <_Bfree>
 800d588:	4628      	mov	r0, r5
 800d58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d592:	3301      	adds	r3, #1
 800d594:	e7c1      	b.n	800d51a <__lshift+0x4a>
 800d596:	3904      	subs	r1, #4
 800d598:	f853 2b04 	ldr.w	r2, [r3], #4
 800d59c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5a0:	4298      	cmp	r0, r3
 800d5a2:	d8f9      	bhi.n	800d598 <__lshift+0xc8>
 800d5a4:	e7ea      	b.n	800d57c <__lshift+0xac>
 800d5a6:	bf00      	nop
 800d5a8:	0800efbe 	.word	0x0800efbe
 800d5ac:	0800f0ac 	.word	0x0800f0ac

0800d5b0 <__mcmp>:
 800d5b0:	b530      	push	{r4, r5, lr}
 800d5b2:	6902      	ldr	r2, [r0, #16]
 800d5b4:	690c      	ldr	r4, [r1, #16]
 800d5b6:	1b12      	subs	r2, r2, r4
 800d5b8:	d10e      	bne.n	800d5d8 <__mcmp+0x28>
 800d5ba:	f100 0314 	add.w	r3, r0, #20
 800d5be:	3114      	adds	r1, #20
 800d5c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d5c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d5c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d5cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d5d0:	42a5      	cmp	r5, r4
 800d5d2:	d003      	beq.n	800d5dc <__mcmp+0x2c>
 800d5d4:	d305      	bcc.n	800d5e2 <__mcmp+0x32>
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	4610      	mov	r0, r2
 800d5da:	bd30      	pop	{r4, r5, pc}
 800d5dc:	4283      	cmp	r3, r0
 800d5de:	d3f3      	bcc.n	800d5c8 <__mcmp+0x18>
 800d5e0:	e7fa      	b.n	800d5d8 <__mcmp+0x28>
 800d5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e6:	e7f7      	b.n	800d5d8 <__mcmp+0x28>

0800d5e8 <__mdiff>:
 800d5e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	4606      	mov	r6, r0
 800d5f0:	4611      	mov	r1, r2
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	4690      	mov	r8, r2
 800d5f6:	f7ff ffdb 	bl	800d5b0 <__mcmp>
 800d5fa:	1e05      	subs	r5, r0, #0
 800d5fc:	d110      	bne.n	800d620 <__mdiff+0x38>
 800d5fe:	4629      	mov	r1, r5
 800d600:	4630      	mov	r0, r6
 800d602:	f7ff fd09 	bl	800d018 <_Balloc>
 800d606:	b930      	cbnz	r0, 800d616 <__mdiff+0x2e>
 800d608:	4b3a      	ldr	r3, [pc, #232]	; (800d6f4 <__mdiff+0x10c>)
 800d60a:	4602      	mov	r2, r0
 800d60c:	f240 2132 	movw	r1, #562	; 0x232
 800d610:	4839      	ldr	r0, [pc, #228]	; (800d6f8 <__mdiff+0x110>)
 800d612:	f7fd ff8d 	bl	800b530 <__assert_func>
 800d616:	2301      	movs	r3, #1
 800d618:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d61c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d620:	bfa4      	itt	ge
 800d622:	4643      	movge	r3, r8
 800d624:	46a0      	movge	r8, r4
 800d626:	4630      	mov	r0, r6
 800d628:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d62c:	bfa6      	itte	ge
 800d62e:	461c      	movge	r4, r3
 800d630:	2500      	movge	r5, #0
 800d632:	2501      	movlt	r5, #1
 800d634:	f7ff fcf0 	bl	800d018 <_Balloc>
 800d638:	b920      	cbnz	r0, 800d644 <__mdiff+0x5c>
 800d63a:	4b2e      	ldr	r3, [pc, #184]	; (800d6f4 <__mdiff+0x10c>)
 800d63c:	4602      	mov	r2, r0
 800d63e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d642:	e7e5      	b.n	800d610 <__mdiff+0x28>
 800d644:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d648:	6926      	ldr	r6, [r4, #16]
 800d64a:	60c5      	str	r5, [r0, #12]
 800d64c:	f104 0914 	add.w	r9, r4, #20
 800d650:	f108 0514 	add.w	r5, r8, #20
 800d654:	f100 0e14 	add.w	lr, r0, #20
 800d658:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d65c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d660:	f108 0210 	add.w	r2, r8, #16
 800d664:	46f2      	mov	sl, lr
 800d666:	2100      	movs	r1, #0
 800d668:	f859 3b04 	ldr.w	r3, [r9], #4
 800d66c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d670:	fa1f f883 	uxth.w	r8, r3
 800d674:	fa11 f18b 	uxtah	r1, r1, fp
 800d678:	0c1b      	lsrs	r3, r3, #16
 800d67a:	eba1 0808 	sub.w	r8, r1, r8
 800d67e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d682:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d686:	fa1f f888 	uxth.w	r8, r8
 800d68a:	1419      	asrs	r1, r3, #16
 800d68c:	454e      	cmp	r6, r9
 800d68e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d692:	f84a 3b04 	str.w	r3, [sl], #4
 800d696:	d8e7      	bhi.n	800d668 <__mdiff+0x80>
 800d698:	1b33      	subs	r3, r6, r4
 800d69a:	3b15      	subs	r3, #21
 800d69c:	f023 0303 	bic.w	r3, r3, #3
 800d6a0:	3304      	adds	r3, #4
 800d6a2:	3415      	adds	r4, #21
 800d6a4:	42a6      	cmp	r6, r4
 800d6a6:	bf38      	it	cc
 800d6a8:	2304      	movcc	r3, #4
 800d6aa:	441d      	add	r5, r3
 800d6ac:	4473      	add	r3, lr
 800d6ae:	469e      	mov	lr, r3
 800d6b0:	462e      	mov	r6, r5
 800d6b2:	4566      	cmp	r6, ip
 800d6b4:	d30e      	bcc.n	800d6d4 <__mdiff+0xec>
 800d6b6:	f10c 0203 	add.w	r2, ip, #3
 800d6ba:	1b52      	subs	r2, r2, r5
 800d6bc:	f022 0203 	bic.w	r2, r2, #3
 800d6c0:	3d03      	subs	r5, #3
 800d6c2:	45ac      	cmp	ip, r5
 800d6c4:	bf38      	it	cc
 800d6c6:	2200      	movcc	r2, #0
 800d6c8:	441a      	add	r2, r3
 800d6ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d6ce:	b17b      	cbz	r3, 800d6f0 <__mdiff+0x108>
 800d6d0:	6107      	str	r7, [r0, #16]
 800d6d2:	e7a3      	b.n	800d61c <__mdiff+0x34>
 800d6d4:	f856 8b04 	ldr.w	r8, [r6], #4
 800d6d8:	fa11 f288 	uxtah	r2, r1, r8
 800d6dc:	1414      	asrs	r4, r2, #16
 800d6de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d6e2:	b292      	uxth	r2, r2
 800d6e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d6e8:	f84e 2b04 	str.w	r2, [lr], #4
 800d6ec:	1421      	asrs	r1, r4, #16
 800d6ee:	e7e0      	b.n	800d6b2 <__mdiff+0xca>
 800d6f0:	3f01      	subs	r7, #1
 800d6f2:	e7ea      	b.n	800d6ca <__mdiff+0xe2>
 800d6f4:	0800efbe 	.word	0x0800efbe
 800d6f8:	0800f0ac 	.word	0x0800f0ac

0800d6fc <__ulp>:
 800d6fc:	b082      	sub	sp, #8
 800d6fe:	ed8d 0b00 	vstr	d0, [sp]
 800d702:	9b01      	ldr	r3, [sp, #4]
 800d704:	4912      	ldr	r1, [pc, #72]	; (800d750 <__ulp+0x54>)
 800d706:	4019      	ands	r1, r3
 800d708:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d70c:	2900      	cmp	r1, #0
 800d70e:	dd05      	ble.n	800d71c <__ulp+0x20>
 800d710:	2200      	movs	r2, #0
 800d712:	460b      	mov	r3, r1
 800d714:	ec43 2b10 	vmov	d0, r2, r3
 800d718:	b002      	add	sp, #8
 800d71a:	4770      	bx	lr
 800d71c:	4249      	negs	r1, r1
 800d71e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d722:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d726:	f04f 0200 	mov.w	r2, #0
 800d72a:	f04f 0300 	mov.w	r3, #0
 800d72e:	da04      	bge.n	800d73a <__ulp+0x3e>
 800d730:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d734:	fa41 f300 	asr.w	r3, r1, r0
 800d738:	e7ec      	b.n	800d714 <__ulp+0x18>
 800d73a:	f1a0 0114 	sub.w	r1, r0, #20
 800d73e:	291e      	cmp	r1, #30
 800d740:	bfda      	itte	le
 800d742:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d746:	fa20 f101 	lsrle.w	r1, r0, r1
 800d74a:	2101      	movgt	r1, #1
 800d74c:	460a      	mov	r2, r1
 800d74e:	e7e1      	b.n	800d714 <__ulp+0x18>
 800d750:	7ff00000 	.word	0x7ff00000

0800d754 <__b2d>:
 800d754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d756:	6905      	ldr	r5, [r0, #16]
 800d758:	f100 0714 	add.w	r7, r0, #20
 800d75c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d760:	1f2e      	subs	r6, r5, #4
 800d762:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d766:	4620      	mov	r0, r4
 800d768:	f7ff fd48 	bl	800d1fc <__hi0bits>
 800d76c:	f1c0 0320 	rsb	r3, r0, #32
 800d770:	280a      	cmp	r0, #10
 800d772:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d7f0 <__b2d+0x9c>
 800d776:	600b      	str	r3, [r1, #0]
 800d778:	dc14      	bgt.n	800d7a4 <__b2d+0x50>
 800d77a:	f1c0 0e0b 	rsb	lr, r0, #11
 800d77e:	fa24 f10e 	lsr.w	r1, r4, lr
 800d782:	42b7      	cmp	r7, r6
 800d784:	ea41 030c 	orr.w	r3, r1, ip
 800d788:	bf34      	ite	cc
 800d78a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d78e:	2100      	movcs	r1, #0
 800d790:	3015      	adds	r0, #21
 800d792:	fa04 f000 	lsl.w	r0, r4, r0
 800d796:	fa21 f10e 	lsr.w	r1, r1, lr
 800d79a:	ea40 0201 	orr.w	r2, r0, r1
 800d79e:	ec43 2b10 	vmov	d0, r2, r3
 800d7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7a4:	42b7      	cmp	r7, r6
 800d7a6:	bf3a      	itte	cc
 800d7a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d7ac:	f1a5 0608 	subcc.w	r6, r5, #8
 800d7b0:	2100      	movcs	r1, #0
 800d7b2:	380b      	subs	r0, #11
 800d7b4:	d017      	beq.n	800d7e6 <__b2d+0x92>
 800d7b6:	f1c0 0c20 	rsb	ip, r0, #32
 800d7ba:	fa04 f500 	lsl.w	r5, r4, r0
 800d7be:	42be      	cmp	r6, r7
 800d7c0:	fa21 f40c 	lsr.w	r4, r1, ip
 800d7c4:	ea45 0504 	orr.w	r5, r5, r4
 800d7c8:	bf8c      	ite	hi
 800d7ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d7ce:	2400      	movls	r4, #0
 800d7d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d7d4:	fa01 f000 	lsl.w	r0, r1, r0
 800d7d8:	fa24 f40c 	lsr.w	r4, r4, ip
 800d7dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d7e0:	ea40 0204 	orr.w	r2, r0, r4
 800d7e4:	e7db      	b.n	800d79e <__b2d+0x4a>
 800d7e6:	ea44 030c 	orr.w	r3, r4, ip
 800d7ea:	460a      	mov	r2, r1
 800d7ec:	e7d7      	b.n	800d79e <__b2d+0x4a>
 800d7ee:	bf00      	nop
 800d7f0:	3ff00000 	.word	0x3ff00000

0800d7f4 <__d2b>:
 800d7f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d7f8:	4689      	mov	r9, r1
 800d7fa:	2101      	movs	r1, #1
 800d7fc:	ec57 6b10 	vmov	r6, r7, d0
 800d800:	4690      	mov	r8, r2
 800d802:	f7ff fc09 	bl	800d018 <_Balloc>
 800d806:	4604      	mov	r4, r0
 800d808:	b930      	cbnz	r0, 800d818 <__d2b+0x24>
 800d80a:	4602      	mov	r2, r0
 800d80c:	4b25      	ldr	r3, [pc, #148]	; (800d8a4 <__d2b+0xb0>)
 800d80e:	4826      	ldr	r0, [pc, #152]	; (800d8a8 <__d2b+0xb4>)
 800d810:	f240 310a 	movw	r1, #778	; 0x30a
 800d814:	f7fd fe8c 	bl	800b530 <__assert_func>
 800d818:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d81c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d820:	bb35      	cbnz	r5, 800d870 <__d2b+0x7c>
 800d822:	2e00      	cmp	r6, #0
 800d824:	9301      	str	r3, [sp, #4]
 800d826:	d028      	beq.n	800d87a <__d2b+0x86>
 800d828:	4668      	mov	r0, sp
 800d82a:	9600      	str	r6, [sp, #0]
 800d82c:	f7ff fd06 	bl	800d23c <__lo0bits>
 800d830:	9900      	ldr	r1, [sp, #0]
 800d832:	b300      	cbz	r0, 800d876 <__d2b+0x82>
 800d834:	9a01      	ldr	r2, [sp, #4]
 800d836:	f1c0 0320 	rsb	r3, r0, #32
 800d83a:	fa02 f303 	lsl.w	r3, r2, r3
 800d83e:	430b      	orrs	r3, r1
 800d840:	40c2      	lsrs	r2, r0
 800d842:	6163      	str	r3, [r4, #20]
 800d844:	9201      	str	r2, [sp, #4]
 800d846:	9b01      	ldr	r3, [sp, #4]
 800d848:	61a3      	str	r3, [r4, #24]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	bf14      	ite	ne
 800d84e:	2202      	movne	r2, #2
 800d850:	2201      	moveq	r2, #1
 800d852:	6122      	str	r2, [r4, #16]
 800d854:	b1d5      	cbz	r5, 800d88c <__d2b+0x98>
 800d856:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d85a:	4405      	add	r5, r0
 800d85c:	f8c9 5000 	str.w	r5, [r9]
 800d860:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d864:	f8c8 0000 	str.w	r0, [r8]
 800d868:	4620      	mov	r0, r4
 800d86a:	b003      	add	sp, #12
 800d86c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d870:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d874:	e7d5      	b.n	800d822 <__d2b+0x2e>
 800d876:	6161      	str	r1, [r4, #20]
 800d878:	e7e5      	b.n	800d846 <__d2b+0x52>
 800d87a:	a801      	add	r0, sp, #4
 800d87c:	f7ff fcde 	bl	800d23c <__lo0bits>
 800d880:	9b01      	ldr	r3, [sp, #4]
 800d882:	6163      	str	r3, [r4, #20]
 800d884:	2201      	movs	r2, #1
 800d886:	6122      	str	r2, [r4, #16]
 800d888:	3020      	adds	r0, #32
 800d88a:	e7e3      	b.n	800d854 <__d2b+0x60>
 800d88c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d890:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d894:	f8c9 0000 	str.w	r0, [r9]
 800d898:	6918      	ldr	r0, [r3, #16]
 800d89a:	f7ff fcaf 	bl	800d1fc <__hi0bits>
 800d89e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8a2:	e7df      	b.n	800d864 <__d2b+0x70>
 800d8a4:	0800efbe 	.word	0x0800efbe
 800d8a8:	0800f0ac 	.word	0x0800f0ac

0800d8ac <__ratio>:
 800d8ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b0:	4688      	mov	r8, r1
 800d8b2:	4669      	mov	r1, sp
 800d8b4:	4681      	mov	r9, r0
 800d8b6:	f7ff ff4d 	bl	800d754 <__b2d>
 800d8ba:	a901      	add	r1, sp, #4
 800d8bc:	4640      	mov	r0, r8
 800d8be:	ec55 4b10 	vmov	r4, r5, d0
 800d8c2:	f7ff ff47 	bl	800d754 <__b2d>
 800d8c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d8ce:	eba3 0c02 	sub.w	ip, r3, r2
 800d8d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d8d6:	1a9b      	subs	r3, r3, r2
 800d8d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d8dc:	ec51 0b10 	vmov	r0, r1, d0
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	bfd6      	itet	le
 800d8e4:	460a      	movle	r2, r1
 800d8e6:	462a      	movgt	r2, r5
 800d8e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d8ec:	468b      	mov	fp, r1
 800d8ee:	462f      	mov	r7, r5
 800d8f0:	bfd4      	ite	le
 800d8f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d8f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	ee10 2a10 	vmov	r2, s0
 800d900:	465b      	mov	r3, fp
 800d902:	4639      	mov	r1, r7
 800d904:	f7f2 ffac 	bl	8000860 <__aeabi_ddiv>
 800d908:	ec41 0b10 	vmov	d0, r0, r1
 800d90c:	b003      	add	sp, #12
 800d90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d912 <__copybits>:
 800d912:	3901      	subs	r1, #1
 800d914:	b570      	push	{r4, r5, r6, lr}
 800d916:	1149      	asrs	r1, r1, #5
 800d918:	6914      	ldr	r4, [r2, #16]
 800d91a:	3101      	adds	r1, #1
 800d91c:	f102 0314 	add.w	r3, r2, #20
 800d920:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d924:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d928:	1f05      	subs	r5, r0, #4
 800d92a:	42a3      	cmp	r3, r4
 800d92c:	d30c      	bcc.n	800d948 <__copybits+0x36>
 800d92e:	1aa3      	subs	r3, r4, r2
 800d930:	3b11      	subs	r3, #17
 800d932:	f023 0303 	bic.w	r3, r3, #3
 800d936:	3211      	adds	r2, #17
 800d938:	42a2      	cmp	r2, r4
 800d93a:	bf88      	it	hi
 800d93c:	2300      	movhi	r3, #0
 800d93e:	4418      	add	r0, r3
 800d940:	2300      	movs	r3, #0
 800d942:	4288      	cmp	r0, r1
 800d944:	d305      	bcc.n	800d952 <__copybits+0x40>
 800d946:	bd70      	pop	{r4, r5, r6, pc}
 800d948:	f853 6b04 	ldr.w	r6, [r3], #4
 800d94c:	f845 6f04 	str.w	r6, [r5, #4]!
 800d950:	e7eb      	b.n	800d92a <__copybits+0x18>
 800d952:	f840 3b04 	str.w	r3, [r0], #4
 800d956:	e7f4      	b.n	800d942 <__copybits+0x30>

0800d958 <__any_on>:
 800d958:	f100 0214 	add.w	r2, r0, #20
 800d95c:	6900      	ldr	r0, [r0, #16]
 800d95e:	114b      	asrs	r3, r1, #5
 800d960:	4298      	cmp	r0, r3
 800d962:	b510      	push	{r4, lr}
 800d964:	db11      	blt.n	800d98a <__any_on+0x32>
 800d966:	dd0a      	ble.n	800d97e <__any_on+0x26>
 800d968:	f011 011f 	ands.w	r1, r1, #31
 800d96c:	d007      	beq.n	800d97e <__any_on+0x26>
 800d96e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d972:	fa24 f001 	lsr.w	r0, r4, r1
 800d976:	fa00 f101 	lsl.w	r1, r0, r1
 800d97a:	428c      	cmp	r4, r1
 800d97c:	d10b      	bne.n	800d996 <__any_on+0x3e>
 800d97e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d982:	4293      	cmp	r3, r2
 800d984:	d803      	bhi.n	800d98e <__any_on+0x36>
 800d986:	2000      	movs	r0, #0
 800d988:	bd10      	pop	{r4, pc}
 800d98a:	4603      	mov	r3, r0
 800d98c:	e7f7      	b.n	800d97e <__any_on+0x26>
 800d98e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d992:	2900      	cmp	r1, #0
 800d994:	d0f5      	beq.n	800d982 <__any_on+0x2a>
 800d996:	2001      	movs	r0, #1
 800d998:	e7f6      	b.n	800d988 <__any_on+0x30>

0800d99a <_calloc_r>:
 800d99a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d99c:	fba1 2402 	umull	r2, r4, r1, r2
 800d9a0:	b94c      	cbnz	r4, 800d9b6 <_calloc_r+0x1c>
 800d9a2:	4611      	mov	r1, r2
 800d9a4:	9201      	str	r2, [sp, #4]
 800d9a6:	f7fb fc21 	bl	80091ec <_malloc_r>
 800d9aa:	9a01      	ldr	r2, [sp, #4]
 800d9ac:	4605      	mov	r5, r0
 800d9ae:	b930      	cbnz	r0, 800d9be <_calloc_r+0x24>
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	b003      	add	sp, #12
 800d9b4:	bd30      	pop	{r4, r5, pc}
 800d9b6:	220c      	movs	r2, #12
 800d9b8:	6002      	str	r2, [r0, #0]
 800d9ba:	2500      	movs	r5, #0
 800d9bc:	e7f8      	b.n	800d9b0 <_calloc_r+0x16>
 800d9be:	4621      	mov	r1, r4
 800d9c0:	f7fb f92e 	bl	8008c20 <memset>
 800d9c4:	e7f4      	b.n	800d9b0 <_calloc_r+0x16>

0800d9c6 <__ssputs_r>:
 800d9c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9ca:	688e      	ldr	r6, [r1, #8]
 800d9cc:	429e      	cmp	r6, r3
 800d9ce:	4682      	mov	sl, r0
 800d9d0:	460c      	mov	r4, r1
 800d9d2:	4690      	mov	r8, r2
 800d9d4:	461f      	mov	r7, r3
 800d9d6:	d838      	bhi.n	800da4a <__ssputs_r+0x84>
 800d9d8:	898a      	ldrh	r2, [r1, #12]
 800d9da:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d9de:	d032      	beq.n	800da46 <__ssputs_r+0x80>
 800d9e0:	6825      	ldr	r5, [r4, #0]
 800d9e2:	6909      	ldr	r1, [r1, #16]
 800d9e4:	eba5 0901 	sub.w	r9, r5, r1
 800d9e8:	6965      	ldr	r5, [r4, #20]
 800d9ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	444b      	add	r3, r9
 800d9f6:	106d      	asrs	r5, r5, #1
 800d9f8:	429d      	cmp	r5, r3
 800d9fa:	bf38      	it	cc
 800d9fc:	461d      	movcc	r5, r3
 800d9fe:	0553      	lsls	r3, r2, #21
 800da00:	d531      	bpl.n	800da66 <__ssputs_r+0xa0>
 800da02:	4629      	mov	r1, r5
 800da04:	f7fb fbf2 	bl	80091ec <_malloc_r>
 800da08:	4606      	mov	r6, r0
 800da0a:	b950      	cbnz	r0, 800da22 <__ssputs_r+0x5c>
 800da0c:	230c      	movs	r3, #12
 800da0e:	f8ca 3000 	str.w	r3, [sl]
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	f04f 30ff 	mov.w	r0, #4294967295
 800da1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da22:	6921      	ldr	r1, [r4, #16]
 800da24:	464a      	mov	r2, r9
 800da26:	f7ff fadd 	bl	800cfe4 <memcpy>
 800da2a:	89a3      	ldrh	r3, [r4, #12]
 800da2c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800da30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da34:	81a3      	strh	r3, [r4, #12]
 800da36:	6126      	str	r6, [r4, #16]
 800da38:	6165      	str	r5, [r4, #20]
 800da3a:	444e      	add	r6, r9
 800da3c:	eba5 0509 	sub.w	r5, r5, r9
 800da40:	6026      	str	r6, [r4, #0]
 800da42:	60a5      	str	r5, [r4, #8]
 800da44:	463e      	mov	r6, r7
 800da46:	42be      	cmp	r6, r7
 800da48:	d900      	bls.n	800da4c <__ssputs_r+0x86>
 800da4a:	463e      	mov	r6, r7
 800da4c:	6820      	ldr	r0, [r4, #0]
 800da4e:	4632      	mov	r2, r6
 800da50:	4641      	mov	r1, r8
 800da52:	f000 fbf9 	bl	800e248 <memmove>
 800da56:	68a3      	ldr	r3, [r4, #8]
 800da58:	1b9b      	subs	r3, r3, r6
 800da5a:	60a3      	str	r3, [r4, #8]
 800da5c:	6823      	ldr	r3, [r4, #0]
 800da5e:	4433      	add	r3, r6
 800da60:	6023      	str	r3, [r4, #0]
 800da62:	2000      	movs	r0, #0
 800da64:	e7db      	b.n	800da1e <__ssputs_r+0x58>
 800da66:	462a      	mov	r2, r5
 800da68:	f000 fc08 	bl	800e27c <_realloc_r>
 800da6c:	4606      	mov	r6, r0
 800da6e:	2800      	cmp	r0, #0
 800da70:	d1e1      	bne.n	800da36 <__ssputs_r+0x70>
 800da72:	6921      	ldr	r1, [r4, #16]
 800da74:	4650      	mov	r0, sl
 800da76:	f7fb fb4d 	bl	8009114 <_free_r>
 800da7a:	e7c7      	b.n	800da0c <__ssputs_r+0x46>

0800da7c <_svfiprintf_r>:
 800da7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da80:	4698      	mov	r8, r3
 800da82:	898b      	ldrh	r3, [r1, #12]
 800da84:	061b      	lsls	r3, r3, #24
 800da86:	b09d      	sub	sp, #116	; 0x74
 800da88:	4607      	mov	r7, r0
 800da8a:	460d      	mov	r5, r1
 800da8c:	4614      	mov	r4, r2
 800da8e:	d50e      	bpl.n	800daae <_svfiprintf_r+0x32>
 800da90:	690b      	ldr	r3, [r1, #16]
 800da92:	b963      	cbnz	r3, 800daae <_svfiprintf_r+0x32>
 800da94:	2140      	movs	r1, #64	; 0x40
 800da96:	f7fb fba9 	bl	80091ec <_malloc_r>
 800da9a:	6028      	str	r0, [r5, #0]
 800da9c:	6128      	str	r0, [r5, #16]
 800da9e:	b920      	cbnz	r0, 800daaa <_svfiprintf_r+0x2e>
 800daa0:	230c      	movs	r3, #12
 800daa2:	603b      	str	r3, [r7, #0]
 800daa4:	f04f 30ff 	mov.w	r0, #4294967295
 800daa8:	e0d1      	b.n	800dc4e <_svfiprintf_r+0x1d2>
 800daaa:	2340      	movs	r3, #64	; 0x40
 800daac:	616b      	str	r3, [r5, #20]
 800daae:	2300      	movs	r3, #0
 800dab0:	9309      	str	r3, [sp, #36]	; 0x24
 800dab2:	2320      	movs	r3, #32
 800dab4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dab8:	f8cd 800c 	str.w	r8, [sp, #12]
 800dabc:	2330      	movs	r3, #48	; 0x30
 800dabe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dc68 <_svfiprintf_r+0x1ec>
 800dac2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dac6:	f04f 0901 	mov.w	r9, #1
 800daca:	4623      	mov	r3, r4
 800dacc:	469a      	mov	sl, r3
 800dace:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dad2:	b10a      	cbz	r2, 800dad8 <_svfiprintf_r+0x5c>
 800dad4:	2a25      	cmp	r2, #37	; 0x25
 800dad6:	d1f9      	bne.n	800dacc <_svfiprintf_r+0x50>
 800dad8:	ebba 0b04 	subs.w	fp, sl, r4
 800dadc:	d00b      	beq.n	800daf6 <_svfiprintf_r+0x7a>
 800dade:	465b      	mov	r3, fp
 800dae0:	4622      	mov	r2, r4
 800dae2:	4629      	mov	r1, r5
 800dae4:	4638      	mov	r0, r7
 800dae6:	f7ff ff6e 	bl	800d9c6 <__ssputs_r>
 800daea:	3001      	adds	r0, #1
 800daec:	f000 80aa 	beq.w	800dc44 <_svfiprintf_r+0x1c8>
 800daf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800daf2:	445a      	add	r2, fp
 800daf4:	9209      	str	r2, [sp, #36]	; 0x24
 800daf6:	f89a 3000 	ldrb.w	r3, [sl]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	f000 80a2 	beq.w	800dc44 <_svfiprintf_r+0x1c8>
 800db00:	2300      	movs	r3, #0
 800db02:	f04f 32ff 	mov.w	r2, #4294967295
 800db06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db0a:	f10a 0a01 	add.w	sl, sl, #1
 800db0e:	9304      	str	r3, [sp, #16]
 800db10:	9307      	str	r3, [sp, #28]
 800db12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db16:	931a      	str	r3, [sp, #104]	; 0x68
 800db18:	4654      	mov	r4, sl
 800db1a:	2205      	movs	r2, #5
 800db1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db20:	4851      	ldr	r0, [pc, #324]	; (800dc68 <_svfiprintf_r+0x1ec>)
 800db22:	f7f2 fb5d 	bl	80001e0 <memchr>
 800db26:	9a04      	ldr	r2, [sp, #16]
 800db28:	b9d8      	cbnz	r0, 800db62 <_svfiprintf_r+0xe6>
 800db2a:	06d0      	lsls	r0, r2, #27
 800db2c:	bf44      	itt	mi
 800db2e:	2320      	movmi	r3, #32
 800db30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db34:	0711      	lsls	r1, r2, #28
 800db36:	bf44      	itt	mi
 800db38:	232b      	movmi	r3, #43	; 0x2b
 800db3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db3e:	f89a 3000 	ldrb.w	r3, [sl]
 800db42:	2b2a      	cmp	r3, #42	; 0x2a
 800db44:	d015      	beq.n	800db72 <_svfiprintf_r+0xf6>
 800db46:	9a07      	ldr	r2, [sp, #28]
 800db48:	4654      	mov	r4, sl
 800db4a:	2000      	movs	r0, #0
 800db4c:	f04f 0c0a 	mov.w	ip, #10
 800db50:	4621      	mov	r1, r4
 800db52:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db56:	3b30      	subs	r3, #48	; 0x30
 800db58:	2b09      	cmp	r3, #9
 800db5a:	d94e      	bls.n	800dbfa <_svfiprintf_r+0x17e>
 800db5c:	b1b0      	cbz	r0, 800db8c <_svfiprintf_r+0x110>
 800db5e:	9207      	str	r2, [sp, #28]
 800db60:	e014      	b.n	800db8c <_svfiprintf_r+0x110>
 800db62:	eba0 0308 	sub.w	r3, r0, r8
 800db66:	fa09 f303 	lsl.w	r3, r9, r3
 800db6a:	4313      	orrs	r3, r2
 800db6c:	9304      	str	r3, [sp, #16]
 800db6e:	46a2      	mov	sl, r4
 800db70:	e7d2      	b.n	800db18 <_svfiprintf_r+0x9c>
 800db72:	9b03      	ldr	r3, [sp, #12]
 800db74:	1d19      	adds	r1, r3, #4
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	9103      	str	r1, [sp, #12]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	bfbb      	ittet	lt
 800db7e:	425b      	neglt	r3, r3
 800db80:	f042 0202 	orrlt.w	r2, r2, #2
 800db84:	9307      	strge	r3, [sp, #28]
 800db86:	9307      	strlt	r3, [sp, #28]
 800db88:	bfb8      	it	lt
 800db8a:	9204      	strlt	r2, [sp, #16]
 800db8c:	7823      	ldrb	r3, [r4, #0]
 800db8e:	2b2e      	cmp	r3, #46	; 0x2e
 800db90:	d10c      	bne.n	800dbac <_svfiprintf_r+0x130>
 800db92:	7863      	ldrb	r3, [r4, #1]
 800db94:	2b2a      	cmp	r3, #42	; 0x2a
 800db96:	d135      	bne.n	800dc04 <_svfiprintf_r+0x188>
 800db98:	9b03      	ldr	r3, [sp, #12]
 800db9a:	1d1a      	adds	r2, r3, #4
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	9203      	str	r2, [sp, #12]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	bfb8      	it	lt
 800dba4:	f04f 33ff 	movlt.w	r3, #4294967295
 800dba8:	3402      	adds	r4, #2
 800dbaa:	9305      	str	r3, [sp, #20]
 800dbac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dc78 <_svfiprintf_r+0x1fc>
 800dbb0:	7821      	ldrb	r1, [r4, #0]
 800dbb2:	2203      	movs	r2, #3
 800dbb4:	4650      	mov	r0, sl
 800dbb6:	f7f2 fb13 	bl	80001e0 <memchr>
 800dbba:	b140      	cbz	r0, 800dbce <_svfiprintf_r+0x152>
 800dbbc:	2340      	movs	r3, #64	; 0x40
 800dbbe:	eba0 000a 	sub.w	r0, r0, sl
 800dbc2:	fa03 f000 	lsl.w	r0, r3, r0
 800dbc6:	9b04      	ldr	r3, [sp, #16]
 800dbc8:	4303      	orrs	r3, r0
 800dbca:	3401      	adds	r4, #1
 800dbcc:	9304      	str	r3, [sp, #16]
 800dbce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbd2:	4826      	ldr	r0, [pc, #152]	; (800dc6c <_svfiprintf_r+0x1f0>)
 800dbd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbd8:	2206      	movs	r2, #6
 800dbda:	f7f2 fb01 	bl	80001e0 <memchr>
 800dbde:	2800      	cmp	r0, #0
 800dbe0:	d038      	beq.n	800dc54 <_svfiprintf_r+0x1d8>
 800dbe2:	4b23      	ldr	r3, [pc, #140]	; (800dc70 <_svfiprintf_r+0x1f4>)
 800dbe4:	bb1b      	cbnz	r3, 800dc2e <_svfiprintf_r+0x1b2>
 800dbe6:	9b03      	ldr	r3, [sp, #12]
 800dbe8:	3307      	adds	r3, #7
 800dbea:	f023 0307 	bic.w	r3, r3, #7
 800dbee:	3308      	adds	r3, #8
 800dbf0:	9303      	str	r3, [sp, #12]
 800dbf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbf4:	4433      	add	r3, r6
 800dbf6:	9309      	str	r3, [sp, #36]	; 0x24
 800dbf8:	e767      	b.n	800daca <_svfiprintf_r+0x4e>
 800dbfa:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbfe:	460c      	mov	r4, r1
 800dc00:	2001      	movs	r0, #1
 800dc02:	e7a5      	b.n	800db50 <_svfiprintf_r+0xd4>
 800dc04:	2300      	movs	r3, #0
 800dc06:	3401      	adds	r4, #1
 800dc08:	9305      	str	r3, [sp, #20]
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	f04f 0c0a 	mov.w	ip, #10
 800dc10:	4620      	mov	r0, r4
 800dc12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc16:	3a30      	subs	r2, #48	; 0x30
 800dc18:	2a09      	cmp	r2, #9
 800dc1a:	d903      	bls.n	800dc24 <_svfiprintf_r+0x1a8>
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d0c5      	beq.n	800dbac <_svfiprintf_r+0x130>
 800dc20:	9105      	str	r1, [sp, #20]
 800dc22:	e7c3      	b.n	800dbac <_svfiprintf_r+0x130>
 800dc24:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc28:	4604      	mov	r4, r0
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	e7f0      	b.n	800dc10 <_svfiprintf_r+0x194>
 800dc2e:	ab03      	add	r3, sp, #12
 800dc30:	9300      	str	r3, [sp, #0]
 800dc32:	462a      	mov	r2, r5
 800dc34:	4b0f      	ldr	r3, [pc, #60]	; (800dc74 <_svfiprintf_r+0x1f8>)
 800dc36:	a904      	add	r1, sp, #16
 800dc38:	4638      	mov	r0, r7
 800dc3a:	f7fb fbeb 	bl	8009414 <_printf_float>
 800dc3e:	1c42      	adds	r2, r0, #1
 800dc40:	4606      	mov	r6, r0
 800dc42:	d1d6      	bne.n	800dbf2 <_svfiprintf_r+0x176>
 800dc44:	89ab      	ldrh	r3, [r5, #12]
 800dc46:	065b      	lsls	r3, r3, #25
 800dc48:	f53f af2c 	bmi.w	800daa4 <_svfiprintf_r+0x28>
 800dc4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc4e:	b01d      	add	sp, #116	; 0x74
 800dc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc54:	ab03      	add	r3, sp, #12
 800dc56:	9300      	str	r3, [sp, #0]
 800dc58:	462a      	mov	r2, r5
 800dc5a:	4b06      	ldr	r3, [pc, #24]	; (800dc74 <_svfiprintf_r+0x1f8>)
 800dc5c:	a904      	add	r1, sp, #16
 800dc5e:	4638      	mov	r0, r7
 800dc60:	f7fb fe7c 	bl	800995c <_printf_i>
 800dc64:	e7eb      	b.n	800dc3e <_svfiprintf_r+0x1c2>
 800dc66:	bf00      	nop
 800dc68:	0800f204 	.word	0x0800f204
 800dc6c:	0800f20e 	.word	0x0800f20e
 800dc70:	08009415 	.word	0x08009415
 800dc74:	0800d9c7 	.word	0x0800d9c7
 800dc78:	0800f20a 	.word	0x0800f20a

0800dc7c <__sfputc_r>:
 800dc7c:	6893      	ldr	r3, [r2, #8]
 800dc7e:	3b01      	subs	r3, #1
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	b410      	push	{r4}
 800dc84:	6093      	str	r3, [r2, #8]
 800dc86:	da08      	bge.n	800dc9a <__sfputc_r+0x1e>
 800dc88:	6994      	ldr	r4, [r2, #24]
 800dc8a:	42a3      	cmp	r3, r4
 800dc8c:	db01      	blt.n	800dc92 <__sfputc_r+0x16>
 800dc8e:	290a      	cmp	r1, #10
 800dc90:	d103      	bne.n	800dc9a <__sfputc_r+0x1e>
 800dc92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc96:	f7fd bb43 	b.w	800b320 <__swbuf_r>
 800dc9a:	6813      	ldr	r3, [r2, #0]
 800dc9c:	1c58      	adds	r0, r3, #1
 800dc9e:	6010      	str	r0, [r2, #0]
 800dca0:	7019      	strb	r1, [r3, #0]
 800dca2:	4608      	mov	r0, r1
 800dca4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dca8:	4770      	bx	lr

0800dcaa <__sfputs_r>:
 800dcaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcac:	4606      	mov	r6, r0
 800dcae:	460f      	mov	r7, r1
 800dcb0:	4614      	mov	r4, r2
 800dcb2:	18d5      	adds	r5, r2, r3
 800dcb4:	42ac      	cmp	r4, r5
 800dcb6:	d101      	bne.n	800dcbc <__sfputs_r+0x12>
 800dcb8:	2000      	movs	r0, #0
 800dcba:	e007      	b.n	800dccc <__sfputs_r+0x22>
 800dcbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcc0:	463a      	mov	r2, r7
 800dcc2:	4630      	mov	r0, r6
 800dcc4:	f7ff ffda 	bl	800dc7c <__sfputc_r>
 800dcc8:	1c43      	adds	r3, r0, #1
 800dcca:	d1f3      	bne.n	800dcb4 <__sfputs_r+0xa>
 800dccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dcd0 <_vfiprintf_r>:
 800dcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd4:	460d      	mov	r5, r1
 800dcd6:	b09d      	sub	sp, #116	; 0x74
 800dcd8:	4614      	mov	r4, r2
 800dcda:	4698      	mov	r8, r3
 800dcdc:	4606      	mov	r6, r0
 800dcde:	b118      	cbz	r0, 800dce8 <_vfiprintf_r+0x18>
 800dce0:	6983      	ldr	r3, [r0, #24]
 800dce2:	b90b      	cbnz	r3, 800dce8 <_vfiprintf_r+0x18>
 800dce4:	f7fe fbec 	bl	800c4c0 <__sinit>
 800dce8:	4b89      	ldr	r3, [pc, #548]	; (800df10 <_vfiprintf_r+0x240>)
 800dcea:	429d      	cmp	r5, r3
 800dcec:	d11b      	bne.n	800dd26 <_vfiprintf_r+0x56>
 800dcee:	6875      	ldr	r5, [r6, #4]
 800dcf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dcf2:	07d9      	lsls	r1, r3, #31
 800dcf4:	d405      	bmi.n	800dd02 <_vfiprintf_r+0x32>
 800dcf6:	89ab      	ldrh	r3, [r5, #12]
 800dcf8:	059a      	lsls	r2, r3, #22
 800dcfa:	d402      	bmi.n	800dd02 <_vfiprintf_r+0x32>
 800dcfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcfe:	f7ff f8f7 	bl	800cef0 <__retarget_lock_acquire_recursive>
 800dd02:	89ab      	ldrh	r3, [r5, #12]
 800dd04:	071b      	lsls	r3, r3, #28
 800dd06:	d501      	bpl.n	800dd0c <_vfiprintf_r+0x3c>
 800dd08:	692b      	ldr	r3, [r5, #16]
 800dd0a:	b9eb      	cbnz	r3, 800dd48 <_vfiprintf_r+0x78>
 800dd0c:	4629      	mov	r1, r5
 800dd0e:	4630      	mov	r0, r6
 800dd10:	f7fd fb58 	bl	800b3c4 <__swsetup_r>
 800dd14:	b1c0      	cbz	r0, 800dd48 <_vfiprintf_r+0x78>
 800dd16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dd18:	07dc      	lsls	r4, r3, #31
 800dd1a:	d50e      	bpl.n	800dd3a <_vfiprintf_r+0x6a>
 800dd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd20:	b01d      	add	sp, #116	; 0x74
 800dd22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd26:	4b7b      	ldr	r3, [pc, #492]	; (800df14 <_vfiprintf_r+0x244>)
 800dd28:	429d      	cmp	r5, r3
 800dd2a:	d101      	bne.n	800dd30 <_vfiprintf_r+0x60>
 800dd2c:	68b5      	ldr	r5, [r6, #8]
 800dd2e:	e7df      	b.n	800dcf0 <_vfiprintf_r+0x20>
 800dd30:	4b79      	ldr	r3, [pc, #484]	; (800df18 <_vfiprintf_r+0x248>)
 800dd32:	429d      	cmp	r5, r3
 800dd34:	bf08      	it	eq
 800dd36:	68f5      	ldreq	r5, [r6, #12]
 800dd38:	e7da      	b.n	800dcf0 <_vfiprintf_r+0x20>
 800dd3a:	89ab      	ldrh	r3, [r5, #12]
 800dd3c:	0598      	lsls	r0, r3, #22
 800dd3e:	d4ed      	bmi.n	800dd1c <_vfiprintf_r+0x4c>
 800dd40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dd42:	f7ff f8d7 	bl	800cef4 <__retarget_lock_release_recursive>
 800dd46:	e7e9      	b.n	800dd1c <_vfiprintf_r+0x4c>
 800dd48:	2300      	movs	r3, #0
 800dd4a:	9309      	str	r3, [sp, #36]	; 0x24
 800dd4c:	2320      	movs	r3, #32
 800dd4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd52:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd56:	2330      	movs	r3, #48	; 0x30
 800dd58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800df1c <_vfiprintf_r+0x24c>
 800dd5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd60:	f04f 0901 	mov.w	r9, #1
 800dd64:	4623      	mov	r3, r4
 800dd66:	469a      	mov	sl, r3
 800dd68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd6c:	b10a      	cbz	r2, 800dd72 <_vfiprintf_r+0xa2>
 800dd6e:	2a25      	cmp	r2, #37	; 0x25
 800dd70:	d1f9      	bne.n	800dd66 <_vfiprintf_r+0x96>
 800dd72:	ebba 0b04 	subs.w	fp, sl, r4
 800dd76:	d00b      	beq.n	800dd90 <_vfiprintf_r+0xc0>
 800dd78:	465b      	mov	r3, fp
 800dd7a:	4622      	mov	r2, r4
 800dd7c:	4629      	mov	r1, r5
 800dd7e:	4630      	mov	r0, r6
 800dd80:	f7ff ff93 	bl	800dcaa <__sfputs_r>
 800dd84:	3001      	adds	r0, #1
 800dd86:	f000 80aa 	beq.w	800dede <_vfiprintf_r+0x20e>
 800dd8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd8c:	445a      	add	r2, fp
 800dd8e:	9209      	str	r2, [sp, #36]	; 0x24
 800dd90:	f89a 3000 	ldrb.w	r3, [sl]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	f000 80a2 	beq.w	800dede <_vfiprintf_r+0x20e>
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	f04f 32ff 	mov.w	r2, #4294967295
 800dda0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dda4:	f10a 0a01 	add.w	sl, sl, #1
 800dda8:	9304      	str	r3, [sp, #16]
 800ddaa:	9307      	str	r3, [sp, #28]
 800ddac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddb0:	931a      	str	r3, [sp, #104]	; 0x68
 800ddb2:	4654      	mov	r4, sl
 800ddb4:	2205      	movs	r2, #5
 800ddb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddba:	4858      	ldr	r0, [pc, #352]	; (800df1c <_vfiprintf_r+0x24c>)
 800ddbc:	f7f2 fa10 	bl	80001e0 <memchr>
 800ddc0:	9a04      	ldr	r2, [sp, #16]
 800ddc2:	b9d8      	cbnz	r0, 800ddfc <_vfiprintf_r+0x12c>
 800ddc4:	06d1      	lsls	r1, r2, #27
 800ddc6:	bf44      	itt	mi
 800ddc8:	2320      	movmi	r3, #32
 800ddca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddce:	0713      	lsls	r3, r2, #28
 800ddd0:	bf44      	itt	mi
 800ddd2:	232b      	movmi	r3, #43	; 0x2b
 800ddd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddd8:	f89a 3000 	ldrb.w	r3, [sl]
 800dddc:	2b2a      	cmp	r3, #42	; 0x2a
 800ddde:	d015      	beq.n	800de0c <_vfiprintf_r+0x13c>
 800dde0:	9a07      	ldr	r2, [sp, #28]
 800dde2:	4654      	mov	r4, sl
 800dde4:	2000      	movs	r0, #0
 800dde6:	f04f 0c0a 	mov.w	ip, #10
 800ddea:	4621      	mov	r1, r4
 800ddec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddf0:	3b30      	subs	r3, #48	; 0x30
 800ddf2:	2b09      	cmp	r3, #9
 800ddf4:	d94e      	bls.n	800de94 <_vfiprintf_r+0x1c4>
 800ddf6:	b1b0      	cbz	r0, 800de26 <_vfiprintf_r+0x156>
 800ddf8:	9207      	str	r2, [sp, #28]
 800ddfa:	e014      	b.n	800de26 <_vfiprintf_r+0x156>
 800ddfc:	eba0 0308 	sub.w	r3, r0, r8
 800de00:	fa09 f303 	lsl.w	r3, r9, r3
 800de04:	4313      	orrs	r3, r2
 800de06:	9304      	str	r3, [sp, #16]
 800de08:	46a2      	mov	sl, r4
 800de0a:	e7d2      	b.n	800ddb2 <_vfiprintf_r+0xe2>
 800de0c:	9b03      	ldr	r3, [sp, #12]
 800de0e:	1d19      	adds	r1, r3, #4
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	9103      	str	r1, [sp, #12]
 800de14:	2b00      	cmp	r3, #0
 800de16:	bfbb      	ittet	lt
 800de18:	425b      	neglt	r3, r3
 800de1a:	f042 0202 	orrlt.w	r2, r2, #2
 800de1e:	9307      	strge	r3, [sp, #28]
 800de20:	9307      	strlt	r3, [sp, #28]
 800de22:	bfb8      	it	lt
 800de24:	9204      	strlt	r2, [sp, #16]
 800de26:	7823      	ldrb	r3, [r4, #0]
 800de28:	2b2e      	cmp	r3, #46	; 0x2e
 800de2a:	d10c      	bne.n	800de46 <_vfiprintf_r+0x176>
 800de2c:	7863      	ldrb	r3, [r4, #1]
 800de2e:	2b2a      	cmp	r3, #42	; 0x2a
 800de30:	d135      	bne.n	800de9e <_vfiprintf_r+0x1ce>
 800de32:	9b03      	ldr	r3, [sp, #12]
 800de34:	1d1a      	adds	r2, r3, #4
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	9203      	str	r2, [sp, #12]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	bfb8      	it	lt
 800de3e:	f04f 33ff 	movlt.w	r3, #4294967295
 800de42:	3402      	adds	r4, #2
 800de44:	9305      	str	r3, [sp, #20]
 800de46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800df2c <_vfiprintf_r+0x25c>
 800de4a:	7821      	ldrb	r1, [r4, #0]
 800de4c:	2203      	movs	r2, #3
 800de4e:	4650      	mov	r0, sl
 800de50:	f7f2 f9c6 	bl	80001e0 <memchr>
 800de54:	b140      	cbz	r0, 800de68 <_vfiprintf_r+0x198>
 800de56:	2340      	movs	r3, #64	; 0x40
 800de58:	eba0 000a 	sub.w	r0, r0, sl
 800de5c:	fa03 f000 	lsl.w	r0, r3, r0
 800de60:	9b04      	ldr	r3, [sp, #16]
 800de62:	4303      	orrs	r3, r0
 800de64:	3401      	adds	r4, #1
 800de66:	9304      	str	r3, [sp, #16]
 800de68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de6c:	482c      	ldr	r0, [pc, #176]	; (800df20 <_vfiprintf_r+0x250>)
 800de6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de72:	2206      	movs	r2, #6
 800de74:	f7f2 f9b4 	bl	80001e0 <memchr>
 800de78:	2800      	cmp	r0, #0
 800de7a:	d03f      	beq.n	800defc <_vfiprintf_r+0x22c>
 800de7c:	4b29      	ldr	r3, [pc, #164]	; (800df24 <_vfiprintf_r+0x254>)
 800de7e:	bb1b      	cbnz	r3, 800dec8 <_vfiprintf_r+0x1f8>
 800de80:	9b03      	ldr	r3, [sp, #12]
 800de82:	3307      	adds	r3, #7
 800de84:	f023 0307 	bic.w	r3, r3, #7
 800de88:	3308      	adds	r3, #8
 800de8a:	9303      	str	r3, [sp, #12]
 800de8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de8e:	443b      	add	r3, r7
 800de90:	9309      	str	r3, [sp, #36]	; 0x24
 800de92:	e767      	b.n	800dd64 <_vfiprintf_r+0x94>
 800de94:	fb0c 3202 	mla	r2, ip, r2, r3
 800de98:	460c      	mov	r4, r1
 800de9a:	2001      	movs	r0, #1
 800de9c:	e7a5      	b.n	800ddea <_vfiprintf_r+0x11a>
 800de9e:	2300      	movs	r3, #0
 800dea0:	3401      	adds	r4, #1
 800dea2:	9305      	str	r3, [sp, #20]
 800dea4:	4619      	mov	r1, r3
 800dea6:	f04f 0c0a 	mov.w	ip, #10
 800deaa:	4620      	mov	r0, r4
 800deac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800deb0:	3a30      	subs	r2, #48	; 0x30
 800deb2:	2a09      	cmp	r2, #9
 800deb4:	d903      	bls.n	800debe <_vfiprintf_r+0x1ee>
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d0c5      	beq.n	800de46 <_vfiprintf_r+0x176>
 800deba:	9105      	str	r1, [sp, #20]
 800debc:	e7c3      	b.n	800de46 <_vfiprintf_r+0x176>
 800debe:	fb0c 2101 	mla	r1, ip, r1, r2
 800dec2:	4604      	mov	r4, r0
 800dec4:	2301      	movs	r3, #1
 800dec6:	e7f0      	b.n	800deaa <_vfiprintf_r+0x1da>
 800dec8:	ab03      	add	r3, sp, #12
 800deca:	9300      	str	r3, [sp, #0]
 800decc:	462a      	mov	r2, r5
 800dece:	4b16      	ldr	r3, [pc, #88]	; (800df28 <_vfiprintf_r+0x258>)
 800ded0:	a904      	add	r1, sp, #16
 800ded2:	4630      	mov	r0, r6
 800ded4:	f7fb fa9e 	bl	8009414 <_printf_float>
 800ded8:	4607      	mov	r7, r0
 800deda:	1c78      	adds	r0, r7, #1
 800dedc:	d1d6      	bne.n	800de8c <_vfiprintf_r+0x1bc>
 800dede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dee0:	07d9      	lsls	r1, r3, #31
 800dee2:	d405      	bmi.n	800def0 <_vfiprintf_r+0x220>
 800dee4:	89ab      	ldrh	r3, [r5, #12]
 800dee6:	059a      	lsls	r2, r3, #22
 800dee8:	d402      	bmi.n	800def0 <_vfiprintf_r+0x220>
 800deea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800deec:	f7ff f802 	bl	800cef4 <__retarget_lock_release_recursive>
 800def0:	89ab      	ldrh	r3, [r5, #12]
 800def2:	065b      	lsls	r3, r3, #25
 800def4:	f53f af12 	bmi.w	800dd1c <_vfiprintf_r+0x4c>
 800def8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800defa:	e711      	b.n	800dd20 <_vfiprintf_r+0x50>
 800defc:	ab03      	add	r3, sp, #12
 800defe:	9300      	str	r3, [sp, #0]
 800df00:	462a      	mov	r2, r5
 800df02:	4b09      	ldr	r3, [pc, #36]	; (800df28 <_vfiprintf_r+0x258>)
 800df04:	a904      	add	r1, sp, #16
 800df06:	4630      	mov	r0, r6
 800df08:	f7fb fd28 	bl	800995c <_printf_i>
 800df0c:	e7e4      	b.n	800ded8 <_vfiprintf_r+0x208>
 800df0e:	bf00      	nop
 800df10:	0800eff0 	.word	0x0800eff0
 800df14:	0800f010 	.word	0x0800f010
 800df18:	0800efd0 	.word	0x0800efd0
 800df1c:	0800f204 	.word	0x0800f204
 800df20:	0800f20e 	.word	0x0800f20e
 800df24:	08009415 	.word	0x08009415
 800df28:	0800dcab 	.word	0x0800dcab
 800df2c:	0800f20a 	.word	0x0800f20a

0800df30 <nan>:
 800df30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800df38 <nan+0x8>
 800df34:	4770      	bx	lr
 800df36:	bf00      	nop
 800df38:	00000000 	.word	0x00000000
 800df3c:	7ff80000 	.word	0x7ff80000

0800df40 <siscanf>:
 800df40:	b40e      	push	{r1, r2, r3}
 800df42:	b510      	push	{r4, lr}
 800df44:	b09f      	sub	sp, #124	; 0x7c
 800df46:	ac21      	add	r4, sp, #132	; 0x84
 800df48:	f44f 7101 	mov.w	r1, #516	; 0x204
 800df4c:	f854 2b04 	ldr.w	r2, [r4], #4
 800df50:	9201      	str	r2, [sp, #4]
 800df52:	f8ad 101c 	strh.w	r1, [sp, #28]
 800df56:	9004      	str	r0, [sp, #16]
 800df58:	9008      	str	r0, [sp, #32]
 800df5a:	f7f2 f939 	bl	80001d0 <strlen>
 800df5e:	4b0c      	ldr	r3, [pc, #48]	; (800df90 <siscanf+0x50>)
 800df60:	9005      	str	r0, [sp, #20]
 800df62:	9009      	str	r0, [sp, #36]	; 0x24
 800df64:	930d      	str	r3, [sp, #52]	; 0x34
 800df66:	480b      	ldr	r0, [pc, #44]	; (800df94 <siscanf+0x54>)
 800df68:	9a01      	ldr	r2, [sp, #4]
 800df6a:	6800      	ldr	r0, [r0, #0]
 800df6c:	9403      	str	r4, [sp, #12]
 800df6e:	2300      	movs	r3, #0
 800df70:	9311      	str	r3, [sp, #68]	; 0x44
 800df72:	9316      	str	r3, [sp, #88]	; 0x58
 800df74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800df78:	f8ad 301e 	strh.w	r3, [sp, #30]
 800df7c:	a904      	add	r1, sp, #16
 800df7e:	4623      	mov	r3, r4
 800df80:	f000 fa06 	bl	800e390 <__ssvfiscanf_r>
 800df84:	b01f      	add	sp, #124	; 0x7c
 800df86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df8a:	b003      	add	sp, #12
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	0800dfbb 	.word	0x0800dfbb
 800df94:	20000014 	.word	0x20000014

0800df98 <__sread>:
 800df98:	b510      	push	{r4, lr}
 800df9a:	460c      	mov	r4, r1
 800df9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa0:	f000 fcc0 	bl	800e924 <_read_r>
 800dfa4:	2800      	cmp	r0, #0
 800dfa6:	bfab      	itete	ge
 800dfa8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800dfaa:	89a3      	ldrhlt	r3, [r4, #12]
 800dfac:	181b      	addge	r3, r3, r0
 800dfae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dfb2:	bfac      	ite	ge
 800dfb4:	6563      	strge	r3, [r4, #84]	; 0x54
 800dfb6:	81a3      	strhlt	r3, [r4, #12]
 800dfb8:	bd10      	pop	{r4, pc}

0800dfba <__seofread>:
 800dfba:	2000      	movs	r0, #0
 800dfbc:	4770      	bx	lr

0800dfbe <__swrite>:
 800dfbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfc2:	461f      	mov	r7, r3
 800dfc4:	898b      	ldrh	r3, [r1, #12]
 800dfc6:	05db      	lsls	r3, r3, #23
 800dfc8:	4605      	mov	r5, r0
 800dfca:	460c      	mov	r4, r1
 800dfcc:	4616      	mov	r6, r2
 800dfce:	d505      	bpl.n	800dfdc <__swrite+0x1e>
 800dfd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfd4:	2302      	movs	r3, #2
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	f000 f924 	bl	800e224 <_lseek_r>
 800dfdc:	89a3      	ldrh	r3, [r4, #12]
 800dfde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfe2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dfe6:	81a3      	strh	r3, [r4, #12]
 800dfe8:	4632      	mov	r2, r6
 800dfea:	463b      	mov	r3, r7
 800dfec:	4628      	mov	r0, r5
 800dfee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dff2:	f000 b8bf 	b.w	800e174 <_write_r>

0800dff6 <__sseek>:
 800dff6:	b510      	push	{r4, lr}
 800dff8:	460c      	mov	r4, r1
 800dffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dffe:	f000 f911 	bl	800e224 <_lseek_r>
 800e002:	1c43      	adds	r3, r0, #1
 800e004:	89a3      	ldrh	r3, [r4, #12]
 800e006:	bf15      	itete	ne
 800e008:	6560      	strne	r0, [r4, #84]	; 0x54
 800e00a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e00e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e012:	81a3      	strheq	r3, [r4, #12]
 800e014:	bf18      	it	ne
 800e016:	81a3      	strhne	r3, [r4, #12]
 800e018:	bd10      	pop	{r4, pc}

0800e01a <__sclose>:
 800e01a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e01e:	f000 b8c3 	b.w	800e1a8 <_close_r>

0800e022 <strcpy>:
 800e022:	4603      	mov	r3, r0
 800e024:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e028:	f803 2b01 	strb.w	r2, [r3], #1
 800e02c:	2a00      	cmp	r2, #0
 800e02e:	d1f9      	bne.n	800e024 <strcpy+0x2>
 800e030:	4770      	bx	lr

0800e032 <strncmp>:
 800e032:	b510      	push	{r4, lr}
 800e034:	b17a      	cbz	r2, 800e056 <strncmp+0x24>
 800e036:	4603      	mov	r3, r0
 800e038:	3901      	subs	r1, #1
 800e03a:	1884      	adds	r4, r0, r2
 800e03c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e040:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e044:	4290      	cmp	r0, r2
 800e046:	d101      	bne.n	800e04c <strncmp+0x1a>
 800e048:	42a3      	cmp	r3, r4
 800e04a:	d101      	bne.n	800e050 <strncmp+0x1e>
 800e04c:	1a80      	subs	r0, r0, r2
 800e04e:	bd10      	pop	{r4, pc}
 800e050:	2800      	cmp	r0, #0
 800e052:	d1f3      	bne.n	800e03c <strncmp+0xa>
 800e054:	e7fa      	b.n	800e04c <strncmp+0x1a>
 800e056:	4610      	mov	r0, r2
 800e058:	e7f9      	b.n	800e04e <strncmp+0x1c>
	...

0800e05c <_strtoul_l.constprop.0>:
 800e05c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e060:	4f36      	ldr	r7, [pc, #216]	; (800e13c <_strtoul_l.constprop.0+0xe0>)
 800e062:	4686      	mov	lr, r0
 800e064:	460d      	mov	r5, r1
 800e066:	4628      	mov	r0, r5
 800e068:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e06c:	5de6      	ldrb	r6, [r4, r7]
 800e06e:	f016 0608 	ands.w	r6, r6, #8
 800e072:	d1f8      	bne.n	800e066 <_strtoul_l.constprop.0+0xa>
 800e074:	2c2d      	cmp	r4, #45	; 0x2d
 800e076:	d12f      	bne.n	800e0d8 <_strtoul_l.constprop.0+0x7c>
 800e078:	782c      	ldrb	r4, [r5, #0]
 800e07a:	2601      	movs	r6, #1
 800e07c:	1c85      	adds	r5, r0, #2
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d057      	beq.n	800e132 <_strtoul_l.constprop.0+0xd6>
 800e082:	2b10      	cmp	r3, #16
 800e084:	d109      	bne.n	800e09a <_strtoul_l.constprop.0+0x3e>
 800e086:	2c30      	cmp	r4, #48	; 0x30
 800e088:	d107      	bne.n	800e09a <_strtoul_l.constprop.0+0x3e>
 800e08a:	7828      	ldrb	r0, [r5, #0]
 800e08c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e090:	2858      	cmp	r0, #88	; 0x58
 800e092:	d149      	bne.n	800e128 <_strtoul_l.constprop.0+0xcc>
 800e094:	786c      	ldrb	r4, [r5, #1]
 800e096:	2310      	movs	r3, #16
 800e098:	3502      	adds	r5, #2
 800e09a:	f04f 38ff 	mov.w	r8, #4294967295
 800e09e:	2700      	movs	r7, #0
 800e0a0:	fbb8 f8f3 	udiv	r8, r8, r3
 800e0a4:	fb03 f908 	mul.w	r9, r3, r8
 800e0a8:	ea6f 0909 	mvn.w	r9, r9
 800e0ac:	4638      	mov	r0, r7
 800e0ae:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e0b2:	f1bc 0f09 	cmp.w	ip, #9
 800e0b6:	d814      	bhi.n	800e0e2 <_strtoul_l.constprop.0+0x86>
 800e0b8:	4664      	mov	r4, ip
 800e0ba:	42a3      	cmp	r3, r4
 800e0bc:	dd22      	ble.n	800e104 <_strtoul_l.constprop.0+0xa8>
 800e0be:	2f00      	cmp	r7, #0
 800e0c0:	db1d      	blt.n	800e0fe <_strtoul_l.constprop.0+0xa2>
 800e0c2:	4580      	cmp	r8, r0
 800e0c4:	d31b      	bcc.n	800e0fe <_strtoul_l.constprop.0+0xa2>
 800e0c6:	d101      	bne.n	800e0cc <_strtoul_l.constprop.0+0x70>
 800e0c8:	45a1      	cmp	r9, r4
 800e0ca:	db18      	blt.n	800e0fe <_strtoul_l.constprop.0+0xa2>
 800e0cc:	fb00 4003 	mla	r0, r0, r3, r4
 800e0d0:	2701      	movs	r7, #1
 800e0d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0d6:	e7ea      	b.n	800e0ae <_strtoul_l.constprop.0+0x52>
 800e0d8:	2c2b      	cmp	r4, #43	; 0x2b
 800e0da:	bf04      	itt	eq
 800e0dc:	782c      	ldrbeq	r4, [r5, #0]
 800e0de:	1c85      	addeq	r5, r0, #2
 800e0e0:	e7cd      	b.n	800e07e <_strtoul_l.constprop.0+0x22>
 800e0e2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e0e6:	f1bc 0f19 	cmp.w	ip, #25
 800e0ea:	d801      	bhi.n	800e0f0 <_strtoul_l.constprop.0+0x94>
 800e0ec:	3c37      	subs	r4, #55	; 0x37
 800e0ee:	e7e4      	b.n	800e0ba <_strtoul_l.constprop.0+0x5e>
 800e0f0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e0f4:	f1bc 0f19 	cmp.w	ip, #25
 800e0f8:	d804      	bhi.n	800e104 <_strtoul_l.constprop.0+0xa8>
 800e0fa:	3c57      	subs	r4, #87	; 0x57
 800e0fc:	e7dd      	b.n	800e0ba <_strtoul_l.constprop.0+0x5e>
 800e0fe:	f04f 37ff 	mov.w	r7, #4294967295
 800e102:	e7e6      	b.n	800e0d2 <_strtoul_l.constprop.0+0x76>
 800e104:	2f00      	cmp	r7, #0
 800e106:	da07      	bge.n	800e118 <_strtoul_l.constprop.0+0xbc>
 800e108:	2322      	movs	r3, #34	; 0x22
 800e10a:	f8ce 3000 	str.w	r3, [lr]
 800e10e:	f04f 30ff 	mov.w	r0, #4294967295
 800e112:	b932      	cbnz	r2, 800e122 <_strtoul_l.constprop.0+0xc6>
 800e114:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e118:	b106      	cbz	r6, 800e11c <_strtoul_l.constprop.0+0xc0>
 800e11a:	4240      	negs	r0, r0
 800e11c:	2a00      	cmp	r2, #0
 800e11e:	d0f9      	beq.n	800e114 <_strtoul_l.constprop.0+0xb8>
 800e120:	b107      	cbz	r7, 800e124 <_strtoul_l.constprop.0+0xc8>
 800e122:	1e69      	subs	r1, r5, #1
 800e124:	6011      	str	r1, [r2, #0]
 800e126:	e7f5      	b.n	800e114 <_strtoul_l.constprop.0+0xb8>
 800e128:	2430      	movs	r4, #48	; 0x30
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d1b5      	bne.n	800e09a <_strtoul_l.constprop.0+0x3e>
 800e12e:	2308      	movs	r3, #8
 800e130:	e7b3      	b.n	800e09a <_strtoul_l.constprop.0+0x3e>
 800e132:	2c30      	cmp	r4, #48	; 0x30
 800e134:	d0a9      	beq.n	800e08a <_strtoul_l.constprop.0+0x2e>
 800e136:	230a      	movs	r3, #10
 800e138:	e7af      	b.n	800e09a <_strtoul_l.constprop.0+0x3e>
 800e13a:	bf00      	nop
 800e13c:	0800ee56 	.word	0x0800ee56

0800e140 <_strtoul_r>:
 800e140:	f7ff bf8c 	b.w	800e05c <_strtoul_l.constprop.0>

0800e144 <strtoul>:
 800e144:	4613      	mov	r3, r2
 800e146:	460a      	mov	r2, r1
 800e148:	4601      	mov	r1, r0
 800e14a:	4802      	ldr	r0, [pc, #8]	; (800e154 <strtoul+0x10>)
 800e14c:	6800      	ldr	r0, [r0, #0]
 800e14e:	f7ff bf85 	b.w	800e05c <_strtoul_l.constprop.0>
 800e152:	bf00      	nop
 800e154:	20000014 	.word	0x20000014

0800e158 <__ascii_wctomb>:
 800e158:	b149      	cbz	r1, 800e16e <__ascii_wctomb+0x16>
 800e15a:	2aff      	cmp	r2, #255	; 0xff
 800e15c:	bf85      	ittet	hi
 800e15e:	238a      	movhi	r3, #138	; 0x8a
 800e160:	6003      	strhi	r3, [r0, #0]
 800e162:	700a      	strbls	r2, [r1, #0]
 800e164:	f04f 30ff 	movhi.w	r0, #4294967295
 800e168:	bf98      	it	ls
 800e16a:	2001      	movls	r0, #1
 800e16c:	4770      	bx	lr
 800e16e:	4608      	mov	r0, r1
 800e170:	4770      	bx	lr
	...

0800e174 <_write_r>:
 800e174:	b538      	push	{r3, r4, r5, lr}
 800e176:	4d07      	ldr	r5, [pc, #28]	; (800e194 <_write_r+0x20>)
 800e178:	4604      	mov	r4, r0
 800e17a:	4608      	mov	r0, r1
 800e17c:	4611      	mov	r1, r2
 800e17e:	2200      	movs	r2, #0
 800e180:	602a      	str	r2, [r5, #0]
 800e182:	461a      	mov	r2, r3
 800e184:	f7f4 face 	bl	8002724 <_write>
 800e188:	1c43      	adds	r3, r0, #1
 800e18a:	d102      	bne.n	800e192 <_write_r+0x1e>
 800e18c:	682b      	ldr	r3, [r5, #0]
 800e18e:	b103      	cbz	r3, 800e192 <_write_r+0x1e>
 800e190:	6023      	str	r3, [r4, #0]
 800e192:	bd38      	pop	{r3, r4, r5, pc}
 800e194:	20000520 	.word	0x20000520

0800e198 <abort>:
 800e198:	b508      	push	{r3, lr}
 800e19a:	2006      	movs	r0, #6
 800e19c:	f000 fc34 	bl	800ea08 <raise>
 800e1a0:	2001      	movs	r0, #1
 800e1a2:	f7f4 f8e5 	bl	8002370 <_exit>
	...

0800e1a8 <_close_r>:
 800e1a8:	b538      	push	{r3, r4, r5, lr}
 800e1aa:	4d06      	ldr	r5, [pc, #24]	; (800e1c4 <_close_r+0x1c>)
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	4604      	mov	r4, r0
 800e1b0:	4608      	mov	r0, r1
 800e1b2:	602b      	str	r3, [r5, #0]
 800e1b4:	f7f4 f8e6 	bl	8002384 <_close>
 800e1b8:	1c43      	adds	r3, r0, #1
 800e1ba:	d102      	bne.n	800e1c2 <_close_r+0x1a>
 800e1bc:	682b      	ldr	r3, [r5, #0]
 800e1be:	b103      	cbz	r3, 800e1c2 <_close_r+0x1a>
 800e1c0:	6023      	str	r3, [r4, #0]
 800e1c2:	bd38      	pop	{r3, r4, r5, pc}
 800e1c4:	20000520 	.word	0x20000520

0800e1c8 <__env_lock>:
 800e1c8:	4801      	ldr	r0, [pc, #4]	; (800e1d0 <__env_lock+0x8>)
 800e1ca:	f7fe be91 	b.w	800cef0 <__retarget_lock_acquire_recursive>
 800e1ce:	bf00      	nop
 800e1d0:	20000518 	.word	0x20000518

0800e1d4 <__env_unlock>:
 800e1d4:	4801      	ldr	r0, [pc, #4]	; (800e1dc <__env_unlock+0x8>)
 800e1d6:	f7fe be8d 	b.w	800cef4 <__retarget_lock_release_recursive>
 800e1da:	bf00      	nop
 800e1dc:	20000518 	.word	0x20000518

0800e1e0 <_fstat_r>:
 800e1e0:	b538      	push	{r3, r4, r5, lr}
 800e1e2:	4d07      	ldr	r5, [pc, #28]	; (800e200 <_fstat_r+0x20>)
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	4604      	mov	r4, r0
 800e1e8:	4608      	mov	r0, r1
 800e1ea:	4611      	mov	r1, r2
 800e1ec:	602b      	str	r3, [r5, #0]
 800e1ee:	f7f4 f8d5 	bl	800239c <_fstat>
 800e1f2:	1c43      	adds	r3, r0, #1
 800e1f4:	d102      	bne.n	800e1fc <_fstat_r+0x1c>
 800e1f6:	682b      	ldr	r3, [r5, #0]
 800e1f8:	b103      	cbz	r3, 800e1fc <_fstat_r+0x1c>
 800e1fa:	6023      	str	r3, [r4, #0]
 800e1fc:	bd38      	pop	{r3, r4, r5, pc}
 800e1fe:	bf00      	nop
 800e200:	20000520 	.word	0x20000520

0800e204 <_isatty_r>:
 800e204:	b538      	push	{r3, r4, r5, lr}
 800e206:	4d06      	ldr	r5, [pc, #24]	; (800e220 <_isatty_r+0x1c>)
 800e208:	2300      	movs	r3, #0
 800e20a:	4604      	mov	r4, r0
 800e20c:	4608      	mov	r0, r1
 800e20e:	602b      	str	r3, [r5, #0]
 800e210:	f7f4 f8d4 	bl	80023bc <_isatty>
 800e214:	1c43      	adds	r3, r0, #1
 800e216:	d102      	bne.n	800e21e <_isatty_r+0x1a>
 800e218:	682b      	ldr	r3, [r5, #0]
 800e21a:	b103      	cbz	r3, 800e21e <_isatty_r+0x1a>
 800e21c:	6023      	str	r3, [r4, #0]
 800e21e:	bd38      	pop	{r3, r4, r5, pc}
 800e220:	20000520 	.word	0x20000520

0800e224 <_lseek_r>:
 800e224:	b538      	push	{r3, r4, r5, lr}
 800e226:	4d07      	ldr	r5, [pc, #28]	; (800e244 <_lseek_r+0x20>)
 800e228:	4604      	mov	r4, r0
 800e22a:	4608      	mov	r0, r1
 800e22c:	4611      	mov	r1, r2
 800e22e:	2200      	movs	r2, #0
 800e230:	602a      	str	r2, [r5, #0]
 800e232:	461a      	mov	r2, r3
 800e234:	f7f4 f8cd 	bl	80023d2 <_lseek>
 800e238:	1c43      	adds	r3, r0, #1
 800e23a:	d102      	bne.n	800e242 <_lseek_r+0x1e>
 800e23c:	682b      	ldr	r3, [r5, #0]
 800e23e:	b103      	cbz	r3, 800e242 <_lseek_r+0x1e>
 800e240:	6023      	str	r3, [r4, #0]
 800e242:	bd38      	pop	{r3, r4, r5, pc}
 800e244:	20000520 	.word	0x20000520

0800e248 <memmove>:
 800e248:	4288      	cmp	r0, r1
 800e24a:	b510      	push	{r4, lr}
 800e24c:	eb01 0402 	add.w	r4, r1, r2
 800e250:	d902      	bls.n	800e258 <memmove+0x10>
 800e252:	4284      	cmp	r4, r0
 800e254:	4623      	mov	r3, r4
 800e256:	d807      	bhi.n	800e268 <memmove+0x20>
 800e258:	1e43      	subs	r3, r0, #1
 800e25a:	42a1      	cmp	r1, r4
 800e25c:	d008      	beq.n	800e270 <memmove+0x28>
 800e25e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e262:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e266:	e7f8      	b.n	800e25a <memmove+0x12>
 800e268:	4402      	add	r2, r0
 800e26a:	4601      	mov	r1, r0
 800e26c:	428a      	cmp	r2, r1
 800e26e:	d100      	bne.n	800e272 <memmove+0x2a>
 800e270:	bd10      	pop	{r4, pc}
 800e272:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e276:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e27a:	e7f7      	b.n	800e26c <memmove+0x24>

0800e27c <_realloc_r>:
 800e27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e280:	4680      	mov	r8, r0
 800e282:	4614      	mov	r4, r2
 800e284:	460e      	mov	r6, r1
 800e286:	b921      	cbnz	r1, 800e292 <_realloc_r+0x16>
 800e288:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e28c:	4611      	mov	r1, r2
 800e28e:	f7fa bfad 	b.w	80091ec <_malloc_r>
 800e292:	b92a      	cbnz	r2, 800e2a0 <_realloc_r+0x24>
 800e294:	f7fa ff3e 	bl	8009114 <_free_r>
 800e298:	4625      	mov	r5, r4
 800e29a:	4628      	mov	r0, r5
 800e29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2a0:	f000 fc08 	bl	800eab4 <_malloc_usable_size_r>
 800e2a4:	4284      	cmp	r4, r0
 800e2a6:	4607      	mov	r7, r0
 800e2a8:	d802      	bhi.n	800e2b0 <_realloc_r+0x34>
 800e2aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2ae:	d812      	bhi.n	800e2d6 <_realloc_r+0x5a>
 800e2b0:	4621      	mov	r1, r4
 800e2b2:	4640      	mov	r0, r8
 800e2b4:	f7fa ff9a 	bl	80091ec <_malloc_r>
 800e2b8:	4605      	mov	r5, r0
 800e2ba:	2800      	cmp	r0, #0
 800e2bc:	d0ed      	beq.n	800e29a <_realloc_r+0x1e>
 800e2be:	42bc      	cmp	r4, r7
 800e2c0:	4622      	mov	r2, r4
 800e2c2:	4631      	mov	r1, r6
 800e2c4:	bf28      	it	cs
 800e2c6:	463a      	movcs	r2, r7
 800e2c8:	f7fe fe8c 	bl	800cfe4 <memcpy>
 800e2cc:	4631      	mov	r1, r6
 800e2ce:	4640      	mov	r0, r8
 800e2d0:	f7fa ff20 	bl	8009114 <_free_r>
 800e2d4:	e7e1      	b.n	800e29a <_realloc_r+0x1e>
 800e2d6:	4635      	mov	r5, r6
 800e2d8:	e7df      	b.n	800e29a <_realloc_r+0x1e>

0800e2da <_sungetc_r>:
 800e2da:	b538      	push	{r3, r4, r5, lr}
 800e2dc:	1c4b      	adds	r3, r1, #1
 800e2de:	4614      	mov	r4, r2
 800e2e0:	d103      	bne.n	800e2ea <_sungetc_r+0x10>
 800e2e2:	f04f 35ff 	mov.w	r5, #4294967295
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	bd38      	pop	{r3, r4, r5, pc}
 800e2ea:	8993      	ldrh	r3, [r2, #12]
 800e2ec:	f023 0320 	bic.w	r3, r3, #32
 800e2f0:	8193      	strh	r3, [r2, #12]
 800e2f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2f4:	6852      	ldr	r2, [r2, #4]
 800e2f6:	b2cd      	uxtb	r5, r1
 800e2f8:	b18b      	cbz	r3, 800e31e <_sungetc_r+0x44>
 800e2fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	dd08      	ble.n	800e312 <_sungetc_r+0x38>
 800e300:	6823      	ldr	r3, [r4, #0]
 800e302:	1e5a      	subs	r2, r3, #1
 800e304:	6022      	str	r2, [r4, #0]
 800e306:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e30a:	6863      	ldr	r3, [r4, #4]
 800e30c:	3301      	adds	r3, #1
 800e30e:	6063      	str	r3, [r4, #4]
 800e310:	e7e9      	b.n	800e2e6 <_sungetc_r+0xc>
 800e312:	4621      	mov	r1, r4
 800e314:	f000 fb94 	bl	800ea40 <__submore>
 800e318:	2800      	cmp	r0, #0
 800e31a:	d0f1      	beq.n	800e300 <_sungetc_r+0x26>
 800e31c:	e7e1      	b.n	800e2e2 <_sungetc_r+0x8>
 800e31e:	6921      	ldr	r1, [r4, #16]
 800e320:	6823      	ldr	r3, [r4, #0]
 800e322:	b151      	cbz	r1, 800e33a <_sungetc_r+0x60>
 800e324:	4299      	cmp	r1, r3
 800e326:	d208      	bcs.n	800e33a <_sungetc_r+0x60>
 800e328:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e32c:	42a9      	cmp	r1, r5
 800e32e:	d104      	bne.n	800e33a <_sungetc_r+0x60>
 800e330:	3b01      	subs	r3, #1
 800e332:	3201      	adds	r2, #1
 800e334:	6023      	str	r3, [r4, #0]
 800e336:	6062      	str	r2, [r4, #4]
 800e338:	e7d5      	b.n	800e2e6 <_sungetc_r+0xc>
 800e33a:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800e33e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e342:	6363      	str	r3, [r4, #52]	; 0x34
 800e344:	2303      	movs	r3, #3
 800e346:	63a3      	str	r3, [r4, #56]	; 0x38
 800e348:	4623      	mov	r3, r4
 800e34a:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e34e:	6023      	str	r3, [r4, #0]
 800e350:	2301      	movs	r3, #1
 800e352:	e7dc      	b.n	800e30e <_sungetc_r+0x34>

0800e354 <__ssrefill_r>:
 800e354:	b510      	push	{r4, lr}
 800e356:	460c      	mov	r4, r1
 800e358:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e35a:	b169      	cbz	r1, 800e378 <__ssrefill_r+0x24>
 800e35c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e360:	4299      	cmp	r1, r3
 800e362:	d001      	beq.n	800e368 <__ssrefill_r+0x14>
 800e364:	f7fa fed6 	bl	8009114 <_free_r>
 800e368:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e36a:	6063      	str	r3, [r4, #4]
 800e36c:	2000      	movs	r0, #0
 800e36e:	6360      	str	r0, [r4, #52]	; 0x34
 800e370:	b113      	cbz	r3, 800e378 <__ssrefill_r+0x24>
 800e372:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e374:	6023      	str	r3, [r4, #0]
 800e376:	bd10      	pop	{r4, pc}
 800e378:	6923      	ldr	r3, [r4, #16]
 800e37a:	6023      	str	r3, [r4, #0]
 800e37c:	2300      	movs	r3, #0
 800e37e:	6063      	str	r3, [r4, #4]
 800e380:	89a3      	ldrh	r3, [r4, #12]
 800e382:	f043 0320 	orr.w	r3, r3, #32
 800e386:	81a3      	strh	r3, [r4, #12]
 800e388:	f04f 30ff 	mov.w	r0, #4294967295
 800e38c:	e7f3      	b.n	800e376 <__ssrefill_r+0x22>
	...

0800e390 <__ssvfiscanf_r>:
 800e390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e394:	460c      	mov	r4, r1
 800e396:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800e39a:	2100      	movs	r1, #0
 800e39c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800e3a0:	49a6      	ldr	r1, [pc, #664]	; (800e63c <__ssvfiscanf_r+0x2ac>)
 800e3a2:	91a0      	str	r1, [sp, #640]	; 0x280
 800e3a4:	f10d 0804 	add.w	r8, sp, #4
 800e3a8:	49a5      	ldr	r1, [pc, #660]	; (800e640 <__ssvfiscanf_r+0x2b0>)
 800e3aa:	4fa6      	ldr	r7, [pc, #664]	; (800e644 <__ssvfiscanf_r+0x2b4>)
 800e3ac:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800e648 <__ssvfiscanf_r+0x2b8>
 800e3b0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800e3b4:	4606      	mov	r6, r0
 800e3b6:	91a1      	str	r1, [sp, #644]	; 0x284
 800e3b8:	9300      	str	r3, [sp, #0]
 800e3ba:	7813      	ldrb	r3, [r2, #0]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	f000 815a 	beq.w	800e676 <__ssvfiscanf_r+0x2e6>
 800e3c2:	5dd9      	ldrb	r1, [r3, r7]
 800e3c4:	f011 0108 	ands.w	r1, r1, #8
 800e3c8:	f102 0501 	add.w	r5, r2, #1
 800e3cc:	d019      	beq.n	800e402 <__ssvfiscanf_r+0x72>
 800e3ce:	6863      	ldr	r3, [r4, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	dd0f      	ble.n	800e3f4 <__ssvfiscanf_r+0x64>
 800e3d4:	6823      	ldr	r3, [r4, #0]
 800e3d6:	781a      	ldrb	r2, [r3, #0]
 800e3d8:	5cba      	ldrb	r2, [r7, r2]
 800e3da:	0712      	lsls	r2, r2, #28
 800e3dc:	d401      	bmi.n	800e3e2 <__ssvfiscanf_r+0x52>
 800e3de:	462a      	mov	r2, r5
 800e3e0:	e7eb      	b.n	800e3ba <__ssvfiscanf_r+0x2a>
 800e3e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e3e4:	3201      	adds	r2, #1
 800e3e6:	9245      	str	r2, [sp, #276]	; 0x114
 800e3e8:	6862      	ldr	r2, [r4, #4]
 800e3ea:	3301      	adds	r3, #1
 800e3ec:	3a01      	subs	r2, #1
 800e3ee:	6062      	str	r2, [r4, #4]
 800e3f0:	6023      	str	r3, [r4, #0]
 800e3f2:	e7ec      	b.n	800e3ce <__ssvfiscanf_r+0x3e>
 800e3f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e3f6:	4621      	mov	r1, r4
 800e3f8:	4630      	mov	r0, r6
 800e3fa:	4798      	blx	r3
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	d0e9      	beq.n	800e3d4 <__ssvfiscanf_r+0x44>
 800e400:	e7ed      	b.n	800e3de <__ssvfiscanf_r+0x4e>
 800e402:	2b25      	cmp	r3, #37	; 0x25
 800e404:	d012      	beq.n	800e42c <__ssvfiscanf_r+0x9c>
 800e406:	469a      	mov	sl, r3
 800e408:	6863      	ldr	r3, [r4, #4]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	f340 8091 	ble.w	800e532 <__ssvfiscanf_r+0x1a2>
 800e410:	6822      	ldr	r2, [r4, #0]
 800e412:	7813      	ldrb	r3, [r2, #0]
 800e414:	4553      	cmp	r3, sl
 800e416:	f040 812e 	bne.w	800e676 <__ssvfiscanf_r+0x2e6>
 800e41a:	6863      	ldr	r3, [r4, #4]
 800e41c:	3b01      	subs	r3, #1
 800e41e:	6063      	str	r3, [r4, #4]
 800e420:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800e422:	3201      	adds	r2, #1
 800e424:	3301      	adds	r3, #1
 800e426:	6022      	str	r2, [r4, #0]
 800e428:	9345      	str	r3, [sp, #276]	; 0x114
 800e42a:	e7d8      	b.n	800e3de <__ssvfiscanf_r+0x4e>
 800e42c:	9141      	str	r1, [sp, #260]	; 0x104
 800e42e:	9143      	str	r1, [sp, #268]	; 0x10c
 800e430:	7853      	ldrb	r3, [r2, #1]
 800e432:	2b2a      	cmp	r3, #42	; 0x2a
 800e434:	bf02      	ittt	eq
 800e436:	2310      	moveq	r3, #16
 800e438:	1c95      	addeq	r5, r2, #2
 800e43a:	9341      	streq	r3, [sp, #260]	; 0x104
 800e43c:	220a      	movs	r2, #10
 800e43e:	46aa      	mov	sl, r5
 800e440:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800e444:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e448:	2b09      	cmp	r3, #9
 800e44a:	d91d      	bls.n	800e488 <__ssvfiscanf_r+0xf8>
 800e44c:	487e      	ldr	r0, [pc, #504]	; (800e648 <__ssvfiscanf_r+0x2b8>)
 800e44e:	2203      	movs	r2, #3
 800e450:	f7f1 fec6 	bl	80001e0 <memchr>
 800e454:	b140      	cbz	r0, 800e468 <__ssvfiscanf_r+0xd8>
 800e456:	2301      	movs	r3, #1
 800e458:	eba0 0009 	sub.w	r0, r0, r9
 800e45c:	fa03 f000 	lsl.w	r0, r3, r0
 800e460:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e462:	4318      	orrs	r0, r3
 800e464:	9041      	str	r0, [sp, #260]	; 0x104
 800e466:	4655      	mov	r5, sl
 800e468:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e46c:	2b78      	cmp	r3, #120	; 0x78
 800e46e:	d806      	bhi.n	800e47e <__ssvfiscanf_r+0xee>
 800e470:	2b57      	cmp	r3, #87	; 0x57
 800e472:	d810      	bhi.n	800e496 <__ssvfiscanf_r+0x106>
 800e474:	2b25      	cmp	r3, #37	; 0x25
 800e476:	d0c6      	beq.n	800e406 <__ssvfiscanf_r+0x76>
 800e478:	d856      	bhi.n	800e528 <__ssvfiscanf_r+0x198>
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d064      	beq.n	800e548 <__ssvfiscanf_r+0x1b8>
 800e47e:	2303      	movs	r3, #3
 800e480:	9347      	str	r3, [sp, #284]	; 0x11c
 800e482:	230a      	movs	r3, #10
 800e484:	9342      	str	r3, [sp, #264]	; 0x108
 800e486:	e071      	b.n	800e56c <__ssvfiscanf_r+0x1dc>
 800e488:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800e48a:	fb02 1103 	mla	r1, r2, r3, r1
 800e48e:	3930      	subs	r1, #48	; 0x30
 800e490:	9143      	str	r1, [sp, #268]	; 0x10c
 800e492:	4655      	mov	r5, sl
 800e494:	e7d3      	b.n	800e43e <__ssvfiscanf_r+0xae>
 800e496:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800e49a:	2a20      	cmp	r2, #32
 800e49c:	d8ef      	bhi.n	800e47e <__ssvfiscanf_r+0xee>
 800e49e:	a101      	add	r1, pc, #4	; (adr r1, 800e4a4 <__ssvfiscanf_r+0x114>)
 800e4a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e4a4:	0800e557 	.word	0x0800e557
 800e4a8:	0800e47f 	.word	0x0800e47f
 800e4ac:	0800e47f 	.word	0x0800e47f
 800e4b0:	0800e5b5 	.word	0x0800e5b5
 800e4b4:	0800e47f 	.word	0x0800e47f
 800e4b8:	0800e47f 	.word	0x0800e47f
 800e4bc:	0800e47f 	.word	0x0800e47f
 800e4c0:	0800e47f 	.word	0x0800e47f
 800e4c4:	0800e47f 	.word	0x0800e47f
 800e4c8:	0800e47f 	.word	0x0800e47f
 800e4cc:	0800e47f 	.word	0x0800e47f
 800e4d0:	0800e5cb 	.word	0x0800e5cb
 800e4d4:	0800e5a1 	.word	0x0800e5a1
 800e4d8:	0800e52f 	.word	0x0800e52f
 800e4dc:	0800e52f 	.word	0x0800e52f
 800e4e0:	0800e52f 	.word	0x0800e52f
 800e4e4:	0800e47f 	.word	0x0800e47f
 800e4e8:	0800e5a5 	.word	0x0800e5a5
 800e4ec:	0800e47f 	.word	0x0800e47f
 800e4f0:	0800e47f 	.word	0x0800e47f
 800e4f4:	0800e47f 	.word	0x0800e47f
 800e4f8:	0800e47f 	.word	0x0800e47f
 800e4fc:	0800e5db 	.word	0x0800e5db
 800e500:	0800e5ad 	.word	0x0800e5ad
 800e504:	0800e54f 	.word	0x0800e54f
 800e508:	0800e47f 	.word	0x0800e47f
 800e50c:	0800e47f 	.word	0x0800e47f
 800e510:	0800e5d7 	.word	0x0800e5d7
 800e514:	0800e47f 	.word	0x0800e47f
 800e518:	0800e5a1 	.word	0x0800e5a1
 800e51c:	0800e47f 	.word	0x0800e47f
 800e520:	0800e47f 	.word	0x0800e47f
 800e524:	0800e557 	.word	0x0800e557
 800e528:	3b45      	subs	r3, #69	; 0x45
 800e52a:	2b02      	cmp	r3, #2
 800e52c:	d8a7      	bhi.n	800e47e <__ssvfiscanf_r+0xee>
 800e52e:	2305      	movs	r3, #5
 800e530:	e01b      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e532:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e534:	4621      	mov	r1, r4
 800e536:	4630      	mov	r0, r6
 800e538:	4798      	blx	r3
 800e53a:	2800      	cmp	r0, #0
 800e53c:	f43f af68 	beq.w	800e410 <__ssvfiscanf_r+0x80>
 800e540:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e542:	2800      	cmp	r0, #0
 800e544:	f040 808d 	bne.w	800e662 <__ssvfiscanf_r+0x2d2>
 800e548:	f04f 30ff 	mov.w	r0, #4294967295
 800e54c:	e08f      	b.n	800e66e <__ssvfiscanf_r+0x2de>
 800e54e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e550:	f042 0220 	orr.w	r2, r2, #32
 800e554:	9241      	str	r2, [sp, #260]	; 0x104
 800e556:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e55c:	9241      	str	r2, [sp, #260]	; 0x104
 800e55e:	2210      	movs	r2, #16
 800e560:	2b6f      	cmp	r3, #111	; 0x6f
 800e562:	9242      	str	r2, [sp, #264]	; 0x108
 800e564:	bf34      	ite	cc
 800e566:	2303      	movcc	r3, #3
 800e568:	2304      	movcs	r3, #4
 800e56a:	9347      	str	r3, [sp, #284]	; 0x11c
 800e56c:	6863      	ldr	r3, [r4, #4]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	dd42      	ble.n	800e5f8 <__ssvfiscanf_r+0x268>
 800e572:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e574:	0659      	lsls	r1, r3, #25
 800e576:	d404      	bmi.n	800e582 <__ssvfiscanf_r+0x1f2>
 800e578:	6823      	ldr	r3, [r4, #0]
 800e57a:	781a      	ldrb	r2, [r3, #0]
 800e57c:	5cba      	ldrb	r2, [r7, r2]
 800e57e:	0712      	lsls	r2, r2, #28
 800e580:	d441      	bmi.n	800e606 <__ssvfiscanf_r+0x276>
 800e582:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800e584:	2b02      	cmp	r3, #2
 800e586:	dc50      	bgt.n	800e62a <__ssvfiscanf_r+0x29a>
 800e588:	466b      	mov	r3, sp
 800e58a:	4622      	mov	r2, r4
 800e58c:	a941      	add	r1, sp, #260	; 0x104
 800e58e:	4630      	mov	r0, r6
 800e590:	f000 f876 	bl	800e680 <_scanf_chars>
 800e594:	2801      	cmp	r0, #1
 800e596:	d06e      	beq.n	800e676 <__ssvfiscanf_r+0x2e6>
 800e598:	2802      	cmp	r0, #2
 800e59a:	f47f af20 	bne.w	800e3de <__ssvfiscanf_r+0x4e>
 800e59e:	e7cf      	b.n	800e540 <__ssvfiscanf_r+0x1b0>
 800e5a0:	220a      	movs	r2, #10
 800e5a2:	e7dd      	b.n	800e560 <__ssvfiscanf_r+0x1d0>
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	9342      	str	r3, [sp, #264]	; 0x108
 800e5a8:	2303      	movs	r3, #3
 800e5aa:	e7de      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e5ac:	2308      	movs	r3, #8
 800e5ae:	9342      	str	r3, [sp, #264]	; 0x108
 800e5b0:	2304      	movs	r3, #4
 800e5b2:	e7da      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e5b4:	4629      	mov	r1, r5
 800e5b6:	4640      	mov	r0, r8
 800e5b8:	f000 f9c6 	bl	800e948 <__sccl>
 800e5bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e5be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5c2:	9341      	str	r3, [sp, #260]	; 0x104
 800e5c4:	4605      	mov	r5, r0
 800e5c6:	2301      	movs	r3, #1
 800e5c8:	e7cf      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e5ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e5cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5d0:	9341      	str	r3, [sp, #260]	; 0x104
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	e7c9      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e5d6:	2302      	movs	r3, #2
 800e5d8:	e7c7      	b.n	800e56a <__ssvfiscanf_r+0x1da>
 800e5da:	9841      	ldr	r0, [sp, #260]	; 0x104
 800e5dc:	06c3      	lsls	r3, r0, #27
 800e5de:	f53f aefe 	bmi.w	800e3de <__ssvfiscanf_r+0x4e>
 800e5e2:	9b00      	ldr	r3, [sp, #0]
 800e5e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e5e6:	1d19      	adds	r1, r3, #4
 800e5e8:	9100      	str	r1, [sp, #0]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	f010 0f01 	tst.w	r0, #1
 800e5f0:	bf14      	ite	ne
 800e5f2:	801a      	strhne	r2, [r3, #0]
 800e5f4:	601a      	streq	r2, [r3, #0]
 800e5f6:	e6f2      	b.n	800e3de <__ssvfiscanf_r+0x4e>
 800e5f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e5fa:	4621      	mov	r1, r4
 800e5fc:	4630      	mov	r0, r6
 800e5fe:	4798      	blx	r3
 800e600:	2800      	cmp	r0, #0
 800e602:	d0b6      	beq.n	800e572 <__ssvfiscanf_r+0x1e2>
 800e604:	e79c      	b.n	800e540 <__ssvfiscanf_r+0x1b0>
 800e606:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e608:	3201      	adds	r2, #1
 800e60a:	9245      	str	r2, [sp, #276]	; 0x114
 800e60c:	6862      	ldr	r2, [r4, #4]
 800e60e:	3a01      	subs	r2, #1
 800e610:	2a00      	cmp	r2, #0
 800e612:	6062      	str	r2, [r4, #4]
 800e614:	dd02      	ble.n	800e61c <__ssvfiscanf_r+0x28c>
 800e616:	3301      	adds	r3, #1
 800e618:	6023      	str	r3, [r4, #0]
 800e61a:	e7ad      	b.n	800e578 <__ssvfiscanf_r+0x1e8>
 800e61c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e61e:	4621      	mov	r1, r4
 800e620:	4630      	mov	r0, r6
 800e622:	4798      	blx	r3
 800e624:	2800      	cmp	r0, #0
 800e626:	d0a7      	beq.n	800e578 <__ssvfiscanf_r+0x1e8>
 800e628:	e78a      	b.n	800e540 <__ssvfiscanf_r+0x1b0>
 800e62a:	2b04      	cmp	r3, #4
 800e62c:	dc0e      	bgt.n	800e64c <__ssvfiscanf_r+0x2bc>
 800e62e:	466b      	mov	r3, sp
 800e630:	4622      	mov	r2, r4
 800e632:	a941      	add	r1, sp, #260	; 0x104
 800e634:	4630      	mov	r0, r6
 800e636:	f000 f87d 	bl	800e734 <_scanf_i>
 800e63a:	e7ab      	b.n	800e594 <__ssvfiscanf_r+0x204>
 800e63c:	0800e2db 	.word	0x0800e2db
 800e640:	0800e355 	.word	0x0800e355
 800e644:	0800ee56 	.word	0x0800ee56
 800e648:	0800f20a 	.word	0x0800f20a
 800e64c:	4b0b      	ldr	r3, [pc, #44]	; (800e67c <__ssvfiscanf_r+0x2ec>)
 800e64e:	2b00      	cmp	r3, #0
 800e650:	f43f aec5 	beq.w	800e3de <__ssvfiscanf_r+0x4e>
 800e654:	466b      	mov	r3, sp
 800e656:	4622      	mov	r2, r4
 800e658:	a941      	add	r1, sp, #260	; 0x104
 800e65a:	4630      	mov	r0, r6
 800e65c:	f7fb faa4 	bl	8009ba8 <_scanf_float>
 800e660:	e798      	b.n	800e594 <__ssvfiscanf_r+0x204>
 800e662:	89a3      	ldrh	r3, [r4, #12]
 800e664:	f013 0f40 	tst.w	r3, #64	; 0x40
 800e668:	bf18      	it	ne
 800e66a:	f04f 30ff 	movne.w	r0, #4294967295
 800e66e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800e672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e676:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e678:	e7f9      	b.n	800e66e <__ssvfiscanf_r+0x2de>
 800e67a:	bf00      	nop
 800e67c:	08009ba9 	.word	0x08009ba9

0800e680 <_scanf_chars>:
 800e680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e684:	4615      	mov	r5, r2
 800e686:	688a      	ldr	r2, [r1, #8]
 800e688:	4680      	mov	r8, r0
 800e68a:	460c      	mov	r4, r1
 800e68c:	b932      	cbnz	r2, 800e69c <_scanf_chars+0x1c>
 800e68e:	698a      	ldr	r2, [r1, #24]
 800e690:	2a00      	cmp	r2, #0
 800e692:	bf0c      	ite	eq
 800e694:	2201      	moveq	r2, #1
 800e696:	f04f 32ff 	movne.w	r2, #4294967295
 800e69a:	608a      	str	r2, [r1, #8]
 800e69c:	6822      	ldr	r2, [r4, #0]
 800e69e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800e730 <_scanf_chars+0xb0>
 800e6a2:	06d1      	lsls	r1, r2, #27
 800e6a4:	bf5f      	itttt	pl
 800e6a6:	681a      	ldrpl	r2, [r3, #0]
 800e6a8:	1d11      	addpl	r1, r2, #4
 800e6aa:	6019      	strpl	r1, [r3, #0]
 800e6ac:	6816      	ldrpl	r6, [r2, #0]
 800e6ae:	2700      	movs	r7, #0
 800e6b0:	69a0      	ldr	r0, [r4, #24]
 800e6b2:	b188      	cbz	r0, 800e6d8 <_scanf_chars+0x58>
 800e6b4:	2801      	cmp	r0, #1
 800e6b6:	d107      	bne.n	800e6c8 <_scanf_chars+0x48>
 800e6b8:	682a      	ldr	r2, [r5, #0]
 800e6ba:	7811      	ldrb	r1, [r2, #0]
 800e6bc:	6962      	ldr	r2, [r4, #20]
 800e6be:	5c52      	ldrb	r2, [r2, r1]
 800e6c0:	b952      	cbnz	r2, 800e6d8 <_scanf_chars+0x58>
 800e6c2:	2f00      	cmp	r7, #0
 800e6c4:	d031      	beq.n	800e72a <_scanf_chars+0xaa>
 800e6c6:	e022      	b.n	800e70e <_scanf_chars+0x8e>
 800e6c8:	2802      	cmp	r0, #2
 800e6ca:	d120      	bne.n	800e70e <_scanf_chars+0x8e>
 800e6cc:	682b      	ldr	r3, [r5, #0]
 800e6ce:	781b      	ldrb	r3, [r3, #0]
 800e6d0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800e6d4:	071b      	lsls	r3, r3, #28
 800e6d6:	d41a      	bmi.n	800e70e <_scanf_chars+0x8e>
 800e6d8:	6823      	ldr	r3, [r4, #0]
 800e6da:	06da      	lsls	r2, r3, #27
 800e6dc:	bf5e      	ittt	pl
 800e6de:	682b      	ldrpl	r3, [r5, #0]
 800e6e0:	781b      	ldrbpl	r3, [r3, #0]
 800e6e2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e6e6:	682a      	ldr	r2, [r5, #0]
 800e6e8:	686b      	ldr	r3, [r5, #4]
 800e6ea:	3201      	adds	r2, #1
 800e6ec:	602a      	str	r2, [r5, #0]
 800e6ee:	68a2      	ldr	r2, [r4, #8]
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	3a01      	subs	r2, #1
 800e6f4:	606b      	str	r3, [r5, #4]
 800e6f6:	3701      	adds	r7, #1
 800e6f8:	60a2      	str	r2, [r4, #8]
 800e6fa:	b142      	cbz	r2, 800e70e <_scanf_chars+0x8e>
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	dcd7      	bgt.n	800e6b0 <_scanf_chars+0x30>
 800e700:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e704:	4629      	mov	r1, r5
 800e706:	4640      	mov	r0, r8
 800e708:	4798      	blx	r3
 800e70a:	2800      	cmp	r0, #0
 800e70c:	d0d0      	beq.n	800e6b0 <_scanf_chars+0x30>
 800e70e:	6823      	ldr	r3, [r4, #0]
 800e710:	f013 0310 	ands.w	r3, r3, #16
 800e714:	d105      	bne.n	800e722 <_scanf_chars+0xa2>
 800e716:	68e2      	ldr	r2, [r4, #12]
 800e718:	3201      	adds	r2, #1
 800e71a:	60e2      	str	r2, [r4, #12]
 800e71c:	69a2      	ldr	r2, [r4, #24]
 800e71e:	b102      	cbz	r2, 800e722 <_scanf_chars+0xa2>
 800e720:	7033      	strb	r3, [r6, #0]
 800e722:	6923      	ldr	r3, [r4, #16]
 800e724:	443b      	add	r3, r7
 800e726:	6123      	str	r3, [r4, #16]
 800e728:	2000      	movs	r0, #0
 800e72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e72e:	bf00      	nop
 800e730:	0800ee56 	.word	0x0800ee56

0800e734 <_scanf_i>:
 800e734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e738:	4698      	mov	r8, r3
 800e73a:	4b76      	ldr	r3, [pc, #472]	; (800e914 <_scanf_i+0x1e0>)
 800e73c:	460c      	mov	r4, r1
 800e73e:	4682      	mov	sl, r0
 800e740:	4616      	mov	r6, r2
 800e742:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e746:	b087      	sub	sp, #28
 800e748:	ab03      	add	r3, sp, #12
 800e74a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e74e:	4b72      	ldr	r3, [pc, #456]	; (800e918 <_scanf_i+0x1e4>)
 800e750:	69a1      	ldr	r1, [r4, #24]
 800e752:	4a72      	ldr	r2, [pc, #456]	; (800e91c <_scanf_i+0x1e8>)
 800e754:	2903      	cmp	r1, #3
 800e756:	bf18      	it	ne
 800e758:	461a      	movne	r2, r3
 800e75a:	68a3      	ldr	r3, [r4, #8]
 800e75c:	9201      	str	r2, [sp, #4]
 800e75e:	1e5a      	subs	r2, r3, #1
 800e760:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e764:	bf88      	it	hi
 800e766:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e76a:	4627      	mov	r7, r4
 800e76c:	bf82      	ittt	hi
 800e76e:	eb03 0905 	addhi.w	r9, r3, r5
 800e772:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e776:	60a3      	strhi	r3, [r4, #8]
 800e778:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e77c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800e780:	bf98      	it	ls
 800e782:	f04f 0900 	movls.w	r9, #0
 800e786:	6023      	str	r3, [r4, #0]
 800e788:	463d      	mov	r5, r7
 800e78a:	f04f 0b00 	mov.w	fp, #0
 800e78e:	6831      	ldr	r1, [r6, #0]
 800e790:	ab03      	add	r3, sp, #12
 800e792:	7809      	ldrb	r1, [r1, #0]
 800e794:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e798:	2202      	movs	r2, #2
 800e79a:	f7f1 fd21 	bl	80001e0 <memchr>
 800e79e:	b328      	cbz	r0, 800e7ec <_scanf_i+0xb8>
 800e7a0:	f1bb 0f01 	cmp.w	fp, #1
 800e7a4:	d159      	bne.n	800e85a <_scanf_i+0x126>
 800e7a6:	6862      	ldr	r2, [r4, #4]
 800e7a8:	b92a      	cbnz	r2, 800e7b6 <_scanf_i+0x82>
 800e7aa:	6822      	ldr	r2, [r4, #0]
 800e7ac:	2308      	movs	r3, #8
 800e7ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e7b2:	6063      	str	r3, [r4, #4]
 800e7b4:	6022      	str	r2, [r4, #0]
 800e7b6:	6822      	ldr	r2, [r4, #0]
 800e7b8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800e7bc:	6022      	str	r2, [r4, #0]
 800e7be:	68a2      	ldr	r2, [r4, #8]
 800e7c0:	1e51      	subs	r1, r2, #1
 800e7c2:	60a1      	str	r1, [r4, #8]
 800e7c4:	b192      	cbz	r2, 800e7ec <_scanf_i+0xb8>
 800e7c6:	6832      	ldr	r2, [r6, #0]
 800e7c8:	1c51      	adds	r1, r2, #1
 800e7ca:	6031      	str	r1, [r6, #0]
 800e7cc:	7812      	ldrb	r2, [r2, #0]
 800e7ce:	f805 2b01 	strb.w	r2, [r5], #1
 800e7d2:	6872      	ldr	r2, [r6, #4]
 800e7d4:	3a01      	subs	r2, #1
 800e7d6:	2a00      	cmp	r2, #0
 800e7d8:	6072      	str	r2, [r6, #4]
 800e7da:	dc07      	bgt.n	800e7ec <_scanf_i+0xb8>
 800e7dc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800e7e0:	4631      	mov	r1, r6
 800e7e2:	4650      	mov	r0, sl
 800e7e4:	4790      	blx	r2
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	f040 8085 	bne.w	800e8f6 <_scanf_i+0x1c2>
 800e7ec:	f10b 0b01 	add.w	fp, fp, #1
 800e7f0:	f1bb 0f03 	cmp.w	fp, #3
 800e7f4:	d1cb      	bne.n	800e78e <_scanf_i+0x5a>
 800e7f6:	6863      	ldr	r3, [r4, #4]
 800e7f8:	b90b      	cbnz	r3, 800e7fe <_scanf_i+0xca>
 800e7fa:	230a      	movs	r3, #10
 800e7fc:	6063      	str	r3, [r4, #4]
 800e7fe:	6863      	ldr	r3, [r4, #4]
 800e800:	4947      	ldr	r1, [pc, #284]	; (800e920 <_scanf_i+0x1ec>)
 800e802:	6960      	ldr	r0, [r4, #20]
 800e804:	1ac9      	subs	r1, r1, r3
 800e806:	f000 f89f 	bl	800e948 <__sccl>
 800e80a:	f04f 0b00 	mov.w	fp, #0
 800e80e:	68a3      	ldr	r3, [r4, #8]
 800e810:	6822      	ldr	r2, [r4, #0]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d03d      	beq.n	800e892 <_scanf_i+0x15e>
 800e816:	6831      	ldr	r1, [r6, #0]
 800e818:	6960      	ldr	r0, [r4, #20]
 800e81a:	f891 c000 	ldrb.w	ip, [r1]
 800e81e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e822:	2800      	cmp	r0, #0
 800e824:	d035      	beq.n	800e892 <_scanf_i+0x15e>
 800e826:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800e82a:	d124      	bne.n	800e876 <_scanf_i+0x142>
 800e82c:	0510      	lsls	r0, r2, #20
 800e82e:	d522      	bpl.n	800e876 <_scanf_i+0x142>
 800e830:	f10b 0b01 	add.w	fp, fp, #1
 800e834:	f1b9 0f00 	cmp.w	r9, #0
 800e838:	d003      	beq.n	800e842 <_scanf_i+0x10e>
 800e83a:	3301      	adds	r3, #1
 800e83c:	f109 39ff 	add.w	r9, r9, #4294967295
 800e840:	60a3      	str	r3, [r4, #8]
 800e842:	6873      	ldr	r3, [r6, #4]
 800e844:	3b01      	subs	r3, #1
 800e846:	2b00      	cmp	r3, #0
 800e848:	6073      	str	r3, [r6, #4]
 800e84a:	dd1b      	ble.n	800e884 <_scanf_i+0x150>
 800e84c:	6833      	ldr	r3, [r6, #0]
 800e84e:	3301      	adds	r3, #1
 800e850:	6033      	str	r3, [r6, #0]
 800e852:	68a3      	ldr	r3, [r4, #8]
 800e854:	3b01      	subs	r3, #1
 800e856:	60a3      	str	r3, [r4, #8]
 800e858:	e7d9      	b.n	800e80e <_scanf_i+0xda>
 800e85a:	f1bb 0f02 	cmp.w	fp, #2
 800e85e:	d1ae      	bne.n	800e7be <_scanf_i+0x8a>
 800e860:	6822      	ldr	r2, [r4, #0]
 800e862:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800e866:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e86a:	d1bf      	bne.n	800e7ec <_scanf_i+0xb8>
 800e86c:	2310      	movs	r3, #16
 800e86e:	6063      	str	r3, [r4, #4]
 800e870:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e874:	e7a2      	b.n	800e7bc <_scanf_i+0x88>
 800e876:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800e87a:	6022      	str	r2, [r4, #0]
 800e87c:	780b      	ldrb	r3, [r1, #0]
 800e87e:	f805 3b01 	strb.w	r3, [r5], #1
 800e882:	e7de      	b.n	800e842 <_scanf_i+0x10e>
 800e884:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e888:	4631      	mov	r1, r6
 800e88a:	4650      	mov	r0, sl
 800e88c:	4798      	blx	r3
 800e88e:	2800      	cmp	r0, #0
 800e890:	d0df      	beq.n	800e852 <_scanf_i+0x11e>
 800e892:	6823      	ldr	r3, [r4, #0]
 800e894:	05db      	lsls	r3, r3, #23
 800e896:	d50d      	bpl.n	800e8b4 <_scanf_i+0x180>
 800e898:	42bd      	cmp	r5, r7
 800e89a:	d909      	bls.n	800e8b0 <_scanf_i+0x17c>
 800e89c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e8a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8a4:	4632      	mov	r2, r6
 800e8a6:	4650      	mov	r0, sl
 800e8a8:	4798      	blx	r3
 800e8aa:	f105 39ff 	add.w	r9, r5, #4294967295
 800e8ae:	464d      	mov	r5, r9
 800e8b0:	42bd      	cmp	r5, r7
 800e8b2:	d02d      	beq.n	800e910 <_scanf_i+0x1dc>
 800e8b4:	6822      	ldr	r2, [r4, #0]
 800e8b6:	f012 0210 	ands.w	r2, r2, #16
 800e8ba:	d113      	bne.n	800e8e4 <_scanf_i+0x1b0>
 800e8bc:	702a      	strb	r2, [r5, #0]
 800e8be:	6863      	ldr	r3, [r4, #4]
 800e8c0:	9e01      	ldr	r6, [sp, #4]
 800e8c2:	4639      	mov	r1, r7
 800e8c4:	4650      	mov	r0, sl
 800e8c6:	47b0      	blx	r6
 800e8c8:	6821      	ldr	r1, [r4, #0]
 800e8ca:	f8d8 3000 	ldr.w	r3, [r8]
 800e8ce:	f011 0f20 	tst.w	r1, #32
 800e8d2:	d013      	beq.n	800e8fc <_scanf_i+0x1c8>
 800e8d4:	1d1a      	adds	r2, r3, #4
 800e8d6:	f8c8 2000 	str.w	r2, [r8]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	6018      	str	r0, [r3, #0]
 800e8de:	68e3      	ldr	r3, [r4, #12]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	60e3      	str	r3, [r4, #12]
 800e8e4:	1bed      	subs	r5, r5, r7
 800e8e6:	44ab      	add	fp, r5
 800e8e8:	6925      	ldr	r5, [r4, #16]
 800e8ea:	445d      	add	r5, fp
 800e8ec:	6125      	str	r5, [r4, #16]
 800e8ee:	2000      	movs	r0, #0
 800e8f0:	b007      	add	sp, #28
 800e8f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8f6:	f04f 0b00 	mov.w	fp, #0
 800e8fa:	e7ca      	b.n	800e892 <_scanf_i+0x15e>
 800e8fc:	1d1a      	adds	r2, r3, #4
 800e8fe:	f8c8 2000 	str.w	r2, [r8]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f011 0f01 	tst.w	r1, #1
 800e908:	bf14      	ite	ne
 800e90a:	8018      	strhne	r0, [r3, #0]
 800e90c:	6018      	streq	r0, [r3, #0]
 800e90e:	e7e6      	b.n	800e8de <_scanf_i+0x1aa>
 800e910:	2001      	movs	r0, #1
 800e912:	e7ed      	b.n	800e8f0 <_scanf_i+0x1bc>
 800e914:	0800eb14 	.word	0x0800eb14
 800e918:	0800e141 	.word	0x0800e141
 800e91c:	0800aea5 	.word	0x0800aea5
 800e920:	0800f22e 	.word	0x0800f22e

0800e924 <_read_r>:
 800e924:	b538      	push	{r3, r4, r5, lr}
 800e926:	4d07      	ldr	r5, [pc, #28]	; (800e944 <_read_r+0x20>)
 800e928:	4604      	mov	r4, r0
 800e92a:	4608      	mov	r0, r1
 800e92c:	4611      	mov	r1, r2
 800e92e:	2200      	movs	r2, #0
 800e930:	602a      	str	r2, [r5, #0]
 800e932:	461a      	mov	r2, r3
 800e934:	f7f3 feda 	bl	80026ec <_read>
 800e938:	1c43      	adds	r3, r0, #1
 800e93a:	d102      	bne.n	800e942 <_read_r+0x1e>
 800e93c:	682b      	ldr	r3, [r5, #0]
 800e93e:	b103      	cbz	r3, 800e942 <_read_r+0x1e>
 800e940:	6023      	str	r3, [r4, #0]
 800e942:	bd38      	pop	{r3, r4, r5, pc}
 800e944:	20000520 	.word	0x20000520

0800e948 <__sccl>:
 800e948:	b570      	push	{r4, r5, r6, lr}
 800e94a:	780b      	ldrb	r3, [r1, #0]
 800e94c:	4604      	mov	r4, r0
 800e94e:	2b5e      	cmp	r3, #94	; 0x5e
 800e950:	bf0b      	itete	eq
 800e952:	784b      	ldrbeq	r3, [r1, #1]
 800e954:	1c48      	addne	r0, r1, #1
 800e956:	1c88      	addeq	r0, r1, #2
 800e958:	2200      	movne	r2, #0
 800e95a:	bf08      	it	eq
 800e95c:	2201      	moveq	r2, #1
 800e95e:	1e61      	subs	r1, r4, #1
 800e960:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800e964:	f801 2f01 	strb.w	r2, [r1, #1]!
 800e968:	42a9      	cmp	r1, r5
 800e96a:	d1fb      	bne.n	800e964 <__sccl+0x1c>
 800e96c:	b90b      	cbnz	r3, 800e972 <__sccl+0x2a>
 800e96e:	3801      	subs	r0, #1
 800e970:	bd70      	pop	{r4, r5, r6, pc}
 800e972:	f082 0201 	eor.w	r2, r2, #1
 800e976:	54e2      	strb	r2, [r4, r3]
 800e978:	4605      	mov	r5, r0
 800e97a:	4628      	mov	r0, r5
 800e97c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800e980:	292d      	cmp	r1, #45	; 0x2d
 800e982:	d006      	beq.n	800e992 <__sccl+0x4a>
 800e984:	295d      	cmp	r1, #93	; 0x5d
 800e986:	d0f3      	beq.n	800e970 <__sccl+0x28>
 800e988:	b909      	cbnz	r1, 800e98e <__sccl+0x46>
 800e98a:	4628      	mov	r0, r5
 800e98c:	e7f0      	b.n	800e970 <__sccl+0x28>
 800e98e:	460b      	mov	r3, r1
 800e990:	e7f1      	b.n	800e976 <__sccl+0x2e>
 800e992:	786e      	ldrb	r6, [r5, #1]
 800e994:	2e5d      	cmp	r6, #93	; 0x5d
 800e996:	d0fa      	beq.n	800e98e <__sccl+0x46>
 800e998:	42b3      	cmp	r3, r6
 800e99a:	dcf8      	bgt.n	800e98e <__sccl+0x46>
 800e99c:	3502      	adds	r5, #2
 800e99e:	4619      	mov	r1, r3
 800e9a0:	3101      	adds	r1, #1
 800e9a2:	428e      	cmp	r6, r1
 800e9a4:	5462      	strb	r2, [r4, r1]
 800e9a6:	dcfb      	bgt.n	800e9a0 <__sccl+0x58>
 800e9a8:	1af1      	subs	r1, r6, r3
 800e9aa:	3901      	subs	r1, #1
 800e9ac:	1c58      	adds	r0, r3, #1
 800e9ae:	42b3      	cmp	r3, r6
 800e9b0:	bfa8      	it	ge
 800e9b2:	2100      	movge	r1, #0
 800e9b4:	1843      	adds	r3, r0, r1
 800e9b6:	e7e0      	b.n	800e97a <__sccl+0x32>

0800e9b8 <_raise_r>:
 800e9b8:	291f      	cmp	r1, #31
 800e9ba:	b538      	push	{r3, r4, r5, lr}
 800e9bc:	4604      	mov	r4, r0
 800e9be:	460d      	mov	r5, r1
 800e9c0:	d904      	bls.n	800e9cc <_raise_r+0x14>
 800e9c2:	2316      	movs	r3, #22
 800e9c4:	6003      	str	r3, [r0, #0]
 800e9c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e9ca:	bd38      	pop	{r3, r4, r5, pc}
 800e9cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e9ce:	b112      	cbz	r2, 800e9d6 <_raise_r+0x1e>
 800e9d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e9d4:	b94b      	cbnz	r3, 800e9ea <_raise_r+0x32>
 800e9d6:	4620      	mov	r0, r4
 800e9d8:	f000 f830 	bl	800ea3c <_getpid_r>
 800e9dc:	462a      	mov	r2, r5
 800e9de:	4601      	mov	r1, r0
 800e9e0:	4620      	mov	r0, r4
 800e9e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9e6:	f000 b817 	b.w	800ea18 <_kill_r>
 800e9ea:	2b01      	cmp	r3, #1
 800e9ec:	d00a      	beq.n	800ea04 <_raise_r+0x4c>
 800e9ee:	1c59      	adds	r1, r3, #1
 800e9f0:	d103      	bne.n	800e9fa <_raise_r+0x42>
 800e9f2:	2316      	movs	r3, #22
 800e9f4:	6003      	str	r3, [r0, #0]
 800e9f6:	2001      	movs	r0, #1
 800e9f8:	e7e7      	b.n	800e9ca <_raise_r+0x12>
 800e9fa:	2400      	movs	r4, #0
 800e9fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ea00:	4628      	mov	r0, r5
 800ea02:	4798      	blx	r3
 800ea04:	2000      	movs	r0, #0
 800ea06:	e7e0      	b.n	800e9ca <_raise_r+0x12>

0800ea08 <raise>:
 800ea08:	4b02      	ldr	r3, [pc, #8]	; (800ea14 <raise+0xc>)
 800ea0a:	4601      	mov	r1, r0
 800ea0c:	6818      	ldr	r0, [r3, #0]
 800ea0e:	f7ff bfd3 	b.w	800e9b8 <_raise_r>
 800ea12:	bf00      	nop
 800ea14:	20000014 	.word	0x20000014

0800ea18 <_kill_r>:
 800ea18:	b538      	push	{r3, r4, r5, lr}
 800ea1a:	4d07      	ldr	r5, [pc, #28]	; (800ea38 <_kill_r+0x20>)
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	4604      	mov	r4, r0
 800ea20:	4608      	mov	r0, r1
 800ea22:	4611      	mov	r1, r2
 800ea24:	602b      	str	r3, [r5, #0]
 800ea26:	f7f3 fc93 	bl	8002350 <_kill>
 800ea2a:	1c43      	adds	r3, r0, #1
 800ea2c:	d102      	bne.n	800ea34 <_kill_r+0x1c>
 800ea2e:	682b      	ldr	r3, [r5, #0]
 800ea30:	b103      	cbz	r3, 800ea34 <_kill_r+0x1c>
 800ea32:	6023      	str	r3, [r4, #0]
 800ea34:	bd38      	pop	{r3, r4, r5, pc}
 800ea36:	bf00      	nop
 800ea38:	20000520 	.word	0x20000520

0800ea3c <_getpid_r>:
 800ea3c:	f7f3 bc80 	b.w	8002340 <_getpid>

0800ea40 <__submore>:
 800ea40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea44:	460c      	mov	r4, r1
 800ea46:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ea48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea4c:	4299      	cmp	r1, r3
 800ea4e:	d11d      	bne.n	800ea8c <__submore+0x4c>
 800ea50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ea54:	f7fa fbca 	bl	80091ec <_malloc_r>
 800ea58:	b918      	cbnz	r0, 800ea62 <__submore+0x22>
 800ea5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea66:	63a3      	str	r3, [r4, #56]	; 0x38
 800ea68:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ea6c:	6360      	str	r0, [r4, #52]	; 0x34
 800ea6e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ea72:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ea76:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ea7a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ea7e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ea82:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ea86:	6020      	str	r0, [r4, #0]
 800ea88:	2000      	movs	r0, #0
 800ea8a:	e7e8      	b.n	800ea5e <__submore+0x1e>
 800ea8c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ea8e:	0077      	lsls	r7, r6, #1
 800ea90:	463a      	mov	r2, r7
 800ea92:	f7ff fbf3 	bl	800e27c <_realloc_r>
 800ea96:	4605      	mov	r5, r0
 800ea98:	2800      	cmp	r0, #0
 800ea9a:	d0de      	beq.n	800ea5a <__submore+0x1a>
 800ea9c:	eb00 0806 	add.w	r8, r0, r6
 800eaa0:	4601      	mov	r1, r0
 800eaa2:	4632      	mov	r2, r6
 800eaa4:	4640      	mov	r0, r8
 800eaa6:	f7fe fa9d 	bl	800cfe4 <memcpy>
 800eaaa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800eaae:	f8c4 8000 	str.w	r8, [r4]
 800eab2:	e7e9      	b.n	800ea88 <__submore+0x48>

0800eab4 <_malloc_usable_size_r>:
 800eab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eab8:	1f18      	subs	r0, r3, #4
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	bfbc      	itt	lt
 800eabe:	580b      	ldrlt	r3, [r1, r0]
 800eac0:	18c0      	addlt	r0, r0, r3
 800eac2:	4770      	bx	lr

0800eac4 <_init>:
 800eac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac6:	bf00      	nop
 800eac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaca:	bc08      	pop	{r3}
 800eacc:	469e      	mov	lr, r3
 800eace:	4770      	bx	lr

0800ead0 <_fini>:
 800ead0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ead2:	bf00      	nop
 800ead4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ead6:	bc08      	pop	{r3}
 800ead8:	469e      	mov	lr, r3
 800eada:	4770      	bx	lr
