Search.setIndex({docnames:["Altera","DT5495","FIFO","FSM","ISE","Install","LUPO","MZTIO","README","TimingConstraints","VHDL","Vivado","counter","exp","index","tempverilog","tempvhdl","verilog"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.todo":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["Altera.rst","DT5495.rst","FIFO.rst","FSM.rst","ISE.rst","Install.rst","LUPO.rst","MZTIO.rst","README.rst","TimingConstraints.rst","VHDL.rst","Vivado.rst","counter.rst","exp.rst","index.rst","tempverilog.rst","tempvhdl.rst","verilog.rst"],objects:{},objnames:{},objtypes:{},terms:{"00":10,"0002":5,"0003":5,"001":5,"002":5,"003":5,"004":5,"01":10,"013":5,"0184":5,"046d":5,"06":4,"09fb":5,"0bda":5,"0e38":10,"10":9,"100":15,"1001":10,"11":10,"12":5,"14":5,"15":4,"16":15,"19":5,"1d6b":5,"20":10,"2001":15,"209053":5,"2107":5,"23":15,"254":15,"255":15,"256":15,"30":10,"31":[10,16],"313183_36284":4,"32":[10,15],"3_1207_2324":5,"413c":5,"57":5,"59":15,"60":15,"6001":5,"64":10,"666":5,"667":9,"7_1015_1":5,"8000":5,"8008":5,"8087":5,"89":5,"90401400":15,"98":15,"99":15,"boolean":[10,12],"byte":10,"case":[3,10,15],"default":3,"for":[10,12,14,16],"function":[10,15],"if":[3,10,12,15,16],"in":[5,10,15,16],"int":15,"new":4,"null":10,"return":15,"true":10,"with":10,_module_nam:5,a0:16,a1:16,abs:10,add:[4,9,12],add_:12,add_cnt:12,address:15,all:[4,10],altera:[8,9],altrea:8,alwai:[3,12,15],and:[12,16],ani:4,architectur:10,arrai:10,array_nam:15,arrays:15,arria10:5,articl:15,assign:15,b0:3,b1:3,be:15,becaus:15,begin:[3,10,12,15,16],bin:5,bit:[4,10,15],bit_vector:10,block:[10,15],blog:[4,15],bus:5,c077:5,caen:8,card:5,cd:5,cento:5,chipscop:14,chmod:5,cin:15,ckp1:9,clk100:16,clk1:9,clk2:9,clk:[3,12],clk_200:9,clk_200_p:9,clkin:9,clkout:9,clock:[4,10,14],code:[3,5],com:4,combin:15,comput:5,concurr:10,condit:12,configur:10,conflict:5,constant:10,content:14,contin:15,continu:5,corp:5,cout:15,creat:14,create_clock:9,create_generated_clock:9,csdn:15,cyclone10gx:5,data:10,data_in:15,data_out:15,data_out_it_0:15,ddrsdram:0,delai:14,dell:5,derive_pll_clock:9,design:5,detail:15,dettriga:16,dev:5,devdata:5,devic:[4,5],din:10,divide_bi:9,don:15,dout0:12,dout1:12,dout:[10,12],dout_tmp:12,downto:10,dt5495:[8,14],edit:5,eefocu:4,els:[3,10,12,15,16],elsif:[10,12],emerg:15,empti:2,end:[3,10,12,15,16],end_:12,end_cnt:12,endcas:3,endgener:15,endmodul:15,entiti:10,enumer:10,error:[5,15],event:[10,12,16],except:14,fadd:15,falling_edg:10,fals:10,fifo:[0,4,8],file:[4,5],file_nam:15,flag_add:13,flag_sel:13,for_loop:10,foundat:5,fpga:8,freetyp:5,freetype_curpath:5,freetype_level:5,freetype_majlevel:5,gcc:5,gener:[4,10,14,16],genreat:15,genvar:15,get_pin:9,get_port:9,gfor:15,guoke1993102:4,gz:5,here:3,hl:5,home:5,html:4,http:[4,15],hub:5,id:5,idl:3,idle2read_start:3,idle2s1_start:3,idle2write_start:3,if_elsif_end:10,if_then_els:10,ii:5,iic:8,inc:5,info:5,initi:15,input:[14,15],integ:[10,12],intel:[5,8],ip:[2,5,8,9],is:[10,15],is_module_rm:5,ise:8,isim:14,jtag:5,last:12,ld_library_path:5,led:8,lib:5,librari:10,library_path:5,lic:5,licens:5,list:15,load:5,localhost:5,log:5,logitech:5,loop:[10,16],loop_exit:10,lsusb:5,lupo:[8,14],m105:5,master_clock:9,max:[12,15],mem_arrai:15,memori:15,min:15,mmcm0:9,mod:10,mode:5,modelsim:[5,14],modelsim_as:5,modelsimprosetup:5,modul:[4,5,15,17],modulefil:5,mous:5,ms:10,msc:4,my_clk_nam:9,my_memori:15,mztio:[8,14],n_histogram_bit:16,n_histogram_reg:16,name:[5,9],nand:10,natur:10,negedg:[3,12],net:15,next:5,nios2:5,no:4,node:10,nor:10,normal:2,nornal:2,not:10,number:12,object:10,of:[10,15],ok:4,opt:5,optic:5,or:[3,10,12],os:5,other:[4,10],out1:3,out:15,output:[14,15],packag:10,part2:5,path:5,pcie:8,period:9,pll:0,port:10,posedg:[3,12],prepend:5,primit:15,procedur:10,process:[10,12,16],program:4,qdz:5,qsy:5,quartu:[5,8,14],quartusprosetup:5,r_shift1:10,r_signed_l:10,r_signed_r:10,r_unsigned_l:10,r_unsigned_r:10,ram:10,ramrom:0,rand:15,random:14,rang:[10,12],rdreq:2,read:3,reader:5,readm:14,readmemb:15,readmemh:15,real:10,realtek:5,reg:[12,15],rega:9,releas:5,rem:10,remov:5,replac:15,rerun:4,rising_edg:10,rom:[4,10],root:5,rst_n:[3,12],rts5182:5,run:5,s12s2_start:3,s1:3,s22idl:3,s22idl_start:3,s2:3,scaler:8,select:10,semiconductor:5,server:5,set:[5,14],signal:[10,12,15],signaltapii:14,simul:15,sourc:[4,9],spi:8,start:10,start_addr:15,state:10,state_typ:10,statement:10,statu:5,std_logic:10,std_logic_1164:10,std_logic_arith:10,std_logic_sign:10,std_logic_unsign:10,std_logic_vector:16,step1:10,step2:10,stop:10,stop_addr:15,stratix10:5,sum:15,synopsi:10,sys:5,sysclk:9,syscon:5,sysnam:5,system:15,tar:5,task:15,tcl:9,tco:9,tdata:9,temp:14,that:15,the:15,then:[10,12,16],thi:15,time:[10,14],tmin:9,tmp_histogram:16,to:[10,12,16],to_integ:10,to_unsign:[10,16],top:4,top_modul:15,triggera:16,tus:9,txclk:9,txoutclk:9,type:10,u0:15,uart:8,ui:15,unam:5,unexpect:5,uninstal:5,until:10,us:10,use:10,valu:[12,15],variabl:[10,15],verilog:[3,8,12,14],vhdl:[3,8,12,14],view:5,vinado:5,vivado:8,vivadolic:5,vsim:5,wait:10,waveform:9,weixin_38197667:15,when:10,when_cas:10,when_els:10,while_loop:10,wide:15,width:15,will:15,wire:12,with_select:10,won:15,word:10,wordsiz:15,write:3,wuhongyi:5,www:4,xdc:9,xilinx:[5,8,9],xilinx_ise_ds_lin_14:5,xilinx_vivado_sdk_2018:5,xnor:10,xor:10,xsetup:5,xvf:5,xx:3,xxx:4,xxxxx:3,zero:15,zheli:[4,9,11],zxvf:5},titles:["Altera \u8f6f\u4ef6","DT5495","FIFO","\u72b6\u6001\u673a","ISE \u8f6f\u4ef6","\u8f6f\u4ef6\u5b89\u88c5","LUPO","MZTIO","README","\u65f6\u5e8f\u7ea6\u675f","VHDL","Vivado \u8f6f\u4ef6","\u8ba1\u6570\u5668","\u7ecf\u9a8c\u603b\u7ed3","Application of FPGA in medium and low energy experimental nuclear physics","verilog \u4e34\u65f6\u5b58\u653e","VHDL temp","verilog"],titleterms:{"10":12,"for":15,"in":14,ahead:2,altera:[0,5,14],and:[10,14],applic:14,assign:[3,12],blaster:5,chipscop:4,clk:9,clock:9,cnt:12,creat:9,delai:9,dt5495:1,energi:14,except:9,experiment:14,fifo:[2,13,14],fpga:14,gener:15,gt:9,ieee:10,input:9,ip:[0,4],ise:[4,5,14],isim:4,linux:5,low:14,lupo:6,medium:14,modelsim:0,mztio:7,nuclear:14,numeric_std:10,of:14,output:9,physic:14,pll:9,quartu:0,random:15,readm:8,set:9,shift_left:10,shift_right:10,show:2,sign:10,signaltapii:0,state_c:3,state_n:3,std_logic_vector:10,temp:16,time:9,unsign:10,usb:5,verilog:[15,17],vhdl:[10,16],vivado:[5,11,14],xx2xx_start:3}})