module wideexpr_00182(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?s5:(6'sb001101)|((ctrl[3]?-((+(((ctrl[5]?(ctrl[3]?s5:5'b00001):{s3}))>=((s0)>=((ctrl[4]?2'b01:4'b0111)))))<=(((-((s2)^(2'sb00)))<<<((ctrl[1]?(ctrl[5]?2'b00:s6):$unsigned(3'sb011))))>>(4'b1001))):$signed(+((((ctrl[1]?(ctrl[5]?3'sb000:1'sb0):$signed(4'sb0101)))<<<((-(2'sb11))>>>((3'sb001)^(s3))))>>>($signed($unsigned(5'sb10100))))))));
  assign y1 = ((ctrl[0]?-($signed((ctrl[3]?2'sb00:s3))):(ctrl[6]?(+(3'b101))<<((ctrl[0]?3'sb011:6'sb010010)):$signed($unsigned(s2)))))!=((ctrl[4]?(((s1)&(s2))&((s4)<<<(2'sb11)))>>(6'b101100):(ctrl[7]?+({u1,s3,s3}):3'sb011)));
  assign y2 = u3;
  assign y3 = ((-(((ctrl[1]?s5:3'sb000))>>((u3)<<<(6'sb111000))))^~((s1)>>((~|(s6))-($unsigned(s6)))))&((ctrl[6]?((s0)-(5'sb11110))^~(((4'sb1001)+(s7))+(+(5'sb01000))):+(-((u0)>>(4'sb0010)))));
  assign y4 = s2;
  assign y5 = 4'b1000;
  assign y6 = 5'b01011;
  assign y7 = 1'sb1;
endmodule
