\begin{enumerate}[label=\thechapter.\arabic*,ref=\thechapter.\theenumi]
\item The network shown below has a resonant frequency of 150 kHz and bandwidth of 600
Hz. The Q-factor of the network is \rule{1cm}{0.15mm}\\
(rounded off to one decimal place).\\
\hfill(GATE 2022 EC)\\
\begin{figure}[ht]
  \centering
  
      \input{2022/EE/28/figs/ckt1}
  
  \caption{Circuit 1}
\end{figure}\\
\solution\\
\input{2022/EE/28/main.tex}
\pagebreak
\item A circuit with an ideal OPAMP is shown. The Bode plot for the magnitude (in dB)
 of the gain transfer function $ \brak{A \brak{j \omega}} = \dfrac{ V_{out}\brak{j \omega}}{V_{in}\brak{j \omega}}$ of the circuit is also
provided (here, $\omega$ is the angular frequency in $ rad/s $). The values of $R$ and $C$ are 
\begin{figure}[ht]
	\centering
    \includegraphics[width=\columnwidth]{2022/EC/42/figs/fig1.png}
    \label{fig:2022.42.39}
\end{figure} 
\begin{enumerate}[label = (\Alph*)]
     \item $R$ = $3k\ohm$,  $C$ = $1\mu F$\\
     \item $R$ = $1k\ohm$,  $C$ = $3\mu F$\\
     \item $R$ = $4k\ohm$,  $C$ = $1\mu F$\\
     \item $R$ = $3k\ohm$,  $C$ = $2\mu F$\\
\end{enumerate}
\hfill(GATE 2022 EC)\\
\solution\\
\input{2022/EC/42/ec.tex}
\pagebreak

\item  In the circuit shown, the load is driven by a sinusoidal A.C. voltage source $V_1 = 100\angle0\degree V$ at $50Hz$. Given $R_1 = 20\Omega$, $C_1 = \brak{\frac{1000}{\pi}}\mu F$, $L_1 = \brak{\frac{20}{\pi}}mH$ and $R_2 = 4\Omega$, the power factor is \_\_\_\_\_ (round off to one decimal place)\\
\hfill(GATE 2022 IN Q52)
\input{2022/IN/52/figs/question}
\solution
\input{2022/IN/52/GATE_22_IN_52.tex}
\pagebreak

\item For the circuit shown, the locus of the impedance $ Z\brak{j\omega}$ is plotted as $ \omega$ increases from zero to infinity. The values of $ R_1$ and $ R_2$ are:
\begin{enumerate}
    \item[(A)] $ R_1 = 2\text{ k\ohm}, R_2 = 3\text{ k\ohm}$
    \item[(B)]$ R_1 = 5\text{ k\ohm}, R_2 = 2\text{ k\ohm}$
    \item[(C)] $ R_1 = 5\text{ k\ohm}, R_2 = 2.5\text{ k\ohm}$
    \item[(D)] $ R_1 = 2\text{ k\ohm}, R_2 = 5\text{ k\ohm}$
\end{enumerate}

\begin{figure}[h!]
    \includegraphics[width = 0.6\columnwidth]{2022/EC/38/figs/qn_fig.pdf}
    \caption{Figure of circuit}
    \centering
    \label{fig: ece38_qn_fig}
\end{figure}

\begin{figure}[h!]
    \includegraphics[width = 0.6\columnwidth]{2022/EC/38/figs/fig_2.png}
    \caption{}
    \centering
    \label{fig: ece38qn_2_fig}
\end{figure}
\hfill(GATE ECE 2022 QUESTION 38)\\
\solution
\input{2022/EC/38/asnmt8.tex}
\pagebreak

\item In the bandpass filter circuit shown, $R_0 = 50\Omega$, $L_0 = 1 mH$, $C_0 = 10nF$. The q factor of the filter is 
\input{2022/IN/33/figs/fig_1}
\hfill(GATE 2022 IN Q33)\\
\solution
\input{2022/IN/33/main.tex}
\pagebreak

\item In the circuit shown below, the switch S is closed at $t=0$. The magnitude of the steady state voltage, in volts, across the $6\Omega$ resistor is \_\_\_\_\_.(\textit{round off to two decimal places})\\ \hfill(GATE 2022 EE Q31)
\input{2022/EE/31/figs/question}\\
\solution
\input{2022/EE/31/GATE_2022_EE_31.tex}
\pagebreak

\item An ideal OPAMP circuit with a sinusoidal input is shown in the figure. The 3dB frequency is the frequency at which the magnitude of the voltage gain decreases by 3 dB from the maximum value. Which of the options is/are correct?

\begin{figure}[H]
  \centering
  \input{2022/EC/26/codes/circuit1.tex}
  \label{fig:26fig1}
\end{figure}

\begin{enumerate}[label=(\Alph*)]
\item The circuit is a low pass filter.\\
\item The circuit is a high pass filter.\\
\item The 3 dB frequency is 1000rad/s.\\
\item The 3 dB frequency is $\frac{1000}{3}$rad/s.\\
\end{enumerate}
\hfill(GATE EC 2022)\\
\solution
\input{2022/EC/26/gate22.tex}
\pagebreak

\item A series $RLC$ circuit with $R = 10 \Omega$, $L = 50 mH$ and $C = 100 \micro F$ connected to
$200$ $V$, $50$ Hz supply consumes power $P$. The value of $L$ is changed such that this
circuit consumes same power $P$ but operates with lagging power factor. The new
value of L is $\hrulefill$ $mH$ (rounded off to two decimal places).
\hfill(GATE 33 BM 2022)

\solution
\input{2022/BM/33/main.tex}
\pagebreak

\item A single-phase full-bridge diode rectifier feeds a resistive load of $50 \Omega$ from a 200 V,
50 Hz single phase AC supply. If the diodes are ideal, then the active power, in watts,
drawn by the load is \rule{1cm}{0.5mm} (round off to nearest integer).  \\
\hfill (GATE EE 32)\\
\solution
\input{2022/EE/32/gate2.tex}
\pagebreak

\item The circuit shown is driven by a sinusoidal input voltage, $V_{\text{in}}$, resulting in the output voltage $V_{\text{out}}$. The frequency (in kilohertz) at which the voltage gain is 0 dB is (rounded off to two decimal places).
\begin{figure}[htb]
  \centering
  \input{2022/IN/56/figs/fig1.tex}
\end{figure}
\hfill(GATE IN 2022)\\
\solution
\input{2022/IN/56/gate.tex}
\pagebreak

\item An inductor having a $Q$-factor of 60 is connected in series with a capacitor having a $Q$-factor of 240. The overall $Q$-factor of the circuit is \_\_\_\_\_\_\_\_\_\_. (Round off to the nearest integer) \\
\hfill Gate 2022 EE Question 27\\
\solution
\input{2022/EE/27/gate2022.tex}
\pagebreak

\item In the circuit shown, the switch is initially closed. It is opened at t= 0 s and
remains open thereafter. The time (in milliseconds) at which the output voltage
$V_{out}$ becomes LOW is  (round off to three decimal places)\hfill(GATE IN 2022)\\
\input{2022/IN/64/figs/tikzque}
\solution\\
\input{2022/IN/64/gate3.tex}
\pagebreak

\item The steady state output $v_{out}$ of the circuit shown below, will
\begin{figure}[h]
    \centering
    \input{2022/EE/16/figs/ques}
    \caption{Circuit}
    \label{fig: 217.EE.16.1}
\end{figure}

\begin{enumerate}
    \item saturate to $+V_{DD}$
    \item saturate to $-V_{EE}$
    \item become equal to $0.1V$
    \item become equal to $-0.1V$
\end{enumerate}
\solution
\input{2022/EE/16/main.tex}
\pagebreak

\item For the circuit shown below with ideal diodes, the output will be :\\
\brak{A} $V_{\text{out}} = V_{\text{in}} \text{ for } V_{\text{in}}>0 $ \\
\brak{B} $V_{\text{out}} = V_{\text{in}} \text{ for } V_{\text{in}}<0 $ \\
\brak{C} $V_{\text{out}} = -V_{\text{in}} \text{ for } V_{\text{in}}>0 $ \\
\brak{D} $V_{\text{out}} = -V_{\text{in}} \text{ for } V_{\text{in}}<0 $ \\

\begin{figure}[ht]
  \centering
  \resizebox{0.55\columnwidth}{!}{\input{2022/EE/25/figs/figure.tex}}
  \caption{Gate EE 25 fig-1}
  \label{fig:gate_ee_25_1}
\end{figure}
\solution
\input{2022/EE/25/gate_ee_25.tex}
\pagebreak
\item A signal $V_{in}\brak{t}$ shown is applied from t=0ms to t=6ms to the circuit shown Given the intial voltage across capacitor is 0.3V, and that the diode is ideal,the open circuit voltage $V_{out}\brak{t}$ at t=5ms is
\begin{figure}[h]
    \centering
    \includegraphics[width=1\linewidth]{2022/IN/36/figs/figuree.png}
    \caption{ }
\end{figure}
\begin{enumerate}
\item $0.3$v\\
\item $0.6$v\\
\item $0.7$v\\
\item $1.0$v\\
\end{enumarate}
\hfill{GATE 2022 IN}
\Solution
\pagebreak
\end{enumerate}
