git clone --depth 1 --no-tags https://github.com/bman12three4/vga-text-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231167432
git clone --depth 1 --no-tags https://github.com/sparkmxy/Naive-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231191775
git clone --depth 1 --no-tags https://github.com/rominaehsanii/Digital-Design-Lab-Khu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226932261
git clone --depth 1 --no-tags https://github.com/owenhardy00/PID-Helicopter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226151868
git clone --depth 1 --no-tags https://github.com/klecknerlab/acoustic_array_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228489779
git clone --depth 1 --no-tags https://github.com/RossGann/Pong-Cyclone2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227803813
git clone --depth 1 --no-tags https://github.com/DerikAdan/TrenaDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228634500
git clone --depth 1 --no-tags https://github.com/Amezu/verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228682360
git clone --depth 1 --no-tags https://github.com/juliaps/Jups-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228723208
git clone --depth 1 --no-tags https://github.com/samuelcomeau6/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229156413
git clone --depth 1 --no-tags https://github.com/KrishnaTechHub/namaste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229380015
git clone --depth 1 --no-tags https://github.com/cyung3/Spartan-6-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229131766
git clone --depth 1 --no-tags https://github.com/mattwaldron/midieval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228268106
git clone --depth 1 --no-tags https://github.com/WasifButt/Super-Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231138222
git clone --depth 1 --no-tags https://github.com/mbe-lyc/SPPM-Coincidence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230306849
git clone --depth 1 --no-tags https://github.com/swhan0329/Traffic_Light_Coding_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230311570
git clone --depth 1 --no-tags https://github.com/meehan39/16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229880476
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Examples-7SegDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230343277
git clone --depth 1 --no-tags https://github.com/DigitalCircuit-ComputerSystem/DigitalCircuit-ComputerSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226603265
git clone --depth 1 --no-tags https://github.com/graytm/Too-Much-Cake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226411772
git clone --depth 1 --no-tags https://github.com/quanhe-code/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226334762
git clone --depth 1 --no-tags https://github.com/surinderdhillon2019/clk_wiz_0_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226526506
git clone --depth 1 --no-tags https://github.com/sirchuckalot/av_bfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226583547
git clone --depth 1 --no-tags https://github.com/zx1239856/SPIM23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226715351
git clone --depth 1 --no-tags https://github.com/torstencodes/BlockRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227669865
git clone --depth 1 --no-tags https://github.com/DamAbey/Niosii_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225319943
git clone --depth 1 --no-tags https://github.com/Quantum999/4-Bit-Universal-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225178756
git clone --depth 1 --no-tags https://github.com/gieflij/sw_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225295145
git clone --depth 1 --no-tags https://github.com/zentornoe/SW_GIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225114764
git clone --depth 1 --no-tags https://github.com/weiyi-li/32-bit-Single-cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225291417
git clone --depth 1 --no-tags https://github.com/wcptbtptpbcptdtptp/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228042671
git clone --depth 1 --no-tags https://github.com/N-dogg/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227304807
git clone --depth 1 --no-tags https://github.com/saurabhraj9618/uhd_latest_build.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229199411
git clone --depth 1 --no-tags https://github.com/mxh1999/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229383322
git clone --depth 1 --no-tags https://github.com/yankevn/LSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228545114
git clone --depth 1 --no-tags https://github.com/banksh/Xilinx-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230035250
git clone --depth 1 --no-tags https://github.com/Bill-hbrhbr/digital_systems_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231278960
git clone --depth 1 --no-tags https://github.com/M-Daeva/verilog-uart-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226544864
git clone --depth 1 --no-tags https://github.com/jfkbuzin/clock_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225405308
git clone --depth 1 --no-tags https://github.com/Alejandro0399/Tarea_12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225385737
git clone --depth 1 --no-tags https://github.com/PurbashaPanda1/Final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225380433
git clone --depth 1 --no-tags https://github.com/tanshinjie/ComputationStructure_PassTheBomb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225507990
git clone --depth 1 --no-tags https://github.com/mohsenkabirian/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225670639
git clone --depth 1 --no-tags https://github.com/grimmweeper/ColourCombinator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225680165
git clone --depth 1 --no-tags https://github.com/BiliouriV/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226710663
git clone --depth 1 --no-tags https://github.com/hoagkub/MIPS-PIPELINE-32-BIT-5-STAGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226673431
git clone --depth 1 --no-tags https://github.com/stank2010/Contest1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230332897
git clone --depth 1 --no-tags https://github.com/esteban-gasan/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230569961
git clone --depth 1 --no-tags https://github.com/CPUmaker/ComputerOrganizationDesign-BUAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230144849
git clone --depth 1 --no-tags https://github.com/ramyelgendi/RISC-V-Pipelined-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228857266
git clone --depth 1 --no-tags https://github.com/brunosmmm/logicap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231401680
git clone --depth 1 --no-tags https://github.com/Heppokoyuki/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229912870
git clone --depth 1 --no-tags https://github.com/CharlesLinLBK/Four-Person_Responder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225842828
git clone --depth 1 --no-tags https://github.com/marlls1989/verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226946517
git clone --depth 1 --no-tags https://github.com/zebra38324/SJTU_ComputerArchitectureExperiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227606664
git clone --depth 1 --no-tags https://github.com/microbraino/32bit_adder_substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228418871
git clone --depth 1 --no-tags https://github.com/sasa-git/HDL_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227065772
git clone --depth 1 --no-tags https://github.com/liubq98/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227795020
git clone --depth 1 --no-tags https://github.com/Yveswen111/FPGA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229005314
git clone --depth 1 --no-tags https://github.com/rogi77/SPI_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228149981
git clone --depth 1 --no-tags https://github.com/mohit11511/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231672681
git clone --depth 1 --no-tags https://github.com/nitishsoni079/32-BIT-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231518220
git clone --depth 1 --no-tags https://github.com/mohit11511/Cordic-_function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227805028
git clone --depth 1 --no-tags https://github.com/thodoxuan392/numberguessing_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228337194
git clone --depth 1 --no-tags https://github.com/SoyaManabe/clock24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226578208
git clone --depth 1 --no-tags https://github.com/singhkulneet/16-bit_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226849865
git clone --depth 1 --no-tags https://github.com/3ep-one/cad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227838730
git clone --depth 1 --no-tags https://github.com/LegendChen-X/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229367107
git clone --depth 1 --no-tags https://github.com/GasilinDV/phy_ksz9021_nios_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229421198
git clone --depth 1 --no-tags https://github.com/theoremoon/hardwares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229778953
git clone --depth 1 --no-tags https://github.com/SadafAsad/MIPS-Pipeline-CPU-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225442407
git clone --depth 1 --no-tags https://github.com/perry0513/SingleCycleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225568586
git clone --depth 1 --no-tags https://github.com/froncek/fpga_brute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225768463
git clone --depth 1 --no-tags https://github.com/passawayj/design-4-adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226149933
git clone --depth 1 --no-tags https://github.com/billsong0407/Combinational_Lock_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226400481
git clone --depth 1 --no-tags https://github.com/nevzatsevim/FPGA_Verilog_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226379001
git clone --depth 1 --no-tags https://github.com/OmarElNaja/FPGA-Advanced-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231836824
git clone --depth 1 --no-tags https://github.com/IamDestruction/HDLbits-Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228832826
git clone --depth 1 --no-tags https://github.com/leeseho/VerilogHDL_block_break_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226492396
git clone --depth 1 --no-tags https://github.com/joeljhanster/Electronic-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225737643
git clone --depth 1 --no-tags https://github.com/jsagsagat/JomezzyProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226636901
git clone --depth 1 --no-tags https://github.com/HadeelMabrouk/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226987780
git clone --depth 1 --no-tags https://github.com/YangZhaoWeblog/CS61CNote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231178205
git clone --depth 1 --no-tags https://github.com/kopinions/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231232924
git clone --depth 1 --no-tags https://github.com/GuillemCabo/VGA_BlackIce-Mx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231086750
git clone --depth 1 --no-tags https://github.com/Fighter-Ren/fre_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231041867
git clone --depth 1 --no-tags https://github.com/ChenYangZuo/HDU_EDAexperiment_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229912071
git clone --depth 1 --no-tags https://github.com/ljmsn/odivehardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230375749
git clone --depth 1 --no-tags https://github.com/jiazhiprojects/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230336208
git clone --depth 1 --no-tags https://github.com/bpanda-dev/dvlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226491320
git clone --depth 1 --no-tags https://github.com/passawayj/Design-ALU-20192-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226149029
git clone --depth 1 --no-tags https://github.com/mahussain1/Elevator-Desgin-and-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226104753
git clone --depth 1 --no-tags https://github.com/ChangOliver-ClassProject/CA19-Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226343456
git clone --depth 1 --no-tags https://github.com/smilepengg/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229860577
git clone --depth 1 --no-tags https://github.com/michael1017/verilog_dino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229921690
git clone --depth 1 --no-tags https://github.com/LilyLiu0719/CA2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229405344
