--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.675(R)|      SLOW  |   -3.205(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    5.297(R)|      SLOW  |   -2.648(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.314(R)|      SLOW  |   -2.150(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.812(R)|      SLOW  |         6.796(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.702(R)|      SLOW  |         6.721(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.017(R)|      SLOW  |         6.347(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.118(F)|      SLOW  |         6.573(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.614(F)|      SLOW  |         6.886(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.182(F)|      SLOW  |         6.622(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.620(F)|      SLOW  |         7.588(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.558(F)|      SLOW  |         7.543(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.416(F)|      SLOW  |         7.476(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        11.548(F)|      SLOW  |         7.423(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        11.421(F)|      SLOW  |         7.357(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.109(F)|      SLOW  |         6.587(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        11.414(F)|      SLOW  |         7.392(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        11.131(F)|      SLOW  |         7.186(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        11.095(F)|      SLOW  |         7.135(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        11.873(F)|      SLOW  |         7.646(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.171(F)|      SLOW  |         6.618(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        11.097(F)|      SLOW  |         7.153(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        12.055(F)|      SLOW  |         7.927(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.532(F)|      SLOW  |         8.109(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.403(F)|      SLOW  |         8.041(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.357(F)|      SLOW  |         8.635(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        13.214(F)|      SLOW  |         8.551(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.869(F)|      SLOW  |         6.421(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.073(F)|      SLOW  |         6.585(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.047(F)|      SLOW  |         6.532(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.309(F)|      SLOW  |         8.029(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.639(F)|      SLOW  |         7.553(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.210(R)|      SLOW  |         5.881(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.754(R)|      SLOW  |         5.619(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        13.331(R)|      SLOW  |         7.815(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        11.440(R)|      SLOW  |         7.001(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        11.441(R)|      SLOW  |         7.156(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        15.529(R)|      SLOW  |         7.828(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        15.525(R)|      SLOW  |         7.981(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        17.400(R)|      SLOW  |         8.237(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        17.399(R)|      SLOW  |         8.444(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        15.642(R)|      SLOW  |         7.723(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        17.748(R)|      SLOW  |         8.866(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        17.691(R)|      SLOW  |         8.959(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        12.008(R)|      SLOW  |         7.307(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        11.751(R)|      SLOW  |         6.925(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        12.067(R)|      SLOW  |         6.925(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |        12.230(R)|      SLOW  |         6.860(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |        12.626(R)|      SLOW  |         6.967(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |        12.622(R)|      SLOW  |         6.877(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |        10.630(R)|      SLOW  |         6.315(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        16.208(R)|      SLOW  |         9.083(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        10.654(R)|      SLOW  |         6.588(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        10.654(R)|      SLOW  |         6.660(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        12.649(R)|      SLOW  |         7.072(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        11.363(R)|      SLOW  |         6.801(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        12.648(R)|      SLOW  |         7.669(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        14.920(R)|      SLOW  |         8.110(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.896(R)|      SLOW  |         6.184(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        10.808(R)|      SLOW  |         6.034(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |        10.420(R)|      SLOW  |         6.273(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        12.378(R)|      SLOW  |         6.011(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.888(R)|      SLOW  |         6.416(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        12.380(R)|      SLOW  |         6.818(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        13.098(R)|      SLOW  |         7.084(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        13.100(R)|      SLOW  |         7.279(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.898(R)|      SLOW  |         5.766(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         8.077(R)|      SLOW  |         5.274(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        17.009(R)|      SLOW  |        10.663(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.571|    3.148|    2.345|    4.574|
RESET          |   15.829|   15.829|   15.606|   15.606|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    8.476|         |         |
GPIFII_PCLK_IN |    7.542|         |         |         |
RESET          |   12.543|   12.543|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.714|         |
RESET          |         |         |    2.152|    2.152|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 17:25:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



