

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_103_1'
================================================================
* Date:           Tue Feb  3 01:04:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1  |       64|       64|         1|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:103]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln103 = store i7 0, i7 %j" [top.cpp:103]   --->   Operation 5 'store' 'store_ln103' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [top.cpp:103]   --->   Operation 7 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln103 = icmp_eq  i7 %j_7, i7 64" [top.cpp:103]   --->   Operation 8 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %j_7, i7 1" [top.cpp:103]   --->   Operation 9 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc.split, void %VITIS_LOOP_109_2.exitStub" [top.cpp:103]   --->   Operation 10 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i7 %j_7" [top.cpp:103]   --->   Operation 11 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:104]   --->   Operation 12 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:103]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:103]   --->   Operation 14 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_7, i32 4, i32 5" [top.cpp:103]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %lshr_ln" [top.cpp:103]   --->   Operation 16 'zext' 'zext_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 17 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 18 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 19 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 20 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 21 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 22 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 23 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 24 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 25 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 26 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 27 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 28 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 29 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 30 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 31 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 32 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%switch_ln105 = switch i4 %trunc_ln103, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [top.cpp:105]   --->   Operation 33 'switch' 'switch_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.86>
ST_1 : Operation 34 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_14_addr" [top.cpp:105]   --->   Operation 34 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 35 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 14)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_13_addr" [top.cpp:105]   --->   Operation 36 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 37 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_12_addr" [top.cpp:105]   --->   Operation 38 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 39 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 12)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_11_addr" [top.cpp:105]   --->   Operation 40 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 41 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_10_addr" [top.cpp:105]   --->   Operation 42 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 43 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 10)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_9_addr" [top.cpp:105]   --->   Operation 44 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 45 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 9)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_8_addr" [top.cpp:105]   --->   Operation 46 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 47 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 8)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_7_addr" [top.cpp:105]   --->   Operation 48 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 49 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 7)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_6_addr" [top.cpp:105]   --->   Operation 50 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 51 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 6)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_5_addr" [top.cpp:105]   --->   Operation 52 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 53 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_4_addr" [top.cpp:105]   --->   Operation 54 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 55 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_3_addr" [top.cpp:105]   --->   Operation 56 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 57 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_2_addr" [top.cpp:105]   --->   Operation 58 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 59 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 2)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_1_addr" [top.cpp:105]   --->   Operation 60 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 61 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_addr" [top.cpp:105]   --->   Operation 62 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 63 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i2 %col_sums_15_addr" [top.cpp:105]   --->   Operation 64 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 65 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 15)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln103 = store i7 %add_ln103, i7 %j" [top.cpp:103]   --->   Operation 66 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.48>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc" [top.cpp:103]   --->   Operation 67 'br' 'br_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln103)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.176ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln103', top.cpp:103) of constant 0 on local variable 'j', top.cpp:103 [18]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:103) on local variable 'j', top.cpp:103 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln103', top.cpp:103) [22]  (0.897 ns)
	'store' operation 0 bit ('store_ln105', top.cpp:105) of constant 0 on array 'col_sums_9' [65]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
