# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s
...
---
name:            test_extract_v4int32
legalized:       true
regBankSelected: true
body:             |
  bb.1.entry:
    liveins: $x2

    ; CHECK-LABEL: name: test_extract_v4int32
    ; CHECK: liveins: $x2
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vec512 = COPY $x2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vec128 = COPY [[COPY]].sub_256_lo
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY1]]
    %1:vregbank(<16 x s32>) = COPY $x2
    %2:vregbank(<4 x s32>) = G_INTRINSIC intrinsic(@llvm.aie2.extract.I128.I512), %1(<16 x s32>)
    PseudoRET implicit $lr, implicit %2

...
---
name:            test_set_v32int16
legalized:       true
regBankSelected: true
body:             |
  bb.1.entry:
    liveins: $q0

    ; CHECK-LABEL: name: test_set_v32int16
    ; CHECK: liveins: $q0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vec128 = COPY $q0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vec256 = COPY [[COPY]]
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:vec256 = IMPLICIT_DEF
    ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vec512 = REG_SEQUENCE [[COPY1]], %subreg.sub_256_lo, [[DEF]], %subreg.sub_256_hi
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[REG_SEQUENCE]]
    %1:vregbank(<4 x s32>) = COPY $q0
    %2:vregbank(<16 x s32>) = G_INTRINSIC intrinsic(@llvm.aie2.set.I512.I128), %1(<4 x s32>)
    PseudoRET implicit $lr, implicit %2

...
