$date
   Sun Nov  2 22:02:27 2025
$end

$version
  2025.1.0
  $dumpfile ("lab7_simple.vcd") 
$end

$timescale
  1ps
$end

$scope module lab7_tb_simple $end
$var reg 1 ! clk $end
$var reg 1 " reset_n $end
$var reg 4 # usr_btn [3:0] $end
$var wire 4 $ usr_led [3:0] $end
$var wire 1 % uart_tx $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' reset_n $end
$var wire 4 ( usr_btn [3:0] $end
$var wire 4 $ usr_led [3:0] $end
$var wire 1 % uart_tx $end
$var wire 2 ) btn_level [1:0] $end
$var wire 2 * btn_pressed [1:0] $end
$var reg 2 + prev_btn_level [1:0] $end
$var reg 4 , state [3:0] $end
$var reg 4 - next_state [3:0] $end
$var reg 8 . counter [7:0] $end
$var reg 9 / output_counter [8:0] $end
$var reg 5 0 pool_counter [4:0] $end
$var reg 5 1 mult_counter [4:0] $end
$var reg 11 2 sram_addr [10:0] $end
$var wire 8 3 sram_data [7:0] $end
$var wire 1 4 sram_we $end
$var wire 1 5 sram_en $end
$var reg 1 6 uart_transmit $end
$var reg 8 7 uart_tx_data [7:0] $end
$var wire 1 8 uart_is_transmitting $end
$var reg 16 9 uart_delay [15:0] $end
$var reg 1 : output_ready $end
$var reg 5 ; mult_i [4:0] $end
$var reg 5 < mult_j [4:0] $end
$var reg 5 = mult_k [4:0] $end
$var integer 32 > pool_i [31:0] $end
$var integer 32 ? pool_row [31:0] $end
$var integer 32 @ pool_col [31:0] $end
$var reg 8 A pool_max [7:0] $end
$var integer 32 B t_i [31:0] $end
$var integer 32 C k [31:0] $end
$var reg 19 D partial_sum [18:0] $end
$var integer 32 E str_idx [31:0] $end
$var integer 32 F row [31:0] $end
$var integer 32 G col [31:0] $end
$scope module btn_db0 $end
$var wire 1 & clk $end
$var wire 1 H btn_input $end
$var wire 1 I btn_output $end
$var reg 32 J counter [31:0] $end
$upscope $end
$scope module btn_db1 $end
$var wire 1 & clk $end
$var wire 1 K btn_input $end
$var wire 1 L btn_output $end
$var reg 32 M counter [31:0] $end
$upscope $end
$scope module ram0 $end
$var wire 1 & clk $end
$var wire 1 4 we $end
$var wire 1 5 en $end
$var wire 11 N addr [10:0] $end
$var wire 8 O data_i [7:0] $end
$var reg 8 P data_o [7:0] $end
$upscope $end
$scope module uart0 $end
$var wire 1 & clk $end
$var wire 1 Q rst $end
$var wire 1 R rx $end
$var wire 1 % tx $end
$var wire 1 S transmit $end
$var wire 8 T tx_byte [7:0] $end
$var wire 1 U received $end
$var wire 8 V rx_byte [7:0] $end
$var wire 1 W is_receiving $end
$var wire 1 8 is_transmitting $end
$var wire 1 X recv_error $end
$var reg 11 Y rx_clk_divider [10:0] $end
$var reg 11 Z tx_clk_divider [10:0] $end
$var reg 1 [ rx_ff $end
$var reg 3 \ recv_state [2:0] $end
$var reg 6 ] rx_countdown [5:0] $end
$var reg 4 ^ rx_bits_remaining [3:0] $end
$var reg 8 _ rx_data [7:0] $end
$var reg 1 ` tx_out $end
$var reg 2 a tx_state [1:0] $end
$var reg 6 b tx_countdown [5:0] $end
$var reg 4 c tx_bits_remaining [3:0] $end
$var reg 8 d tx_data [7:0] $end
$upscope $end
$scope function hex_to_ascii $end
$var reg 8 e hex_to_ascii [7:0] $end
$var reg 4 f hex [3:0] $end
$upscope $end
$upscope $end
$scope task display_matrix_A $end
$var integer 32 g i [31:0] $end
$var integer 32 h j [31:0] $end
$upscope $end
$scope task display_pooled_A $end
$var integer 32 i i [31:0] $end
$var integer 32 j j [31:0] $end
$upscope $end
$scope task display_result_C $end
$var integer 32 k i [31:0] $end
$var integer 32 l j [31:0] $end
$var integer 32 m errors [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
b0 #
bx $
1%
0&
0'
b0 (
bx )
bx *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
bx 3
04
x5
x6
bx 7
08
bx 9
x:
bx ;
bx <
bx =
bx >
bx ?
bx @
bx A
bx B
bx C
bx D
bx E
bx F
bx G
0H
xI
bx J
0K
xL
bx M
bx N
b0 O
bx P
1Q
1R
xS
bx T
0U
bx V
0W
0X
b1010001011 Y
b1010001011 Z
x[
b0 \
bx ]
bx ^
bx _
1`
b0 a
bx b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
bx j
bx k
bx l
bx m
$end

#5000
1!
b0 $
1&
b0 )
b0 *
b0 +
b0 ,
b0 -
b0 .
b0 /
b0 0
b0 1
b0 2
05
06
b0 9
0I
b0 J
0L
b0 M
b0 N
0S
b1010001010 Y
b1010001010 Z

#10000
0!
0&

#15000
1!
1&
b1 3
0:
b1 P
b1010001001 Y
b1010001001 Z

#20000
0!
0&

#25000
1!
1&
b1010001000 Y
b1010001000 Z

#30000
0!
0&

#35000
1!
1&
b1010000111 Y
b1010000111 Z

#40000
0!
0&

#45000
1!
1&
b1010000110 Y
b1010000110 Z

#50000
0!
0&

#55000
1!
1&
b1010000101 Y
b1010000101 Z

#60000
0!
0&

#65000
1!
1&
b1010000100 Y
b1010000100 Z

#70000
0!
0&

#75000
1!
1&
b1010000011 Y
b1010000011 Z

#80000
0!
0&

#85000
1!
1&
b1010000010 Y
b1010000010 Z

#90000
0!
0&

#95000
1!
1&
b1010000001 Y
b1010000001 Z

#100000
0!
1"
0&
1'
0Q

#105000
1!
1&
b1010000000 Y
b1010000000 Z
1[

#110000
0!
0&

#115000
1!
1&
b1001111111 Y
b1001111111 Z

#120000
0!
0&

#125000
1!
1&
b1001111110 Y
b1001111110 Z

#130000
0!
0&

#135000
1!
1&
b1001111101 Y
b1001111101 Z

#140000
0!
0&

#145000
1!
1&
b1001111100 Y
b1001111100 Z

#150000
0!
0&

#155000
1!
1&
b1001111011 Y
b1001111011 Z

#160000
0!
0&

#165000
1!
1&
b1001111010 Y
b1001111010 Z

#170000
0!
0&

#175000
1!
1&
b1001111001 Y
b1001111001 Z

#180000
0!
0&

#185000
1!
1&
b1001111000 Y
b1001111000 Z

#190000
0!
0&

#195000
1!
1&
b1001110111 Y
b1001110111 Z

#200000
0!
0&

#205000
1!
1&
b1001110110 Y
b1001110110 Z

#210000
0!
0&

#215000
1!
1&
b1001110101 Y
b1001110101 Z

#220000
0!
0&

#225000
1!
1&
b1001110100 Y
b1001110100 Z

#230000
0!
0&

#235000
1!
1&
b1001110011 Y
b1001110011 Z

#240000
0!
0&

#245000
1!
1&
b1001110010 Y
b1001110010 Z

#250000
0!
0&

#255000
1!
1&
b1001110001 Y
b1001110001 Z

#260000
0!
0&

#265000
1!
1&
b1001110000 Y
b1001110000 Z

#270000
0!
0&

#275000
1!
1&
b1001101111 Y
b1001101111 Z

#280000
0!
0&

#285000
1!
1&
b1001101110 Y
b1001101110 Z

#290000
0!
0&

#295000
1!
1&
b1001101101 Y
b1001101101 Z

#300000
0!
0&

#305000
1!
1&
b1001101100 Y
b1001101100 Z

#310000
0!
0&

#315000
1!
1&
b1001101011 Y
b1001101011 Z

#320000
0!
0&

#325000
1!
1&
b1001101010 Y
b1001101010 Z

#330000
0!
0&

#335000
1!
1&
b1001101001 Y
b1001101001 Z

#340000
0!
0&

#345000
1!
1&
b1001101000 Y
b1001101000 Z

#350000
0!
0&

#355000
1!
1&
b1001100111 Y
b1001100111 Z

#360000
0!
0&

#365000
1!
1&
b1001100110 Y
b1001100110 Z

#370000
0!
0&

#375000
1!
1&
b1001100101 Y
b1001100101 Z

#380000
0!
0&

#385000
1!
1&
b1001100100 Y
b1001100100 Z

#390000
0!
0&

#395000
1!
1&
b1001100011 Y
b1001100011 Z

#400000
0!
0&

#405000
1!
1&
b1001100010 Y
b1001100010 Z

#410000
0!
0&

#415000
1!
1&
b1001100001 Y
b1001100001 Z

#420000
0!
0&

#425000
1!
1&
b1001100000 Y
b1001100000 Z

#430000
0!
0&

#435000
1!
1&
b1001011111 Y
b1001011111 Z

#440000
0!
0&

#445000
1!
1&
b1001011110 Y
b1001011110 Z

#450000
0!
0&

#455000
1!
1&
b1001011101 Y
b1001011101 Z

#460000
0!
0&

#465000
1!
1&
b1001011100 Y
b1001011100 Z

#470000
0!
0&

#475000
1!
1&
b1001011011 Y
b1001011011 Z

#480000
0!
0&

#485000
1!
1&
b1001011010 Y
b1001011010 Z

#490000
0!
0&

#495000
1!
1&
b1001011001 Y
b1001011001 Z

#500000
0!
0&

#505000
1!
1&
b1001011000 Y
b1001011000 Z

#510000
0!
0&

#515000
1!
1&
b1001010111 Y
b1001010111 Z

#520000
0!
0&

#525000
1!
1&
b1001010110 Y
b1001010110 Z

#530000
0!
0&

#535000
1!
1&
b1001010101 Y
b1001010101 Z

#540000
0!
0&

#545000
1!
1&
b1001010100 Y
b1001010100 Z

#550000
0!
0&

#555000
1!
1&
b1001010011 Y
b1001010011 Z

#560000
0!
0&

#565000
1!
1&
b1001010010 Y
b1001010010 Z

#570000
0!
0&

#575000
1!
1&
b1001010001 Y
b1001010001 Z

#580000
0!
0&

#585000
1!
1&
b1001010000 Y
b1001010000 Z

#590000
0!
0&

#595000
1!
1&
b1001001111 Y
b1001001111 Z

#600000
0!
0&

#605000
1!
1&
b1001001110 Y
b1001001110 Z

#610000
0!
0&

#615000
1!
1&
b1001001101 Y
b1001001101 Z

#620000
0!
0&

#625000
1!
1&
b1001001100 Y
b1001001100 Z

#630000
0!
0&

#635000
1!
1&
b1001001011 Y
b1001001011 Z

#640000
0!
0&

#645000
1!
1&
b1001001010 Y
b1001001010 Z

#650000
0!
0&

#655000
1!
1&
b1001001001 Y
b1001001001 Z

#660000
0!
0&

#665000
1!
1&
b1001001000 Y
b1001001000 Z

#670000
0!
0&

#675000
1!
1&
b1001000111 Y
b1001000111 Z

#680000
0!
0&

#685000
1!
1&
b1001000110 Y
b1001000110 Z

#690000
0!
0&

#695000
1!
1&
b1001000101 Y
b1001000101 Z

#700000
0!
0&

#705000
1!
1&
b1001000100 Y
b1001000100 Z

#710000
0!
0&

#715000
1!
1&
b1001000011 Y
b1001000011 Z

#720000
0!
0&

#725000
1!
1&
b1001000010 Y
b1001000010 Z

#730000
0!
0&

#735000
1!
1&
b1001000001 Y
b1001000001 Z

#740000
0!
0&

#745000
1!
1&
b1001000000 Y
b1001000000 Z

#750000
0!
0&

#755000
1!
1&
b1000111111 Y
b1000111111 Z

#760000
0!
0&

#765000
1!
1&
b1000111110 Y
b1000111110 Z

#770000
0!
0&

#775000
1!
1&
b1000111101 Y
b1000111101 Z

#780000
0!
0&

#785000
1!
1&
b1000111100 Y
b1000111100 Z

#790000
0!
0&

#795000
1!
1&
b1000111011 Y
b1000111011 Z

#800000
0!
0&

#805000
1!
1&
b1000111010 Y
b1000111010 Z

#810000
0!
0&

#815000
1!
1&
b1000111001 Y
b1000111001 Z

#820000
0!
0&

#825000
1!
1&
b1000111000 Y
b1000111000 Z

#830000
0!
0&

#835000
1!
1&
b1000110111 Y
b1000110111 Z

#840000
0!
0&

#845000
1!
1&
b1000110110 Y
b1000110110 Z

#850000
0!
0&

#855000
1!
1&
b1000110101 Y
b1000110101 Z

#860000
0!
0&

#865000
1!
1&
b1000110100 Y
b1000110100 Z

#870000
0!
0&

#875000
1!
1&
b1000110011 Y
b1000110011 Z

#880000
0!
0&

#885000
1!
1&
b1000110010 Y
b1000110010 Z

#890000
0!
0&

#895000
1!
1&
b1000110001 Y
b1000110001 Z

#900000
0!
0&

#905000
1!
1&
b1000110000 Y
b1000110000 Z

#910000
0!
0&

#915000
1!
1&
b1000101111 Y
b1000101111 Z

#920000
0!
0&

#925000
1!
1&
b1000101110 Y
b1000101110 Z

#930000
0!
0&

#935000
1!
1&
b1000101101 Y
b1000101101 Z

#940000
0!
0&

#945000
1!
1&
b1000101100 Y
b1000101100 Z

#950000
0!
0&

#955000
1!
1&
b1000101011 Y
b1000101011 Z

#960000
0!
0&

#965000
1!
1&
b1000101010 Y
b1000101010 Z

#970000
0!
0&

#975000
1!
1&
b1000101001 Y
b1000101001 Z

#980000
0!
0&

#985000
1!
1&
b1000101000 Y
b1000101000 Z

#990000
0!
0&

#995000
1!
1&
b1000100111 Y
b1000100111 Z

#1000000
0!
0&
