<stg><name>llama_layer_Pipeline_VITIS_LOOP_27_22</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %norm_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm_2

]]></Node>
<StgValue><ssdm name="norm_2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln27_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="sext_ln27_2_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln27_2_cast = sext i62 %sext_ln27_2_read

]]></Node>
<StgValue><ssdm name="sext_ln27_2_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln27 = store i10 0, i10 %i_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc16.i62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc16.i62:0 %i = load i10 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i62:1 %add_ln27 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc16.i62:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i62:3 %icmp_ln27 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16.i62:4 %br_ln27 = br i1 %icmp_ln27, void %for.inc16.i62.split, void %kernel_rmsnorm.exit63.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="10">
<![CDATA[
for.inc16.i62.split:1 %trunc_ln27 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.i62.split:5 %lshr_ln27_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln27_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:6 %zext_ln27_2 = zext i7 %lshr_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:7 %layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:8 %layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_28_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:9 %layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_29_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:10 %layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_30_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:11 %layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_31_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:12 %layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_32_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:13 %layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_33_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:14 %layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="layer_output_34_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:15 %muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:16 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:17 %muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_28_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:18 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:19 %muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_29_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:20 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:21 %muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_30_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:22 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:23 %muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_31_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:24 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:25 %muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_32_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:26 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:27 %muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_33_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:28 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:29 %muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_34_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:30 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:41 %ffn_input_addr = getelementptr i32 %ffn_input, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:42 %ffn_input_44_addr = getelementptr i32 %ffn_input_44, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_44_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:43 %ffn_input_45_addr = getelementptr i32 %ffn_input_45, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_45_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:44 %ffn_input_46_addr = getelementptr i32 %ffn_input_46, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_46_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:45 %ffn_input_47_addr = getelementptr i32 %ffn_input_47, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_47_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:46 %ffn_input_48_addr = getelementptr i32 %ffn_input_48, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_48_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:47 %ffn_input_49_addr = getelementptr i32 %ffn_input_49, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_49_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i62.split:48 %ffn_input_50_addr = getelementptr i32 %ffn_input_50, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="ffn_input_50_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc16.i62.split:49 %switch_ln28 = switch i3 %trunc_ln27, void %arrayidx15.i5993.case.7, i3 0, void %arrayidx15.i5993.case.0, i3 1, void %arrayidx15.i5993.case.1, i3 2, void %arrayidx15.i5993.case.2, i3 3, void %arrayidx15.i5993.case.3, i3 4, void %arrayidx15.i5993.case.4, i3 5, void %arrayidx15.i5993.case.5, i3 6, void %arrayidx15.i5993.case.6

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15.i5993.exit:0 %store_ln27 = store i10 %add_ln27, i10 %i_8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.exit:1 %br_ln27 = br void %for.inc16.i62

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:16 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:18 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:20 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:22 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:24 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:26 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:28 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i62.split:30 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc16.i62.split:31 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln27

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i62.split:32 %muxLogicI0_to_mul10_i2 = muxlogic i32 %tmp_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul10_i2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i62.split:33 %muxLogicI1_to_mul10_i2 = muxlogic i32 %norm_2_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul10_i2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i62.split:34 %mul10_i2 = fmul i32 %tmp_7, i32 %norm_2_read

]]></Node>
<StgValue><ssdm name="mul10_i2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc16.i62.split:0 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_2_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32">
<![CDATA[
for.inc16.i62.split:35 %muxLogicAXIMCE_to_gmem2_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc16.i62.split:36 %gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i62.split:37 %bitcast_ln28 = bitcast i32 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i62.split:38 %muxLogicI0_to_mul13_i2 = muxlogic i32 %mul10_i2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul13_i2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i62.split:39 %muxLogicI1_to_mul13_i2 = muxlogic i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul13_i2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.i62.split:2 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.i62.split:3 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i62.split:4 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i62.split:40 %mul13_i2 = fmul i32 %mul10_i2, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul13_i2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
kernel_rmsnorm.exit63.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.6:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.6:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_49_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.6:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_49_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.6:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.5:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.5:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_48_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.5:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_48_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.5:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.4:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.4:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_47_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.4:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_47_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.4:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.3:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.3:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_46_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.3:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_46_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.3:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.2:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.2:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_45_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.2:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_45_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.2:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.1:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.1:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_44_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.1:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_44_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.1:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.0:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.0:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.0:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.0:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i5993.case.7:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i5993.case.7:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_50_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i5993.case.7:2 %store_ln28 = store i32 %mul13_i2, i7 %ffn_input_50_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i5993.case.7:3 %br_ln28 = br void %arrayidx15.i5993.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="sext_ln27_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln27_2"/></StgValue>
</port>
<port id="133" name="norm_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_2"/></StgValue>
</port>
<port id="134" name="ffn_input" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="layer_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="layer_output_28" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="layer_output_29" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="layer_output_30" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="layer_output_31" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="layer_output_32" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="layer_output_33" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="layer_output_34" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="ffn_input_44" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="ffn_input_45" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="ffn_input_46" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="ffn_input_47" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="ffn_input_48" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="ffn_input_49" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="ffn_input_50" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="151" from="StgValue_150" to="i_8" fromId="150" toId="9">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.float" to="norm_2_read" fromId="152" toId="10">
</dataflow>
<dataflow id="154" from="norm_2" to="norm_2_read" fromId="133" toId="10">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln27_2_read" fromId="155" toId="11">
</dataflow>
<dataflow id="157" from="sext_ln27_2" to="sext_ln27_2_read" fromId="132" toId="11">
</dataflow>
<dataflow id="158" from="sext_ln27_2_read" to="sext_ln27_2_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="159" toId="13">
</dataflow>
<dataflow id="161" from="gmem2" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="163" from="empty_51" to="specinterface_ln0" fromId="162" toId="13">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="166" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="168" from="empty_107" to="specinterface_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="169" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="172" from="empty_55" to="specinterface_ln0" fromId="171" toId="13">
</dataflow>
<dataflow id="174" from="empty_53" to="specinterface_ln0" fromId="173" toId="13">
</dataflow>
<dataflow id="175" from="empty_107" to="specinterface_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="13">
</dataflow>
<dataflow id="178" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="13">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="13">
</dataflow>
<dataflow id="181" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="13">
</dataflow>
<dataflow id="182" from="empty_107" to="specinterface_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="183" from="empty_107" to="specinterface_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="13">
</dataflow>
<dataflow id="186" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="187" from="StgValue_164" to="specinterface_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="189" from="StgValue_188" to="store_ln27" fromId="188" toId="14">
</dataflow>
<dataflow id="190" from="i_8" to="store_ln27" fromId="9" toId="14">
</dataflow>
<dataflow id="191" from="i_8" to="i" fromId="9" toId="16">
</dataflow>
<dataflow id="192" from="i" to="add_ln27" fromId="16" toId="17">
</dataflow>
<dataflow id="194" from="StgValue_193" to="add_ln27" fromId="193" toId="17">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="195" toId="18">
</dataflow>
<dataflow id="197" from="gmem2" to="specbitsmap_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="198" from="i" to="icmp_ln27" fromId="16" toId="19">
</dataflow>
<dataflow id="200" from="StgValue_199" to="icmp_ln27" fromId="199" toId="19">
</dataflow>
<dataflow id="201" from="icmp_ln27" to="br_ln27" fromId="19" toId="20">
</dataflow>
<dataflow id="202" from="i" to="trunc_ln27" fromId="16" toId="21">
</dataflow>
<dataflow id="204" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln27_2" fromId="203" toId="22">
</dataflow>
<dataflow id="205" from="i" to="lshr_ln27_2" fromId="16" toId="22">
</dataflow>
<dataflow id="207" from="StgValue_206" to="lshr_ln27_2" fromId="206" toId="22">
</dataflow>
<dataflow id="209" from="StgValue_208" to="lshr_ln27_2" fromId="208" toId="22">
</dataflow>
<dataflow id="210" from="lshr_ln27_2" to="zext_ln27_2" fromId="22" toId="23">
</dataflow>
<dataflow id="211" from="layer_output" to="layer_output_addr" fromId="135" toId="24">
</dataflow>
<dataflow id="213" from="StgValue_212" to="layer_output_addr" fromId="212" toId="24">
</dataflow>
<dataflow id="214" from="zext_ln27_2" to="layer_output_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="215" from="layer_output_28" to="layer_output_28_addr" fromId="136" toId="25">
</dataflow>
<dataflow id="216" from="StgValue_212" to="layer_output_28_addr" fromId="212" toId="25">
</dataflow>
<dataflow id="217" from="zext_ln27_2" to="layer_output_28_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="218" from="layer_output_29" to="layer_output_29_addr" fromId="137" toId="26">
</dataflow>
<dataflow id="219" from="StgValue_212" to="layer_output_29_addr" fromId="212" toId="26">
</dataflow>
<dataflow id="220" from="zext_ln27_2" to="layer_output_29_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="221" from="layer_output_30" to="layer_output_30_addr" fromId="138" toId="27">
</dataflow>
<dataflow id="222" from="StgValue_212" to="layer_output_30_addr" fromId="212" toId="27">
</dataflow>
<dataflow id="223" from="zext_ln27_2" to="layer_output_30_addr" fromId="23" toId="27">
</dataflow>
<dataflow id="224" from="layer_output_31" to="layer_output_31_addr" fromId="139" toId="28">
</dataflow>
<dataflow id="225" from="StgValue_212" to="layer_output_31_addr" fromId="212" toId="28">
</dataflow>
<dataflow id="226" from="zext_ln27_2" to="layer_output_31_addr" fromId="23" toId="28">
</dataflow>
<dataflow id="227" from="layer_output_32" to="layer_output_32_addr" fromId="140" toId="29">
</dataflow>
<dataflow id="228" from="StgValue_212" to="layer_output_32_addr" fromId="212" toId="29">
</dataflow>
<dataflow id="229" from="zext_ln27_2" to="layer_output_32_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="230" from="layer_output_33" to="layer_output_33_addr" fromId="141" toId="30">
</dataflow>
<dataflow id="231" from="StgValue_212" to="layer_output_33_addr" fromId="212" toId="30">
</dataflow>
<dataflow id="232" from="zext_ln27_2" to="layer_output_33_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="233" from="layer_output_34" to="layer_output_34_addr" fromId="142" toId="31">
</dataflow>
<dataflow id="234" from="StgValue_212" to="layer_output_34_addr" fromId="212" toId="31">
</dataflow>
<dataflow id="235" from="zext_ln27_2" to="layer_output_34_addr" fromId="23" toId="31">
</dataflow>
<dataflow id="236" from="layer_output_addr" to="muxLogicRAMAddr_to_layer_output_load" fromId="24" toId="32">
</dataflow>
<dataflow id="237" from="layer_output_addr" to="layer_output_load" fromId="24" toId="33">
</dataflow>
<dataflow id="238" from="layer_output_28_addr" to="muxLogicRAMAddr_to_layer_output_28_load" fromId="25" toId="34">
</dataflow>
<dataflow id="239" from="layer_output_28_addr" to="layer_output_28_load" fromId="25" toId="35">
</dataflow>
<dataflow id="240" from="layer_output_29_addr" to="muxLogicRAMAddr_to_layer_output_29_load" fromId="26" toId="36">
</dataflow>
<dataflow id="241" from="layer_output_29_addr" to="layer_output_29_load" fromId="26" toId="37">
</dataflow>
<dataflow id="242" from="layer_output_30_addr" to="muxLogicRAMAddr_to_layer_output_30_load" fromId="27" toId="38">
</dataflow>
<dataflow id="243" from="layer_output_30_addr" to="layer_output_30_load" fromId="27" toId="39">
</dataflow>
<dataflow id="244" from="layer_output_31_addr" to="muxLogicRAMAddr_to_layer_output_31_load" fromId="28" toId="40">
</dataflow>
<dataflow id="245" from="layer_output_31_addr" to="layer_output_31_load" fromId="28" toId="41">
</dataflow>
<dataflow id="246" from="layer_output_32_addr" to="muxLogicRAMAddr_to_layer_output_32_load" fromId="29" toId="42">
</dataflow>
<dataflow id="247" from="layer_output_32_addr" to="layer_output_32_load" fromId="29" toId="43">
</dataflow>
<dataflow id="248" from="layer_output_33_addr" to="muxLogicRAMAddr_to_layer_output_33_load" fromId="30" toId="44">
</dataflow>
<dataflow id="249" from="layer_output_33_addr" to="layer_output_33_load" fromId="30" toId="45">
</dataflow>
<dataflow id="250" from="layer_output_34_addr" to="muxLogicRAMAddr_to_layer_output_34_load" fromId="31" toId="46">
</dataflow>
<dataflow id="251" from="layer_output_34_addr" to="layer_output_34_load" fromId="31" toId="47">
</dataflow>
<dataflow id="252" from="ffn_input" to="ffn_input_addr" fromId="134" toId="48">
</dataflow>
<dataflow id="253" from="StgValue_212" to="ffn_input_addr" fromId="212" toId="48">
</dataflow>
<dataflow id="254" from="zext_ln27_2" to="ffn_input_addr" fromId="23" toId="48">
</dataflow>
<dataflow id="255" from="ffn_input_44" to="ffn_input_44_addr" fromId="143" toId="49">
</dataflow>
<dataflow id="256" from="StgValue_212" to="ffn_input_44_addr" fromId="212" toId="49">
</dataflow>
<dataflow id="257" from="zext_ln27_2" to="ffn_input_44_addr" fromId="23" toId="49">
</dataflow>
<dataflow id="258" from="ffn_input_45" to="ffn_input_45_addr" fromId="144" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_212" to="ffn_input_45_addr" fromId="212" toId="50">
</dataflow>
<dataflow id="260" from="zext_ln27_2" to="ffn_input_45_addr" fromId="23" toId="50">
</dataflow>
<dataflow id="261" from="ffn_input_46" to="ffn_input_46_addr" fromId="145" toId="51">
</dataflow>
<dataflow id="262" from="StgValue_212" to="ffn_input_46_addr" fromId="212" toId="51">
</dataflow>
<dataflow id="263" from="zext_ln27_2" to="ffn_input_46_addr" fromId="23" toId="51">
</dataflow>
<dataflow id="264" from="ffn_input_47" to="ffn_input_47_addr" fromId="146" toId="52">
</dataflow>
<dataflow id="265" from="StgValue_212" to="ffn_input_47_addr" fromId="212" toId="52">
</dataflow>
<dataflow id="266" from="zext_ln27_2" to="ffn_input_47_addr" fromId="23" toId="52">
</dataflow>
<dataflow id="267" from="ffn_input_48" to="ffn_input_48_addr" fromId="147" toId="53">
</dataflow>
<dataflow id="268" from="StgValue_212" to="ffn_input_48_addr" fromId="212" toId="53">
</dataflow>
<dataflow id="269" from="zext_ln27_2" to="ffn_input_48_addr" fromId="23" toId="53">
</dataflow>
<dataflow id="270" from="ffn_input_49" to="ffn_input_49_addr" fromId="148" toId="54">
</dataflow>
<dataflow id="271" from="StgValue_212" to="ffn_input_49_addr" fromId="212" toId="54">
</dataflow>
<dataflow id="272" from="zext_ln27_2" to="ffn_input_49_addr" fromId="23" toId="54">
</dataflow>
<dataflow id="273" from="ffn_input_50" to="ffn_input_50_addr" fromId="149" toId="55">
</dataflow>
<dataflow id="274" from="StgValue_212" to="ffn_input_50_addr" fromId="212" toId="55">
</dataflow>
<dataflow id="275" from="zext_ln27_2" to="ffn_input_50_addr" fromId="23" toId="55">
</dataflow>
<dataflow id="276" from="trunc_ln27" to="switch_ln28" fromId="21" toId="56">
</dataflow>
<dataflow id="278" from="StgValue_277" to="switch_ln28" fromId="277" toId="56">
</dataflow>
<dataflow id="280" from="StgValue_279" to="switch_ln28" fromId="279" toId="56">
</dataflow>
<dataflow id="282" from="StgValue_281" to="switch_ln28" fromId="281" toId="56">
</dataflow>
<dataflow id="284" from="StgValue_283" to="switch_ln28" fromId="283" toId="56">
</dataflow>
<dataflow id="286" from="StgValue_285" to="switch_ln28" fromId="285" toId="56">
</dataflow>
<dataflow id="288" from="StgValue_287" to="switch_ln28" fromId="287" toId="56">
</dataflow>
<dataflow id="290" from="StgValue_289" to="switch_ln28" fromId="289" toId="56">
</dataflow>
<dataflow id="291" from="add_ln27" to="store_ln27" fromId="17" toId="57">
</dataflow>
<dataflow id="292" from="i_8" to="store_ln27" fromId="9" toId="57">
</dataflow>
<dataflow id="293" from="layer_output_addr" to="layer_output_load" fromId="24" toId="59">
</dataflow>
<dataflow id="294" from="layer_output_28_addr" to="layer_output_28_load" fromId="25" toId="60">
</dataflow>
<dataflow id="295" from="layer_output_29_addr" to="layer_output_29_load" fromId="26" toId="61">
</dataflow>
<dataflow id="296" from="layer_output_30_addr" to="layer_output_30_load" fromId="27" toId="62">
</dataflow>
<dataflow id="297" from="layer_output_31_addr" to="layer_output_31_load" fromId="28" toId="63">
</dataflow>
<dataflow id="298" from="layer_output_32_addr" to="layer_output_32_load" fromId="29" toId="64">
</dataflow>
<dataflow id="299" from="layer_output_33_addr" to="layer_output_33_load" fromId="30" toId="65">
</dataflow>
<dataflow id="300" from="layer_output_34_addr" to="layer_output_34_load" fromId="31" toId="66">
</dataflow>
<dataflow id="302" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_7" fromId="301" toId="67">
</dataflow>
<dataflow id="303" from="StgValue_277" to="tmp_7" fromId="277" toId="67">
</dataflow>
<dataflow id="304" from="layer_output_load" to="tmp_7" fromId="59" toId="67">
</dataflow>
<dataflow id="305" from="StgValue_279" to="tmp_7" fromId="279" toId="67">
</dataflow>
<dataflow id="306" from="layer_output_28_load" to="tmp_7" fromId="60" toId="67">
</dataflow>
<dataflow id="307" from="StgValue_281" to="tmp_7" fromId="281" toId="67">
</dataflow>
<dataflow id="308" from="layer_output_29_load" to="tmp_7" fromId="61" toId="67">
</dataflow>
<dataflow id="309" from="StgValue_283" to="tmp_7" fromId="283" toId="67">
</dataflow>
<dataflow id="310" from="layer_output_30_load" to="tmp_7" fromId="62" toId="67">
</dataflow>
<dataflow id="311" from="StgValue_285" to="tmp_7" fromId="285" toId="67">
</dataflow>
<dataflow id="312" from="layer_output_31_load" to="tmp_7" fromId="63" toId="67">
</dataflow>
<dataflow id="313" from="StgValue_287" to="tmp_7" fromId="287" toId="67">
</dataflow>
<dataflow id="314" from="layer_output_32_load" to="tmp_7" fromId="64" toId="67">
</dataflow>
<dataflow id="315" from="StgValue_289" to="tmp_7" fromId="289" toId="67">
</dataflow>
<dataflow id="316" from="layer_output_33_load" to="tmp_7" fromId="65" toId="67">
</dataflow>
<dataflow id="318" from="StgValue_317" to="tmp_7" fromId="317" toId="67">
</dataflow>
<dataflow id="319" from="layer_output_34_load" to="tmp_7" fromId="66" toId="67">
</dataflow>
<dataflow id="321" from="StgValue_320" to="tmp_7" fromId="320" toId="67">
</dataflow>
<dataflow id="322" from="trunc_ln27" to="tmp_7" fromId="21" toId="67">
</dataflow>
<dataflow id="323" from="tmp_7" to="muxLogicI0_to_mul10_i2" fromId="67" toId="68">
</dataflow>
<dataflow id="324" from="norm_2_read" to="muxLogicI1_to_mul10_i2" fromId="10" toId="69">
</dataflow>
<dataflow id="325" from="tmp_7" to="mul10_i2" fromId="67" toId="70">
</dataflow>
<dataflow id="326" from="norm_2_read" to="mul10_i2" fromId="10" toId="70">
</dataflow>
<dataflow id="327" from="gmem2" to="gmem2_addr" fromId="131" toId="71">
</dataflow>
<dataflow id="328" from="sext_ln27_2_cast" to="gmem2_addr" fromId="12" toId="71">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.m_axi.p1i32" to="gmem2_addr_read" fromId="329" toId="73">
</dataflow>
<dataflow id="331" from="gmem2_addr" to="gmem2_addr_read" fromId="71" toId="73">
</dataflow>
<dataflow id="332" from="gmem2_addr_read" to="bitcast_ln28" fromId="73" toId="74">
</dataflow>
<dataflow id="333" from="mul10_i2" to="muxLogicI0_to_mul13_i2" fromId="70" toId="75">
</dataflow>
<dataflow id="334" from="bitcast_ln28" to="muxLogicI1_to_mul13_i2" fromId="74" toId="76">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="335" toId="77">
</dataflow>
<dataflow id="337" from="StgValue_184" to="specpipeline_ln27" fromId="184" toId="77">
</dataflow>
<dataflow id="338" from="StgValue_164" to="specpipeline_ln27" fromId="164" toId="77">
</dataflow>
<dataflow id="339" from="StgValue_164" to="specpipeline_ln27" fromId="164" toId="77">
</dataflow>
<dataflow id="340" from="StgValue_164" to="specpipeline_ln27" fromId="164" toId="77">
</dataflow>
<dataflow id="341" from="empty_107" to="specpipeline_ln27" fromId="167" toId="77">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="342" toId="78">
</dataflow>
<dataflow id="345" from="StgValue_344" to="speclooptripcount_ln27" fromId="344" toId="78">
</dataflow>
<dataflow id="346" from="StgValue_344" to="speclooptripcount_ln27" fromId="344" toId="78">
</dataflow>
<dataflow id="347" from="StgValue_344" to="speclooptripcount_ln27" fromId="344" toId="78">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="348" toId="79">
</dataflow>
<dataflow id="351" from="empty_71" to="specloopname_ln27" fromId="350" toId="79">
</dataflow>
<dataflow id="352" from="mul10_i2" to="mul13_i2" fromId="70" toId="80">
</dataflow>
<dataflow id="353" from="bitcast_ln28" to="mul13_i2" fromId="74" toId="80">
</dataflow>
<dataflow id="354" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="81">
</dataflow>
<dataflow id="355" from="ffn_input_49_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="54" toId="82">
</dataflow>
<dataflow id="356" from="mul13_i2" to="store_ln28" fromId="80" toId="83">
</dataflow>
<dataflow id="357" from="ffn_input_49_addr" to="store_ln28" fromId="54" toId="83">
</dataflow>
<dataflow id="358" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="85">
</dataflow>
<dataflow id="359" from="ffn_input_48_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="53" toId="86">
</dataflow>
<dataflow id="360" from="mul13_i2" to="store_ln28" fromId="80" toId="87">
</dataflow>
<dataflow id="361" from="ffn_input_48_addr" to="store_ln28" fromId="53" toId="87">
</dataflow>
<dataflow id="362" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="89">
</dataflow>
<dataflow id="363" from="ffn_input_47_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="52" toId="90">
</dataflow>
<dataflow id="364" from="mul13_i2" to="store_ln28" fromId="80" toId="91">
</dataflow>
<dataflow id="365" from="ffn_input_47_addr" to="store_ln28" fromId="52" toId="91">
</dataflow>
<dataflow id="366" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="93">
</dataflow>
<dataflow id="367" from="ffn_input_46_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="51" toId="94">
</dataflow>
<dataflow id="368" from="mul13_i2" to="store_ln28" fromId="80" toId="95">
</dataflow>
<dataflow id="369" from="ffn_input_46_addr" to="store_ln28" fromId="51" toId="95">
</dataflow>
<dataflow id="370" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="97">
</dataflow>
<dataflow id="371" from="ffn_input_45_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="50" toId="98">
</dataflow>
<dataflow id="372" from="mul13_i2" to="store_ln28" fromId="80" toId="99">
</dataflow>
<dataflow id="373" from="ffn_input_45_addr" to="store_ln28" fromId="50" toId="99">
</dataflow>
<dataflow id="374" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="101">
</dataflow>
<dataflow id="375" from="ffn_input_44_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="49" toId="102">
</dataflow>
<dataflow id="376" from="mul13_i2" to="store_ln28" fromId="80" toId="103">
</dataflow>
<dataflow id="377" from="ffn_input_44_addr" to="store_ln28" fromId="49" toId="103">
</dataflow>
<dataflow id="378" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="105">
</dataflow>
<dataflow id="379" from="ffn_input_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="48" toId="106">
</dataflow>
<dataflow id="380" from="mul13_i2" to="store_ln28" fromId="80" toId="107">
</dataflow>
<dataflow id="381" from="ffn_input_addr" to="store_ln28" fromId="48" toId="107">
</dataflow>
<dataflow id="382" from="mul13_i2" to="muxLogicRAMData_to_store_ln28" fromId="80" toId="109">
</dataflow>
<dataflow id="383" from="ffn_input_50_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="55" toId="110">
</dataflow>
<dataflow id="384" from="mul13_i2" to="store_ln28" fromId="80" toId="111">
</dataflow>
<dataflow id="385" from="ffn_input_50_addr" to="store_ln28" fromId="55" toId="111">
</dataflow>
<dataflow id="386" from="icmp_ln27" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="387" from="trunc_ln27" to="StgValue_7" fromId="21" toId="7">
</dataflow>
<dataflow id="388" from="icmp_ln27" to="StgValue_6" fromId="19" toId="6">
</dataflow>
</dataflows>


</stg>
