{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682075362004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682075362005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 14:09:21 2023 " "Processing started: Fri Apr 21 14:09:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682075362005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075362005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075362005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682075362862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682075362862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adder8_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_adder8_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adder8_avalon_interface-Structure " "Found design unit 1: my_adder8_avalon_interface-Structure" {  } { { "my_adder8_avalon_interface.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/my_adder8_avalon_interface.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374343 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adder8_avalon_interface " "Found entity 1: my_adder8_avalon_interface" {  } { { "my_adder8_avalon_interface.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/my_adder8_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_8-arch " "Found design unit 1: FA_8-arch" {  } { { "FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/FA_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374346 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_8 " "Found entity 1: FA_8" {  } { { "FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/FA_8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/adder_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/adder_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios " "Found entity 1: adder_nios" {  } { { "adder_nios/synthesis/adder_nios.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adder_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adder_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_irq_mapper " "Found entity 1: adder_nios_irq_mapper" {  } { { "adder_nios/synthesis/submodules/adder_nios_irq_mapper.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0 " "Found entity 1: adder_nios_mm_interconnect_0" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adder_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: adder_nios_mm_interconnect_0_rsp_mux_001" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374369 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_rsp_mux " "Found entity 1: adder_nios_mm_interconnect_0_rsp_mux" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_rsp_demux " "Found entity 1: adder_nios_mm_interconnect_0_rsp_demux" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: adder_nios_mm_interconnect_0_cmd_mux_002" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_cmd_mux " "Found entity 1: adder_nios_mm_interconnect_0_cmd_mux" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: adder_nios_mm_interconnect_0_cmd_demux_001" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_cmd_demux " "Found entity 1: adder_nios_mm_interconnect_0_cmd_demux" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: adder_nios_mm_interconnect_0_router_004_default_decode" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374385 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_mm_interconnect_0_router_004 " "Found entity 2: adder_nios_mm_interconnect_0_router_004" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: adder_nios_mm_interconnect_0_router_002_default_decode" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374387 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_mm_interconnect_0_router_002 " "Found entity 2: adder_nios_mm_interconnect_0_router_002" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: adder_nios_mm_interconnect_0_router_001_default_decode" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374389 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_mm_interconnect_0_router_001 " "Found entity 2: adder_nios_mm_interconnect_0_router_001" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adder_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682075374391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_mm_interconnect_0_router_default_decode " "Found entity 1: adder_nios_mm_interconnect_0_router_default_decode" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374391 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_mm_interconnect_0_router " "Found entity 2: adder_nios_mm_interconnect_0_router" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adder_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adder_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adder_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adder_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_onchip_memory2_0 " "Found entity 1: adder_nios_onchip_memory2_0" {  } { { "adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0 " "Found entity 1: adder_nios_nios2_gen2_0" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: adder_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: adder_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: adder_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: adder_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "12 adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "14 adder_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: adder_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "15 adder_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: adder_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "16 adder_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: adder_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "17 adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "18 adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "19 adder_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: adder_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "20 adder_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: adder_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""} { "Info" "ISGN_ENTITY_NAME" "21 adder_nios_nios2_gen2_0_cpu " "Found entity 21: adder_nios_nios2_gen2_0_cpu" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: adder_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: adder_nios_nios2_gen2_0_cpu_test_bench" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: adder_nios_jtag_uart_0_sim_scfifo_w" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374435 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios_jtag_uart_0_scfifo_w " "Found entity 2: adder_nios_jtag_uart_0_scfifo_w" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374435 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: adder_nios_jtag_uart_0_sim_scfifo_r" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374435 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_nios_jtag_uart_0_scfifo_r " "Found entity 4: adder_nios_jtag_uart_0_scfifo_r" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374435 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_nios_jtag_uart_0 " "Found entity 5: adder_nios_jtag_uart_0" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/fa_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_nios/synthesis/submodules/fa_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_8-arch " "Found design unit 1: FA_8-arch" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374438 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_8 " "Found entity 1: FA_8" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adder8_avalon_interface-Structure " "Found design unit 1: my_adder8_avalon_interface-Structure" {  } { { "adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374440 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adder8_avalon_interface " "Found entity 1: my_adder8_avalon_interface" {  } { { "adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682075374558 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374559 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374559 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(62) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(62) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(65) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(65) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(68) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(68) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(71) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(71) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(74) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(74) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(77) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(77) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(87) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(87) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(52) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(52) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(57) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(57) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(101) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(101) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374560 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(106) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(106) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374561 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(108) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(108) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682075374561 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios adder_nios:u0 " "Elaborating entity \"adder_nios\" for hierarchy \"adder_nios:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adder8_avalon_interface adder_nios:u0\|my_adder8_avalon_interface:fa_0 " "Elaborating entity \"my_adder8_avalon_interface\" for hierarchy \"adder_nios:u0\|my_adder8_avalon_interface:fa_0\"" {  } { { "adder_nios/synthesis/adder_nios.v" "fa_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_8 adder_nios:u0\|my_adder8_avalon_interface:fa_0\|FA_8:full_adder_instance " "Elaborating entity \"FA_8\" for hierarchy \"adder_nios:u0\|my_adder8_avalon_interface:fa_0\|FA_8:full_adder_instance\"" {  } { { "adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" "full_adder_instance" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/my_adder8_avalon_interface.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374605 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C FA_8.vhd(13) " "VHDL Process Statement warning at FA_8.vhd(13): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682075374607 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum FA_8.vhd(13) " "VHDL Process Statement warning at FA_8.vhd(13): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682075374607 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout FA_8.vhd(13) " "VHDL Process Statement warning at FA_8.vhd(13): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682075374607 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout FA_8.vhd(13) " "Inferred latch for \"Cout\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374608 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] FA_8.vhd(13) " "Inferred latch for \"sum\[0\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374608 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] FA_8.vhd(13) " "Inferred latch for \"sum\[1\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374608 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] FA_8.vhd(13) " "Inferred latch for \"sum\[2\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374608 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] FA_8.vhd(13) " "Inferred latch for \"sum\[3\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] FA_8.vhd(13) " "Inferred latch for \"sum\[4\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] FA_8.vhd(13) " "Inferred latch for \"sum\[5\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] FA_8.vhd(13) " "Inferred latch for \"sum\[6\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] FA_8.vhd(13) " "Inferred latch for \"sum\[7\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] FA_8.vhd(13) " "Inferred latch for \"sum\[8\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] FA_8.vhd(13) " "Inferred latch for \"sum\[9\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] FA_8.vhd(13) " "Inferred latch for \"sum\[10\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] FA_8.vhd(13) " "Inferred latch for \"sum\[11\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] FA_8.vhd(13) " "Inferred latch for \"sum\[12\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] FA_8.vhd(13) " "Inferred latch for \"sum\[13\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] FA_8.vhd(13) " "Inferred latch for \"sum\[14\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] FA_8.vhd(13) " "Inferred latch for \"sum\[15\]\" at FA_8.vhd(13)" {  } { { "adder_nios/synthesis/submodules/FA_8.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/FA_8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374609 "|DE10_LITE_Golden_Top|adder_nios:u0|my_adder8_avalon_interface:fa_0|FA_8:full_adder_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_jtag_uart_0 adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"adder_nios_jtag_uart_0\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\"" {  } { { "adder_nios/synthesis/adder_nios.v" "jtag_uart_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_jtag_uart_0_scfifo_w adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"adder_nios_jtag_uart_0_scfifo_w\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "the_adder_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075374872 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075374872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ailen/Desktop/licenta/adder/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075374960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075374960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075374961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075375013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075375013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075375072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075375072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075375121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075375121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_w:the_adder_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ailen/Desktop/licenta/adder/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_jtag_uart_0_scfifo_r adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_r:the_adder_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"adder_nios_jtag_uart_0_scfifo_r\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|adder_nios_jtag_uart_0_scfifo_r:the_adder_nios_jtag_uart_0_scfifo_r\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "the_adder_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "adder_nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075375472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075375472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075375472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075375472 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075375472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075375911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0 adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"adder_nios_nios2_gen2_0\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "adder_nios/synthesis/adder_nios.v" "nios2_gen2_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_test_bench adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_test_bench:the_adder_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_test_bench:the_adder_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_register_bank_a_module adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "adder_nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376347 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075376396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075376396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_a_module:adder_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_register_bank_b_module adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_b_module:adder_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_register_bank_b_module:adder_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "adder_nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_debug adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376502 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075376502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_break adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_break:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_break:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:adder_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|adder_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:adder_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "adder_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_pib adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_oci_im adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_im:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_im:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_nios2_ocimem adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "adder_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075376827 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075376827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075376888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075376888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_ocimem:the_adder_nios_nios2_gen2_0_cpu_nios2_ocimem\|adder_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:adder_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_debug_slave_tck adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|adder_nios_nios2_gen2_0_cpu_debug_slave_tck:the_adder_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|adder_nios_nios2_gen2_0_cpu_debug_slave_tck:the_adder_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_adder_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_adder_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075376994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "adder_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377077 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075377077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_adder_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_onchip_memory2_0 adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"adder_nios_onchip_memory2_0\" for hierarchy \"adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "adder_nios/synthesis/adder_nios.v" "onchip_memory2_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adder_nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"adder_nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682075377147 ""}  } { { "adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682075377147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpg1 " "Found entity 1: altsyncram_hpg1" {  } { { "db/altsyncram_hpg1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/altsyncram_hpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075377193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075377193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpg1 adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hpg1:auto_generated " "Elaborating entity \"altsyncram_hpg1\" for hierarchy \"adder_nios:u0\|adder_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"adder_nios_mm_interconnect_0\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "adder_nios/synthesis/adder_nios.v" "mm_interconnect_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fa_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fa_0_avalon_slave_0_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "fa_0_avalon_slave_0_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router:router " "Elaborating entity \"adder_nios_mm_interconnect_0_router\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router:router\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "router" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_default_decode adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router:router\|adder_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"adder_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router:router\|adder_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_001 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"adder_nios_mm_interconnect_0_router_001\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_001_default_decode adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_001:router_001\|adder_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"adder_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_001:router_001\|adder_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_002 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"adder_nios_mm_interconnect_0_router_002\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_002_default_decode adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_002:router_002\|adder_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"adder_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_002:router_002\|adder_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_004 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"adder_nios_mm_interconnect_0_router_004\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_004:router_004\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_router_004_default_decode adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_004:router_004\|adder_nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"adder_nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_router_004:router_004\|adder_nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_cmd_demux adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"adder_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_cmd_demux_001 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"adder_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_cmd_mux adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"adder_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_cmd_mux_002 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"adder_nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075377987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_rsp_demux adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"adder_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_rsp_mux adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"adder_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_rsp_mux_001 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"adder_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_avalon_st_adapter adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adder_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|adder_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adder_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios_irq_mapper adder_nios:u0\|adder_nios_irq_mapper:irq_mapper " "Elaborating entity \"adder_nios_irq_mapper\" for hierarchy \"adder_nios:u0\|adder_nios_irq_mapper:irq_mapper\"" {  } { { "adder_nios/synthesis/adder_nios.v" "irq_mapper" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adder_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adder_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "adder_nios/synthesis/adder_nios.v" "rst_controller" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/adder_nios.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adder_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adder_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adder_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adder_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adder_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adder_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075378218 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682075379423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.21.14:09:44 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl " "2023.04.21.14:09:44 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075384346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075388079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075388239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075394665 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682075395378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9e0bd25c/alt_sld_fab.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682075395967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075395967 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682075398864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682075398958 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682075398958 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 398 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_jtag_uart_0.v" 352 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 2120 -1 0 } } { "adder_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682075398970 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682075398971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682075399514 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682075399514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075399679 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682075401082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ailen/Desktop/licenta/adder/output_files/adder.map.smsg " "Generated suppressed messages file C:/Users/ailen/Desktop/licenta/adder/output_files/adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075401490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682075404008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682075404008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682075404382 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682075404382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2157 " "Implemented 2157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682075404383 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682075404383 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682075404383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1823 " "Implemented 1823 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682075404383 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682075404383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682075404383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682075404462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 14:10:04 2023 " "Processing ended: Fri Apr 21 14:10:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682075404462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682075404462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682075404462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075404462 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 215 s " "Quartus Prime Flow was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682075405293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682075406178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682075406179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 14:10:05 2023 " "Processing started: Fri Apr 21 14:10:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682075406179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682075406179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adder -c adder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682075406179 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682075406322 ""}
{ "Info" "0" "" "Project  = adder" {  } {  } 0 0 "Project  = adder" 0 0 "Fitter" 0 0 1682075406323 ""}
{ "Info" "0" "" "Revision = adder" {  } {  } 0 0 "Revision = adder" 0 0 "Fitter" 0 0 1682075406323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682075406516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682075406517 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adder 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682075406541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682075406582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682075406582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682075406826 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682075406835 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682075407173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682075407173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682075407173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682075407173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682075407173 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682075407182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682075407182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682075407182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682075407182 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682075407182 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682075407183 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682075407183 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682075407183 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682075407183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682075407189 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682075407489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682075409320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682075409323 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682075409323 ""}
{ "Info" "ISTA_SDC_FOUND" "adder_nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adder_nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682075409348 ""}
{ "Info" "ISTA_SDC_FOUND" "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682075409354 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled MAX10_CLK1_50 " "Register adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682075409387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682075409387 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Node: adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|rst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch adder_nios:u0\|my_adder8_avalon_interface:fa_0\|FA_8:full_adder_instance\|sum\[0\] adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|rst1 " "Latch adder_nios:u0\|my_adder8_avalon_interface:fa_0\|FA_8:full_adder_instance\|sum\[0\] is being clocked by adder_nios:u0\|adder_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic\|rst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682075409387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682075409387 "|DE10_LITE_Golden_Top|adder_nios:u0|adder_nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:adder_nios_jtag_uart_0_alt_jtag_atlantic|rst1"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682075409388 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1682075409388 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682075409415 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682075409415 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682075409415 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1682075409415 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682075409415 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682075409415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682075409415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682075409415 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682075409415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682075409580 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682075409580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682075409580 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 6016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682075409580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fa_0_avalon_slave_0_translator\|av_write  " "Automatically promoted node adder_nios:u0\|adder_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fa_0_avalon_slave_0_translator\|av_write " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682075409580 ""}  } { { "adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682075409580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adder_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node adder_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682075409580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node adder_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "adder_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 2517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682075409580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/adder_nios_nios2_gen2_0_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 1721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682075409580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adder_nios:u0\|adder_nios_nios2_gen2_0:nios2_gen2_0\|adder_nios_nios2_gen2_0_cpu:cpu\|adder_nios_nios2_gen2_0_cpu_nios2_oci:the_adder_nios_nios2_gen2_0_cpu_nios2_oci\|adder_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_adder_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682075409580 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682075409580 ""}  } { { "adder_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/adder_nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682075409580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682075410425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682075410428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682075410429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682075410433 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682075410439 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682075410444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682075410444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682075410447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682075410512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682075410515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682075410515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682075411046 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682075411097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682075413250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682075413696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682075413740 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682075414849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682075414849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682075416136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682075418039 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682075418039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682075418355 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682075418355 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682075418355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682075418358 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682075418628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682075418656 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1682075418656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682075420220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682075420221 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1682075420221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682075421625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682075422835 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682075423674 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682075423674 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/adder/DE10_LITE_Golden_Top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/adder/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682075423678 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1682075423678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ailen/Desktop/licenta/adder/output_files/adder.fit.smsg " "Generated suppressed messages file C:/Users/ailen/Desktop/licenta/adder/output_files/adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682075423890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5680 " "Peak virtual memory: 5680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682075424921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 14:10:24 2023 " "Processing ended: Fri Apr 21 14:10:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682075424921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682075424921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682075424921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682075424921 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 229 s " "Quartus Prime Flow was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682075425785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682075426223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682075426224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 14:10:26 2023 " "Processing started: Fri Apr 21 14:10:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682075426224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682075426224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adder -c adder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682075426224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682075426680 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682075429334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682075429463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682075430838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 14:10:30 2023 " "Processing ended: Fri Apr 21 14:10:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682075430838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682075430838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682075430838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682075430838 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 230 s " "Quartus Prime Flow was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682075431582 ""}
