
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2950.52

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
  38.51 source latency stage_vxrm.internal_data[3]$_DFFE_PP0P_/CLK ^
 -36.78 target latency stage_vxrm.internal_data[3]$_DFFE_PP0P_/CLK ^
  -1.45 CRPR
--------------
   0.28 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[12]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.39    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.31    0.10 1000.10 v input19/A (BUFx6f_ASAP7_75t_R)
     1    8.98   11.83   12.83 1012.93 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 11.99    0.78 1013.71 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   53.95   24.21    8.58 1022.28 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 27.05    3.84 1026.13 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1026.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.94    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.45    0.46    0.46 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.93   10.79   16.32   16.78 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.41    1.28   18.06 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    10   10.25   10.00   19.20   37.26 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 10.73    1.34   38.61 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   38.61   clock reconvergence pessimism
                         18.20   56.81   library removal time
                                 56.81   data required time
-----------------------------------------------------------------------------
                                 56.81   data required time
                               -1026.13   data arrival time
-----------------------------------------------------------------------------
                                969.31   slack (MET)


Startpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.34    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.17    0.37    0.37 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.53    9.66   15.88   16.25 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.26    1.18   17.42 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    9.28    9.55   18.72   36.15 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.69    0.43   36.57 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   11.98   37.57   74.15 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _023_ (net)
                 11.98    0.02   74.17 ^ _328_/A (INVx1_ASAP7_75t_R)
     2    1.26    9.36    7.79   81.96 v _328_/Y (INVx1_ASAP7_75t_R)
                                         net147 (net)
                  9.36    0.05   82.02 v _203_/C (AND3x1_ASAP7_75t_R)
     1    0.61    6.14   14.00   96.02 v _203_/Y (AND3x1_ASAP7_75t_R)
                                         _139_ (net)
                  6.14    0.03   96.05 v _204_/B (AO21x1_ASAP7_75t_R)
     1    0.61    6.01   12.37  108.42 v _204_/Y (AO21x1_ASAP7_75t_R)
                                         _075_ (net)
                  6.01    0.03  108.45 v stage_vstart.internal_data[11]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                108.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.94    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.45    0.46    0.46 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.93   10.79   16.32   16.78 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.59    1.47   18.26 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17   11.32   10.47   19.44   37.69 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 10.61    0.52   38.22 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.55   36.67   clock reconvergence pessimism
                         11.95   48.62   library hold time
                                 48.62   data required time
-----------------------------------------------------------------------------
                                 48.62   data required time
                               -108.45   data arrival time
-----------------------------------------------------------------------------
                                 59.83   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.67    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.38    0.12 1000.12 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.53   16.00   14.69 1014.81 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.28    1.18 1015.99 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   66.36   29.93   10.15 1026.14 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 94.73   29.35 1055.50 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1055.50   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.34    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.17    0.37 5000.37 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.53    9.66   15.88 5016.25 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.26    1.18 5017.42 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    9.28    9.55   18.72 5036.15 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.87    0.78 5036.92 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.92   clock reconvergence pessimism
                         -5.76 5031.17   library recovery time
                               5031.17   data required time
-----------------------------------------------------------------------------
                               5031.17   data required time
                               -1055.50   data arrival time
-----------------------------------------------------------------------------
                               3975.67   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.81    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.14    0.04 1000.04 v input23/A (BUFx2_ASAP7_75t_R)
     5    2.94   10.97   13.90 1013.94 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 11.03    0.44 1014.38 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.26   10.80   21.39 1035.77 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 10.81    0.21 1035.98 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.27    4.24   13.48 1049.47 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.24    0.02 1049.48 v csr_wr_data_vxrm_exe[1] (out)
                               1049.48   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1049.48   data arrival time
-----------------------------------------------------------------------------
                               2950.52   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.67    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.38    0.12 1000.12 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.53   16.00   14.69 1014.81 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.28    1.18 1015.99 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   66.36   29.93   10.15 1026.14 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 94.73   29.35 1055.50 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1055.50   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.34    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.17    0.37 5000.37 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.53    9.66   15.88 5016.25 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.26    1.18 5017.42 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    9.28    9.55   18.72 5036.15 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.87    0.78 5036.92 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5036.92   clock reconvergence pessimism
                         -5.76 5031.17   library recovery time
                               5031.17   data required time
-----------------------------------------------------------------------------
                               5031.17   data required time
                               -1055.50   data arrival time
-----------------------------------------------------------------------------
                               3975.67   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.81    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.14    0.04 1000.04 v input23/A (BUFx2_ASAP7_75t_R)
     5    2.94   10.97   13.90 1013.94 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 11.03    0.44 1014.38 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.26   10.80   21.39 1035.77 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 10.81    0.21 1035.98 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.27    4.24   13.48 1049.47 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.24    0.02 1049.48 v csr_wr_data_vxrm_exe[1] (out)
                               1049.48   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1049.48   data arrival time
-----------------------------------------------------------------------------
                               2950.52   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
200.66305541992188

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6271

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
40.84516906738281

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8864

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.78   16.78 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.48   37.26 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.95   38.21 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  55.63   93.84 v vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  14.86  108.70 ^ _243_/Y (NAND2x1_ASAP7_75t_R)
  21.13  129.83 ^ _244_/Y (OA211x2_ASAP7_75t_R)
   0.06  129.89 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         129.89   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.25 5016.25 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.52 5035.77 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.76 5036.53 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.50 5038.03   clock reconvergence pessimism
 -12.40 5025.63   library setup time
        5025.63   data required time
---------------------------------------------------------
        5025.63   data required time
        -129.89   data arrival time
---------------------------------------------------------
        4895.73   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.25   16.25 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.90   36.15 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.43   36.57 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.57   74.15 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.81   81.96 v _328_/Y (INVx1_ASAP7_75t_R)
  14.06   96.02 v _203_/Y (AND3x1_ASAP7_75t_R)
  12.40  108.42 v _204_/Y (AO21x1_ASAP7_75t_R)
   0.03  108.45 v stage_vstart.internal_data[11]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         108.45   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.78   16.78 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.91   37.69 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.52   38.22 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.55   36.67   clock reconvergence pessimism
  11.95   48.62   library hold time
          48.62   data required time
---------------------------------------------------------
          48.62   data required time
        -108.45   data arrival time
---------------------------------------------------------
          59.83   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
36.9239

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
38.6085

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1049.4846

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2950.5154

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
281.139466

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-05   6.90e-07   4.84e-09   1.25e-05  29.8%
Combinational          5.17e-06   3.99e-06   1.92e-08   9.18e-06  21.9%
Clock                  1.38e-05   6.47e-06   2.51e-09   2.03e-05  48.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.08e-05   1.12e-05   2.65e-08   4.19e-05 100.0%
                          73.3%      26.6%       0.1%
