// Seed: 2398359198
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  uwire id_2
);
  parameter id_4 = -1 == -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire  id_5;
  logic id_6;
  assign id_6 = (1);
  always @(*)
    if (-1) id_1 <= 1;
    else assume (id_0 > "");
  assign id_1 = 1;
endmodule
