# VLSI
This repo includes all of the files I created in the VLSI lab for university.
The DELABPROJECT folder is a project for the VLSI lab that asked us to create a 2 stage pipeline 4 bit Full Adder Subtractor, the SRLATCH.jelib file is the layout implementation of the project using Electric VLSI software
