<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Feb 12 11:40:48 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="spartan7" DEVICE="7s50" NAME="design_1" PACKAGE="csga324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK100MHZ" SIGIS="clk" SIGNAME="External_Ports_CLK100MHZ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_wrapper_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dir" SIGIS="undef" SIGNAME="pwm_wrapper_0_dir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_wrapper_0" PORT="dir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_wrapper_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spd" SIGIS="undef" SIGNAME="pwm_wrapper_0_spd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_wrapper_0" PORT="spd"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/pwm_wrapper_0" HWVERSION="1.0" INSTANCE="pwm_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_wrapper" VLNV="xilinx.com:module_ref:pwm_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pwm_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK100MHZ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK100MHZ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dir" SIGIS="undef" SIGNAME="pwm_wrapper_0_dir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spd" SIGIS="undef" SIGNAME="pwm_wrapper_0_spd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
