$date
  Mon Sep 26 15:00:31 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module xor_ula_tb $end
$var reg 16 ! a[15:0] $end
$var reg 16 " b[15:0] $end
$var reg 16 # saida[15:0] $end
$scope module uut $end
$var reg 16 $ a[15:0] $end
$var reg 16 % b[15:0] $end
$var reg 16 & saida[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000110000001100 !
b0000110000001100 "
b0000000000000000 #
b0000110000001100 $
b0000110000001100 %
b0000000000000000 &
#50000000
b0000011100001100 "
b0000101100000000 #
b0000011100001100 %
b0000101100000000 &
#100000000
b0000101100001100 !
b0000011000001100 "
b0000110100000000 #
b0000101100001100 $
b0000011000001100 %
b0000110100000000 &
#150000000
b0000100000001100 !
b0001101100001100 "
b0001001100000000 #
b0000100000001100 $
b0001101100001100 %
b0001001100000000 &
#200000000
