Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_cond' [D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iram2v
Compiling module xil_defaultlib.IF2v
Compiling module xil_defaultlib.stall_detect
Compiling module xil_defaultlib.IF_ID_2v
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX_2v
Compiling module xil_defaultlib.forwarding_control
Compiling module xil_defaultlib.select_A
Compiling module xil_defaultlib.select_B
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CPU_ALU
Compiling module xil_defaultlib.EX2v
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.cpu3v
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
