Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/SoftWare/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 79a996866b294bd8885cd3c41d5dcd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_tb0_behav xil_defaultlib.instruction_tb0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/system.v" Line 1. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/IF_stage.v" Line 1. Module IF_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/IMEM.v" Line 1. Module IMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/pc_register.v" Line 1. Module pc_register(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/reg_IF_ID.v" Line 1. Module reg_IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/ID_stage.v" Line 1. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/REG.v" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/sign_extender.v" Line 1. Module sign_extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/pc_update.v" Line 1. Module pc_update doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/reg_ID_EXE.v" Line 1. Module reg_ID_EXE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/EXE_stage.v" Line 1. Module EXE_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/alu_control.v" Line 1. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/reg_HI_LO.v" Line 1. Module reg_HI_LO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/reg_EXE_MEM.v" Line 1. Module reg_EXE_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/MEM_stage.v" Line 1. Module MEM_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/DMEM.v" Line 1. Module DMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/reg_MEM_WB.v" Line 1. Module reg_MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/WB_stage.v" Line 1. Module WB_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/hazard_detection.v" Line 1. Module hazard_detection doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/HCMUT/HK222/CO2007/Assignment/Pipeline/Pipeline.srcs/sources_1/new/mux_2_to_1.v" Line 1. Module mux_2_to_1(N=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.pc_register(N=8)
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux_2_to_1(N=14)
Compiling module xil_defaultlib.mux_2_to_1(N=5)
Compiling module xil_defaultlib.mux_2_to_1(N=8)
Compiling module xil_defaultlib.pc_update
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.reg_ID_EXE
Compiling module xil_defaultlib.mux_2_to_1(N=32)
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_HI_LO
Compiling module xil_defaultlib.EXE_stage
Compiling module xil_defaultlib.reg_EXE_MEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_stage
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.instruction_tb0
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb0_behav
