{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655607173544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655607173550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 10:52:53 2022 " "Processing started: Sun Jun 19 10:52:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655607173550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655607173550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640_VGA -c OV5640_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_VGA -c OV5640_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655607173550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655607173817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_vga_sobel_ero_dli.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_vga_sobel_ero_dli.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_VGA_SOBEL " "Found entity 1: OV5640_VGA_SOBEL" {  } { { "../RTL/OV5640_VGA_SOBEL_Ero_Dli.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_VGA_SOBEL_Ero_Dli.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dilate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dilate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dilate " "Found entity 1: dilate" {  } { { "../RTL/SOBEL/dilate.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/dilate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_dilate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_dilate.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_dilate " "Found entity 1: DIP_dilate" {  } { { "../RTL/SOBEL/DIP_dilate.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/DIP_dilate.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_3x3_matrix_shift_ram_1bit " "Found entity 1: get_3x3_matrix_shift_ram_1bit" {  } { { "../RTL/SOBEL/get_3x3_matrix_shift_ram_1bit.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/get_3x3_matrix_shift_ram_1bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/erosion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/erosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 erosion " "Found entity 1: erosion" {  } { { "../RTL/SOBEL/erosion.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/erosion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_erosion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_erosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_erosion " "Found entity 1: DIP_erosion" {  } { { "../RTL/SOBEL/DIP_erosion.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/DIP_erosion.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/shift_ram/shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/shift_ram/shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram " "Found entity 1: shift_ram" {  } { { "ip_core/shift_ram/shift_ram.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/shift_ram/shift_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix_shift_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix_shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_3x3_matrix_shift_ram " "Found entity 1: get_3x3_matrix_shift_ram" {  } { { "../RTL/SOBEL/get_3x3_matrix_shift_ram.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/get_3x3_matrix_shift_ram.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_sobel " "Found entity 1: DIP_sobel" {  } { { "../RTL/SOBEL/DIP_sobel.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/DIP_sobel.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_rgb2ycrcb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/dip_rgb2ycrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIP_rgb2ycrcb " "Found entity 1: DIP_rgb2ycrcb" {  } { { "../RTL/SOBEL/DIP_rgb2ycrcb.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/DIP_rgb2ycrcb.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/sobel_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/sobel_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_detect " "Found entity 1: sobel_detect" {  } { { "../RTL/SOBEL/sobel_detect.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/sobel_detect.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sobel/get_3x3_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_3x3_matrix " "Found entity 1: get_3x3_matrix" {  } { { "../RTL/SOBEL/get_3x3_matrix.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SOBEL/get_3x3_matrix.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip_core/fifo/fifo.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/fifo/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sdram_fifo/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sdram_fifo/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo " "Found entity 1: sdram_fifo" {  } { { "ip_core/sdram_fifo/sdram_fifo.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/sdram_fifo/sdram_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_VGA " "Found entity 1: CLK_VGA" {  } { { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/clk_gen/CLK_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Found entity 1: CLK_GEN" {  } { { "ip_core/clk_gen/CLK_GEN.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/clk_gen/CLK_GEN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL " "Found entity 1: VGA_CTRL" {  } { { "../RTL/VGA_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/VGA_CTRL.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA SDRAM_WR.v(18) " "Verilog HDL Declaration information at SDRAM_WR.v(18): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_WR.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END SDRAM_WR.v(23) " "Verilog HDL Declaration information at SDRAM_WR.v(23): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_WR.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_WR " "Found entity 1: SDRAM_WR" {  } { { "../RTL/SDRAM_WR.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_WR.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA SDRAM_RD.v(8) " "Verilog HDL Declaration information at SDRAM_RD.v(8): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_RD.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END SDRAM_RD.v(13) " "Verilog HDL Declaration information at SDRAM_RD.v(13): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_RD.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_RD " "Found entity 1: SDRAM_RD" {  } { { "../RTL/SDRAM_RD.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END SDRAM_INIT.v(10) " "Verilog HDL Declaration information at SDRAM_INIT.v(10): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_INIT.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_INIT " "Found entity 1: SDRAM_INIT" {  } { { "../RTL/SDRAM_INIT.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO " "Found entity 1: SDRAM_FIFO" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_FIFO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CTRL " "Found entity 1: SDRAM_CTRL" {  } { { "../RTL/SDRAM_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END SDRAM_AREF.v(21) " "Verilog HDL Declaration information at SDRAM_AREF.v(21): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_AREF.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_aref.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_aref.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_AREF " "Found entity 1: SDRAM_AREF" {  } { { "../RTL/SDRAM_AREF.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_AREF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_ARBIT " "Found entity 1: SDRAM_ARBIT" {  } { { "../RTL/SDRAM_ARBIT.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM_ARBIT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../RTL/SDRAM.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REG_NUM cfg_reg_num OV5640_REG_CFG.v(31) " "Verilog HDL Declaration information at OV5640_REG_CFG.v(31): object \"CFG_REG_NUM\" differs only in case from object \"cfg_reg_num\" in the same scope" {  } { { "../RTL/OV5640_REG_CFG.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_REG_CFG.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655607181560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_reg_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_reg_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_REG_CFG " "Found entity 1: OV5640_REG_CFG" {  } { { "../RTL/OV5640_REG_CFG.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_REG_CFG.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_DATA " "Found entity 1: OV5640_DATA" {  } { { "../RTL/OV5640_DATA.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_CTRL " "Found entity 1: OV5640_CTRL" {  } { { "../RTL/OV5640_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_CTRL.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_CFG " "Found entity 1: OV5640_CFG" {  } { { "../RTL/OV5640_CFG.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/OV5640_CFG.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_dip/ov5640_vga_sobel_ero_dli/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_dip/ov5640_vga_sobel_ero_dli/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_CTRL " "Found entity 1: IIC_CTRL" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/IIC_CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/shift_ram_1bit/shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/shift_ram_1bit/shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram_1bit " "Found entity 1: shift_ram_1bit" {  } { { "ip_core/shift_ram_1bit/shift_ram_1bit.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/ip_core/shift_ram_1bit/shift_ram_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655607181567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655607181567 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIC_CTRL IIC_CTRL.v(37) " "Verilog HDL Parameter Declaration warning at IIC_CTRL.v(37): Parameter Declaration in module \"IIC_CTRL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/IIC_CTRL.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1655607181570 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIC_CTRL IIC_CTRL.v(54) " "Verilog HDL Parameter Declaration warning at IIC_CTRL.v(54): Parameter Declaration in module \"IIC_CTRL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/IIC_CTRL.v" "" { Text "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/RTL/IIC_CTRL.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1655607181570 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "OV5640_VGA_SOBEL_Ero_Dli " "Top-level design entity \"OV5640_VGA_SOBEL_Ero_Dli\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1655607181602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/output_files/OV5640_VGA.map.smsg " "Generated suppressed messages file G:/FPGA_DIP/OV5640_VGA_SOBEL_Ero_Dli/QUARTUSPRJ/output_files/OV5640_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655607181719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655607181777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 19 10:53:01 2022 " "Processing ended: Sun Jun 19 10:53:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655607181777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655607181777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655607181777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655607181777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655607182375 ""}
