Analysis for QUEUE_SIZE = 15, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 45s -> 165s
Frequency: 100 MHz -> Power: 5.829 W
Frequency: 100 MHz -> CLB LUTs Used: 349
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 231
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 8.055 ns
Frequency: 100 MHz -> Achieved Frequency: 514.139 MHz


Frequency: 150 MHz -> Synthesis: 10s -> 10s
Frequency: 150 MHz -> Implementation: 2m 18s -> 138s
Frequency: 150 MHz -> Power: 5.837 W
Frequency: 150 MHz -> CLB LUTs Used: 349
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 231
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.407 ns
Frequency: 150 MHz -> Achieved Frequency: 442.543 MHz


Frequency: 200 MHz -> Synthesis: 9s -> 9s
Frequency: 200 MHz -> Implementation: 2m 18s -> 138s
Frequency: 200 MHz -> Power: 5.845 W
Frequency: 200 MHz -> CLB LUTs Used: 349
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 231
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 3.088 ns
Frequency: 200 MHz -> Achieved Frequency: 523.013 MHz


Frequency: 250 MHz -> Synthesis: 9s -> 9s
Frequency: 250 MHz -> Implementation: 2m 17s -> 137s
Frequency: 250 MHz -> Power: 5.852 W
Frequency: 250 MHz -> CLB LUTs Used: 349
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 231
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 2.076 ns
Frequency: 250 MHz -> Achieved Frequency: 519.751 MHz


Frequency: 300 MHz -> Synthesis: 10s -> 10s
Frequency: 300 MHz -> Implementation: 2m 17s -> 137s
Frequency: 300 MHz -> Power: 5.860 W
Frequency: 300 MHz -> CLB LUTs Used: 349
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 231
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.492 ns
Frequency: 300 MHz -> Achieved Frequency: 543.085 MHz


Frequency: 350 MHz -> Synthesis: 9s -> 9s
Frequency: 350 MHz -> Implementation: 2m 17s -> 137s
Frequency: 350 MHz -> Power: 5.868 W
Frequency: 350 MHz -> CLB LUTs Used: 349
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 231
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 1.006 ns
Frequency: 350 MHz -> Achieved Frequency: 540.207 MHz


Frequency: 400 MHz -> Synthesis: 10s -> 10s
Frequency: 400 MHz -> Implementation: 2m 16s -> 136s
Frequency: 400 MHz -> Power: 5.875 W
Frequency: 400 MHz -> CLB LUTs Used: 349
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 231
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.689 ns
Frequency: 400 MHz -> Achieved Frequency: 552.181 MHz


Frequency: 450 MHz -> Synthesis: 9s -> 9s
Frequency: 450 MHz -> Implementation: 2m 18s -> 138s
Frequency: 450 MHz -> Power: 5.883 W
Frequency: 450 MHz -> CLB LUTs Used: 349
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 231
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.573 ns
Frequency: 450 MHz -> Achieved Frequency: 606.346 MHz


Frequency: 500 MHz -> Synthesis: 10s -> 10s
Frequency: 500 MHz -> Implementation: 2m 19s -> 139s
Frequency: 500 MHz -> Power: 5.891 W
Frequency: 500 MHz -> CLB LUTs Used: 350
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 231
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.438 ns
Frequency: 500 MHz -> Achieved Frequency: 640.205 MHz


Frequency: 550 MHz -> Synthesis: 10s -> 10s
Frequency: 550 MHz -> Implementation: 2m 22s -> 142s
Frequency: 550 MHz -> Power: 5.898 W
Frequency: 550 MHz -> CLB LUTs Used: 356
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 231
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.337 ns
Frequency: 550 MHz -> Achieved Frequency: 675.137 MHz


Frequency: 600 MHz -> Synthesis: 10s -> 10s
Frequency: 600 MHz -> Implementation: 2m 34s -> 154s
Frequency: 600 MHz -> Power: 5.906 W
Frequency: 600 MHz -> CLB LUTs Used: 358
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 231
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.221 ns
Frequency: 600 MHz -> Achieved Frequency: 691.722 MHz


Frequency: 650 MHz -> Synthesis: 10s -> 10s
Frequency: 650 MHz -> Implementation: 2m 37s -> 157s
Frequency: 650 MHz -> Power: 5.914 W
Frequency: 650 MHz -> CLB LUTs Used: 358
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 231
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.078 ns
Frequency: 650 MHz -> Achieved Frequency: 684.715 MHz


Frequency: 700 MHz -> Synthesis: 10s -> 10s
Frequency: 700 MHz -> Implementation: 2m 37s -> 157s
Frequency: 700 MHz -> Power: 5.921 W
Frequency: 700 MHz -> CLB LUTs Used: 358
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 231
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.048 ns
Frequency: 700 MHz -> Achieved Frequency: 724.338 MHz


Frequency: 750 MHz -> Synthesis: 10s -> 10s
Frequency: 750 MHz -> Implementation: 3m 45s -> 225s
Frequency: 750 MHz -> Power: 5.930 W
Frequency: 750 MHz -> CLB LUTs Used: 358
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 231
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.010 ns
Frequency: 750 MHz -> Achieved Frequency: 744.417 MHz


Frequency: 800 MHz -> Synthesis: 11s -> 11s
Frequency: 800 MHz -> Implementation: 3m 54s -> 234s
Frequency: 800 MHz -> Power: 5.937 W
Frequency: 800 MHz -> CLB LUTs Used: 359
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 231
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.018 ns
Frequency: 800 MHz -> Achieved Frequency: 788.644 MHz


