set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {logique3.vho logique3_vhd.sdo}}
	{{"Fast Model"} {logique3_fast.vho logique3_vhd_fast.sdo}}
}
