# University-Vivado-Projects
My university lab assignments on Verilog using Xilinx Vivado
