INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sources_1/new/Traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task4/Lab14_Task4.srcs/sim_1/new/Traffic_light_control_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_control_Sim
