
Jetson Decoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a48  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08003c48  08003c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d50  08003d50  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d50  08003d50  00004d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d58  08003d58  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d58  08003d58  00004d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d5c  08003d5c  00004d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003d60  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  2000005c  08003dbc  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  08003dbc  000052d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009252  00000000  00000000  0000508a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001616  00000000  00000000  0000e2dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000055d  00000000  00000000  00010000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b4a  00000000  00000000  0001055d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009bbd  00000000  00000000  000370a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f113f  00000000  00000000  00040c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131da3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020e0  00000000  00000000  00131de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00133ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	08003c30 	.word	0x08003c30

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	08003c30 	.word	0x08003c30

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <writeDebug>:
    return checksum;
}
*/

void writeDebug(const char *buffer, uint8_t length)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f04f 33ff 	mov.w	r3, #4294967295
 80005f4:	6879      	ldr	r1, [r7, #4]
 80005f6:	4803      	ldr	r0, [pc, #12]	@ (8000604 <writeDebug+0x24>)
 80005f8:	f002 f8a8 	bl	800274c <HAL_UART_Transmit>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000100 	.word	0x20000100

08000608 <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    writeDebug(buffer, strlen(buffer));
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fe15 	bl	8000240 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff ffdf 	bl	80005e0 <writeDebug>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
	...

0800062c <readFromJetson>:
    va_end(args);
}

// TODO: update protocol
SerialPacket readFromJetson()
{
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	b0a3      	sub	sp, #140	@ 0x8c
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  // HEADER BYTE
  uint8_t header;
  HAL_StatusTypeDef hal_status = HAL_UART_Receive(&huart2, &header, 1, HAL_MAX_DELAY);
 8000634:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	2201      	movs	r2, #1
 800063e:	48b5      	ldr	r0, [pc, #724]	@ (8000914 <readFromJetson+0x2e8>)
 8000640:	f002 f90d 	bl	800285e <HAL_UART_Receive>
 8000644:	4603      	mov	r3, r0
 8000646:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 800064a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800064e:	2b00      	cmp	r3, #0
 8000650:	d00b      	beq.n	800066a <readFromJetson+0x3e>
  {
    // Error_Handler();
    writeDebugString("invalid packet");
 8000652:	48b1      	ldr	r0, [pc, #708]	@ (8000918 <readFromJetson+0x2ec>)
 8000654:	f7ff ffd8 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	461a      	mov	r2, r3
 800065c:	2300      	movs	r3, #0
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	6053      	str	r3, [r2, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2201      	movs	r2, #1
 8000666:	701a      	strb	r2, [r3, #0]
    .top_right_wheel = top_right_wheel,
    .back_right_wheel = back_right_wheel,
    .drum = drum,
    .actuator = actuator,
  };
}
 8000668:	e14f      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("header: ");
 800066a:	48ac      	ldr	r0, [pc, #688]	@ (800091c <readFromJetson+0x2f0>)
 800066c:	f7ff ffcc 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", header);
 8000670:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8000674:	461a      	mov	r2, r3
 8000676:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800067a:	49a9      	ldr	r1, [pc, #676]	@ (8000920 <readFromJetson+0x2f4>)
 800067c:	4618      	mov	r0, r3
 800067e:	f002 fee5 	bl	800344c <siprintf>
    writeDebugString(print);
 8000682:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ffbe 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 800068c:	48a5      	ldr	r0, [pc, #660]	@ (8000924 <readFromJetson+0x2f8>)
 800068e:	f7ff ffbb 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &top_left_wheel, 1, HAL_MAX_DELAY);
 8000692:	f107 0185 	add.w	r1, r7, #133	@ 0x85
 8000696:	f04f 33ff 	mov.w	r3, #4294967295
 800069a:	2201      	movs	r2, #1
 800069c:	489d      	ldr	r0, [pc, #628]	@ (8000914 <readFromJetson+0x2e8>)
 800069e:	f002 f8de 	bl	800285e <HAL_UART_Receive>
 80006a2:	4603      	mov	r3, r0
 80006a4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 80006a8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00b      	beq.n	80006c8 <readFromJetson+0x9c>
    writeDebugString("invalid packet");
 80006b0:	4899      	ldr	r0, [pc, #612]	@ (8000918 <readFromJetson+0x2ec>)
 80006b2:	f7ff ffa9 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	461a      	mov	r2, r3
 80006ba:	2300      	movs	r3, #0
 80006bc:	6013      	str	r3, [r2, #0]
 80006be:	6053      	str	r3, [r2, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2201      	movs	r2, #1
 80006c4:	701a      	strb	r2, [r3, #0]
}
 80006c6:	e120      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("top left wheel: ");
 80006c8:	4897      	ldr	r0, [pc, #604]	@ (8000928 <readFromJetson+0x2fc>)
 80006ca:	f7ff ff9d 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", top_left_wheel);
 80006ce:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006d8:	4991      	ldr	r1, [pc, #580]	@ (8000920 <readFromJetson+0x2f4>)
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 feb6 	bl	800344c <siprintf>
    writeDebugString(print);
 80006e0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff ff8f 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 80006ea:	488e      	ldr	r0, [pc, #568]	@ (8000924 <readFromJetson+0x2f8>)
 80006ec:	f7ff ff8c 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &back_left_wheel, 1, HAL_MAX_DELAY);
 80006f0:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	2201      	movs	r2, #1
 80006fa:	4886      	ldr	r0, [pc, #536]	@ (8000914 <readFromJetson+0x2e8>)
 80006fc:	f002 f8af 	bl	800285e <HAL_UART_Receive>
 8000700:	4603      	mov	r3, r0
 8000702:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 8000706:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800070a:	2b00      	cmp	r3, #0
 800070c:	d00b      	beq.n	8000726 <readFromJetson+0xfa>
    writeDebugString("invalid packet");
 800070e:	4882      	ldr	r0, [pc, #520]	@ (8000918 <readFromJetson+0x2ec>)
 8000710:	f7ff ff7a 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	461a      	mov	r2, r3
 8000718:	2300      	movs	r3, #0
 800071a:	6013      	str	r3, [r2, #0]
 800071c:	6053      	str	r3, [r2, #4]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2201      	movs	r2, #1
 8000722:	701a      	strb	r2, [r3, #0]
}
 8000724:	e0f1      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("back left wheel: ");
 8000726:	4881      	ldr	r0, [pc, #516]	@ (800092c <readFromJetson+0x300>)
 8000728:	f7ff ff6e 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", back_left_wheel);
 800072c:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8000730:	461a      	mov	r2, r3
 8000732:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000736:	497a      	ldr	r1, [pc, #488]	@ (8000920 <readFromJetson+0x2f4>)
 8000738:	4618      	mov	r0, r3
 800073a:	f002 fe87 	bl	800344c <siprintf>
    writeDebugString(print);
 800073e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000742:	4618      	mov	r0, r3
 8000744:	f7ff ff60 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 8000748:	4876      	ldr	r0, [pc, #472]	@ (8000924 <readFromJetson+0x2f8>)
 800074a:	f7ff ff5d 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &top_right_wheel, 1, HAL_MAX_DELAY);
 800074e:	f107 0183 	add.w	r1, r7, #131	@ 0x83
 8000752:	f04f 33ff 	mov.w	r3, #4294967295
 8000756:	2201      	movs	r2, #1
 8000758:	486e      	ldr	r0, [pc, #440]	@ (8000914 <readFromJetson+0x2e8>)
 800075a:	f002 f880 	bl	800285e <HAL_UART_Receive>
 800075e:	4603      	mov	r3, r0
 8000760:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 8000764:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000768:	2b00      	cmp	r3, #0
 800076a:	d00b      	beq.n	8000784 <readFromJetson+0x158>
    writeDebugString("invalid packet");
 800076c:	486a      	ldr	r0, [pc, #424]	@ (8000918 <readFromJetson+0x2ec>)
 800076e:	f7ff ff4b 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	461a      	mov	r2, r3
 8000776:	2300      	movs	r3, #0
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	6053      	str	r3, [r2, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	701a      	strb	r2, [r3, #0]
}
 8000782:	e0c2      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("top right wheel: ");
 8000784:	486a      	ldr	r0, [pc, #424]	@ (8000930 <readFromJetson+0x304>)
 8000786:	f7ff ff3f 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", top_right_wheel);
 800078a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800078e:	461a      	mov	r2, r3
 8000790:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000794:	4962      	ldr	r1, [pc, #392]	@ (8000920 <readFromJetson+0x2f4>)
 8000796:	4618      	mov	r0, r3
 8000798:	f002 fe58 	bl	800344c <siprintf>
    writeDebugString(print);
 800079c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff31 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 80007a6:	485f      	ldr	r0, [pc, #380]	@ (8000924 <readFromJetson+0x2f8>)
 80007a8:	f7ff ff2e 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &back_right_wheel, 1, HAL_MAX_DELAY);
 80007ac:	f107 0182 	add.w	r1, r7, #130	@ 0x82
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295
 80007b4:	2201      	movs	r2, #1
 80007b6:	4857      	ldr	r0, [pc, #348]	@ (8000914 <readFromJetson+0x2e8>)
 80007b8:	f002 f851 	bl	800285e <HAL_UART_Receive>
 80007bc:	4603      	mov	r3, r0
 80007be:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 80007c2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d00b      	beq.n	80007e2 <readFromJetson+0x1b6>
    writeDebugString("invalid packet");
 80007ca:	4853      	ldr	r0, [pc, #332]	@ (8000918 <readFromJetson+0x2ec>)
 80007cc:	f7ff ff1c 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	461a      	mov	r2, r3
 80007d4:	2300      	movs	r3, #0
 80007d6:	6013      	str	r3, [r2, #0]
 80007d8:	6053      	str	r3, [r2, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2201      	movs	r2, #1
 80007de:	701a      	strb	r2, [r3, #0]
}
 80007e0:	e093      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("back right wheel: ");
 80007e2:	4854      	ldr	r0, [pc, #336]	@ (8000934 <readFromJetson+0x308>)
 80007e4:	f7ff ff10 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", back_right_wheel);
 80007e8:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 80007ec:	461a      	mov	r2, r3
 80007ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007f2:	494b      	ldr	r1, [pc, #300]	@ (8000920 <readFromJetson+0x2f4>)
 80007f4:	4618      	mov	r0, r3
 80007f6:	f002 fe29 	bl	800344c <siprintf>
    writeDebugString(print);
 80007fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff02 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 8000804:	4847      	ldr	r0, [pc, #284]	@ (8000924 <readFromJetson+0x2f8>)
 8000806:	f7ff feff 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &drum, 1, HAL_MAX_DELAY);
 800080a:	f107 0181 	add.w	r1, r7, #129	@ 0x81
 800080e:	f04f 33ff 	mov.w	r3, #4294967295
 8000812:	2201      	movs	r2, #1
 8000814:	483f      	ldr	r0, [pc, #252]	@ (8000914 <readFromJetson+0x2e8>)
 8000816:	f002 f822 	bl	800285e <HAL_UART_Receive>
 800081a:	4603      	mov	r3, r0
 800081c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 8000820:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000824:	2b00      	cmp	r3, #0
 8000826:	d00b      	beq.n	8000840 <readFromJetson+0x214>
    writeDebugString("invalid packet");
 8000828:	483b      	ldr	r0, [pc, #236]	@ (8000918 <readFromJetson+0x2ec>)
 800082a:	f7ff feed 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	461a      	mov	r2, r3
 8000832:	2300      	movs	r3, #0
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	6053      	str	r3, [r2, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
}
 800083e:	e064      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("drum: ");
 8000840:	483d      	ldr	r0, [pc, #244]	@ (8000938 <readFromJetson+0x30c>)
 8000842:	f7ff fee1 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", drum);
 8000846:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 800084a:	461a      	mov	r2, r3
 800084c:	f107 0318 	add.w	r3, r7, #24
 8000850:	4933      	ldr	r1, [pc, #204]	@ (8000920 <readFromJetson+0x2f4>)
 8000852:	4618      	mov	r0, r3
 8000854:	f002 fdfa 	bl	800344c <siprintf>
    writeDebugString(print);
 8000858:	f107 0318 	add.w	r3, r7, #24
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fed3 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 8000862:	4830      	ldr	r0, [pc, #192]	@ (8000924 <readFromJetson+0x2f8>)
 8000864:	f7ff fed0 	bl	8000608 <writeDebugString>
  hal_status = HAL_UART_Receive(&huart2, &actuator, 1, HAL_MAX_DELAY);
 8000868:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 800086c:	f04f 33ff 	mov.w	r3, #4294967295
 8000870:	2201      	movs	r2, #1
 8000872:	4828      	ldr	r0, [pc, #160]	@ (8000914 <readFromJetson+0x2e8>)
 8000874:	f001 fff3 	bl	800285e <HAL_UART_Receive>
 8000878:	4603      	mov	r3, r0
 800087a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  if (hal_status != HAL_OK)
 800087e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000882:	2b00      	cmp	r3, #0
 8000884:	d00b      	beq.n	800089e <readFromJetson+0x272>
    writeDebugString("invalid packet");
 8000886:	4824      	ldr	r0, [pc, #144]	@ (8000918 <readFromJetson+0x2ec>)
 8000888:	f7ff febe 	bl	8000608 <writeDebugString>
    return (SerialPacket) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	461a      	mov	r2, r3
 8000890:	2300      	movs	r3, #0
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	6053      	str	r3, [r2, #4]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2201      	movs	r2, #1
 800089a:	701a      	strb	r2, [r3, #0]
}
 800089c:	e035      	b.n	800090a <readFromJetson+0x2de>
    writeDebugString("actuator: ");
 800089e:	4827      	ldr	r0, [pc, #156]	@ (800093c <readFromJetson+0x310>)
 80008a0:	f7ff feb2 	bl	8000608 <writeDebugString>
    sprintf(print, "%d", actuator);
 80008a4:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 80008a8:	461a      	mov	r2, r3
 80008aa:	f107 0308 	add.w	r3, r7, #8
 80008ae:	491c      	ldr	r1, [pc, #112]	@ (8000920 <readFromJetson+0x2f4>)
 80008b0:	4618      	mov	r0, r3
 80008b2:	f002 fdcb 	bl	800344c <siprintf>
    writeDebugString(print);
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fea4 	bl	8000608 <writeDebugString>
    writeDebugString("\r\n");
 80008c0:	4818      	ldr	r0, [pc, #96]	@ (8000924 <readFromJetson+0x2f8>)
 80008c2:	f7ff fea1 	bl	8000608 <writeDebugString>
  return (SerialPacket) {
 80008c6:	f897 c086 	ldrb.w	ip, [r7, #134]	@ 0x86
 80008ca:	f897 6085 	ldrb.w	r6, [r7, #133]	@ 0x85
 80008ce:	f897 5084 	ldrb.w	r5, [r7, #132]	@ 0x84
 80008d2:	f897 4083 	ldrb.w	r4, [r7, #131]	@ 0x83
 80008d6:	f897 0082 	ldrb.w	r0, [r7, #130]	@ 0x82
 80008da:	f897 1081 	ldrb.w	r1, [r7, #129]	@ 0x81
 80008de:	f897 2080 	ldrb.w	r2, [r7, #128]	@ 0x80
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	f04f 0e00 	mov.w	lr, #0
 80008e8:	f883 e000 	strb.w	lr, [r3]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f883 c001 	strb.w	ip, [r3, #1]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	709e      	strb	r6, [r3, #2]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	70dd      	strb	r5, [r3, #3]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	711c      	strb	r4, [r3, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	7158      	strb	r0, [r3, #5]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	7199      	strb	r1, [r3, #6]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	71da      	strb	r2, [r3, #7]
}
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	378c      	adds	r7, #140	@ 0x8c
 800090e:	46bd      	mov	sp, r7
 8000910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000912:	bf00      	nop
 8000914:	20000078 	.word	0x20000078
 8000918:	08003c48 	.word	0x08003c48
 800091c:	08003c58 	.word	0x08003c58
 8000920:	08003c64 	.word	0x08003c64
 8000924:	08003c68 	.word	0x08003c68
 8000928:	08003c6c 	.word	0x08003c6c
 800092c:	08003c80 	.word	0x08003c80
 8000930:	08003c94 	.word	0x08003c94
 8000934:	08003ca8 	.word	0x08003ca8
 8000938:	08003cbc 	.word	0x08003cbc
 800093c:	08003cc4 	.word	0x08003cc4

08000940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000946:	f000 f8f7 	bl	8000b38 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800094a:	f000 fa8e 	bl	8000e6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094e:	f000 f81f 	bl	8000990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000952:	f000 f8d9 	bl	8000b08 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000956:	f000 f877 	bl	8000a48 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800095a:	f000 f8a5 	bl	8000aa8 <MX_USART3_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (DEBUG)
      writeDebugString("\r\n\r\n\r\n\hi\r\n");
 800095e:	4809      	ldr	r0, [pc, #36]	@ (8000984 <main+0x44>)
 8000960:	f7ff fe52 	bl	8000608 <writeDebugString>

    SerialPacket packet = readFromJetson();
 8000964:	463b      	mov	r3, r7
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fe60 	bl	800062c <readFromJetson>
    if (!packet.invalid) {
 800096c:	783b      	ldrb	r3, [r7, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d103      	bne.n	800097a <main+0x3a>
      writeDebugString("got a packet\r\n");
 8000972:	4805      	ldr	r0, [pc, #20]	@ (8000988 <main+0x48>)
 8000974:	f7ff fe48 	bl	8000608 <writeDebugString>
 8000978:	e7f1      	b.n	800095e <main+0x1e>
      // TODO: update to match new protocol readAction(packet);
    } else {
      writeDebugString("invalid packet read\r\n");
 800097a:	4804      	ldr	r0, [pc, #16]	@ (800098c <main+0x4c>)
 800097c:	f7ff fe44 	bl	8000608 <writeDebugString>
  {
 8000980:	e7ed      	b.n	800095e <main+0x1e>
 8000982:	bf00      	nop
 8000984:	08003cd0 	.word	0x08003cd0
 8000988:	08003cdc 	.word	0x08003cdc
 800098c:	08003cec 	.word	0x08003cec

08000990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b094      	sub	sp, #80	@ 0x50
 8000994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2234      	movs	r2, #52	@ 0x34
 800099c:	2100      	movs	r1, #0
 800099e:	4618      	mov	r0, r3
 80009a0:	f002 fd74 	bl	800348c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b4:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <SystemClock_Config+0xb0>)
 80009b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b8:	4a21      	ldr	r2, [pc, #132]	@ (8000a40 <SystemClock_Config+0xb0>)
 80009ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009be:	6413      	str	r3, [r2, #64]	@ 0x40
 80009c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a40 <SystemClock_Config+0xb0>)
 80009c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a44 <SystemClock_Config+0xb4>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a44 <SystemClock_Config+0xb4>)
 80009d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009da:	6013      	str	r3, [r2, #0]
 80009dc:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <SystemClock_Config+0xb4>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009e8:	2302      	movs	r3, #2
 80009ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	2310      	movs	r3, #16
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f4:	2300      	movs	r3, #0
 80009f6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4618      	mov	r0, r3
 80009fe:	f000 fd9b 	bl	8001538 <HAL_RCC_OscConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000a08:	f000 f8c2 	bl	8000b90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a20:	f107 0308 	add.w	r3, r7, #8
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f001 f834 	bl	8001a94 <HAL_RCC_ClockConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a32:	f000 f8ad 	bl	8000b90 <Error_Handler>
  }
}
 8000a36:	bf00      	nop
 8000a38:	3750      	adds	r7, #80	@ 0x50
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40007000 	.word	0x40007000

08000a48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a4e:	4a15      	ldr	r2, [pc, #84]	@ (8000aa4 <MX_USART2_UART_Init+0x5c>)
 8000a50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a52:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a5a:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a60:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a6e:	220c      	movs	r2, #12
 8000a70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a78:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_USART2_UART_Init+0x58>)
 8000a8c:	f001 fe10 	bl	80026b0 <HAL_UART_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a96:	f000 f87b 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	20000078 	.word	0x20000078
 8000aa4:	40004400 	.word	0x40004400

08000aa8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000aae:	4a15      	ldr	r2, [pc, #84]	@ (8000b04 <MX_USART3_UART_Init+0x5c>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ab2:	4b13      	ldr	r3, [pc, #76]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <MX_USART3_UART_Init+0x58>)
 8000aec:	f001 fde0 	bl	80026b0 <HAL_UART_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000af6:	f000 f84b 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000100 	.word	0x20000100
 8000b04:	40004800 	.word	0x40004800

08000b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <MX_GPIO_Init+0x2c>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	4a08      	ldr	r2, [pc, #32]	@ (8000b34 <MX_GPIO_Init+0x2c>)
 8000b14:	f043 0308 	orr.w	r3, r3, #8
 8000b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1a:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <MX_GPIO_Init+0x2c>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	f003 0308 	and.w	r3, r3, #8
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b3e:	463b      	mov	r3, r7
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b4a:	f000 fad1 	bl	80010f0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b5a:	231f      	movs	r3, #31
 8000b5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b5e:	2387      	movs	r3, #135	@ 0x87
 8000b60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b66:	2300      	movs	r3, #0
 8000b68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b76:	2300      	movs	r3, #0
 8000b78:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b7a:	463b      	mov	r3, r7
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f000 faef 	bl	8001160 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b82:	2004      	movs	r0, #4
 8000b84:	f000 facc 	bl	8001120 <HAL_MPU_Enable>

}
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b94:	b672      	cpsid	i
}
 8000b96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <Error_Handler+0x8>

08000b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <HAL_MspInit+0x44>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8000be0 <HAL_MspInit+0x44>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <HAL_MspInit+0x44>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <HAL_MspInit+0x44>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bbe:	4a08      	ldr	r2, [pc, #32]	@ (8000be0 <HAL_MspInit+0x44>)
 8000bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_MspInit+0x44>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800

08000be4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b0b0      	sub	sp, #192	@ 0xc0
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	2290      	movs	r2, #144	@ 0x90
 8000c02:	2100      	movs	r1, #0
 8000c04:	4618      	mov	r0, r3
 8000c06:	f002 fc41 	bl	800348c <memset>
  if(huart->Instance==USART2)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a42      	ldr	r2, [pc, #264]	@ (8000d18 <HAL_UART_MspInit+0x134>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d13b      	bne.n	8000c8c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c14:	2380      	movs	r3, #128	@ 0x80
 8000c16:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4618      	mov	r0, r3
 8000c22:	f001 f91d 	bl	8001e60 <HAL_RCCEx_PeriphCLKConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c2c:	f7ff ffb0 	bl	8000b90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c30:	4b3a      	ldr	r3, [pc, #232]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c34:	4a39      	ldr	r2, [pc, #228]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c3c:	4b37      	ldr	r3, [pc, #220]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c44:	61bb      	str	r3, [r7, #24]
 8000c46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c48:	4b34      	ldr	r3, [pc, #208]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4c:	4a33      	ldr	r2, [pc, #204]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c4e:	f043 0308 	orr.w	r3, r3, #8
 8000c52:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c54:	4b31      	ldr	r3, [pc, #196]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c58:	f003 0308 	and.w	r3, r3, #8
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c60:	2360      	movs	r3, #96	@ 0x60
 8000c62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c72:	2303      	movs	r3, #3
 8000c74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c78:	2307      	movs	r3, #7
 8000c7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c7e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000c82:	4619      	mov	r1, r3
 8000c84:	4826      	ldr	r0, [pc, #152]	@ (8000d20 <HAL_UART_MspInit+0x13c>)
 8000c86:	f000 faab 	bl	80011e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c8a:	e041      	b.n	8000d10 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a24      	ldr	r2, [pc, #144]	@ (8000d24 <HAL_UART_MspInit+0x140>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d13c      	bne.n	8000d10 <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c9a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 f8db 	bl	8001e60 <HAL_RCCEx_PeriphCLKConfig>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8000cb0:	f7ff ff6e 	bl	8000b90 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cb4:	4b19      	ldr	r3, [pc, #100]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	4a18      	ldr	r2, [pc, #96]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cc8:	613b      	str	r3, [r7, #16]
 8000cca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd0:	4a12      	ldr	r2, [pc, #72]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cd2:	f043 0308 	orr.w	r3, r3, #8
 8000cd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <HAL_UART_MspInit+0x138>)
 8000cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cdc:	f003 0308 	and.w	r3, r3, #8
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ce4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cfe:	2307      	movs	r3, #7
 8000d00:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d04:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <HAL_UART_MspInit+0x13c>)
 8000d0c:	f000 fa68 	bl	80011e0 <HAL_GPIO_Init>
}
 8000d10:	bf00      	nop
 8000d12:	37c0      	adds	r7, #192	@ 0xc0
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40004400 	.word	0x40004400
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40020c00 	.word	0x40020c00
 8000d24:	40004800 	.word	0x40004800

08000d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <NMI_Handler+0x4>

08000d30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <MemManage_Handler+0x4>

08000d40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <BusFault_Handler+0x4>

08000d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <UsageFault_Handler+0x4>

08000d50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d7e:	f000 f8b1 	bl	8000ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d90:	4a14      	ldr	r2, [pc, #80]	@ (8000de4 <_sbrk+0x5c>)
 8000d92:	4b15      	ldr	r3, [pc, #84]	@ (8000de8 <_sbrk+0x60>)
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d9c:	4b13      	ldr	r3, [pc, #76]	@ (8000dec <_sbrk+0x64>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d102      	bne.n	8000daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da4:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <_sbrk+0x64>)
 8000da6:	4a12      	ldr	r2, [pc, #72]	@ (8000df0 <_sbrk+0x68>)
 8000da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <_sbrk+0x64>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d207      	bcs.n	8000dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db8:	f002 fb80 	bl	80034bc <__errno>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	e009      	b.n	8000ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc8:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <_sbrk+0x64>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dce:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4a05      	ldr	r2, [pc, #20]	@ (8000dec <_sbrk+0x64>)
 8000dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dda:	68fb      	ldr	r3, [r7, #12]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20080000 	.word	0x20080000
 8000de8:	00000400 	.word	0x00000400
 8000dec:	20000188 	.word	0x20000188
 8000df0:	200002d8 	.word	0x200002d8

08000df4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000df8:	4b06      	ldr	r3, [pc, #24]	@ (8000e14 <SystemInit+0x20>)
 8000dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dfe:	4a05      	ldr	r2, [pc, #20]	@ (8000e14 <SystemInit+0x20>)
 8000e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e1c:	f7ff ffea 	bl	8000df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e20:	480c      	ldr	r0, [pc, #48]	@ (8000e54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e22:	490d      	ldr	r1, [pc, #52]	@ (8000e58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e28:	e002      	b.n	8000e30 <LoopCopyDataInit>

08000e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2e:	3304      	adds	r3, #4

08000e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e34:	d3f9      	bcc.n	8000e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e36:	4a0a      	ldr	r2, [pc, #40]	@ (8000e60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e38:	4c0a      	ldr	r4, [pc, #40]	@ (8000e64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e3c:	e001      	b.n	8000e42 <LoopFillZerobss>

08000e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e40:	3204      	adds	r2, #4

08000e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e44:	d3fb      	bcc.n	8000e3e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e46:	f002 fb3f 	bl	80034c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4a:	f7ff fd79 	bl	8000940 <main>
  bx  lr    
 8000e4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e50:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e58:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e5c:	08003d60 	.word	0x08003d60
  ldr r2, =_sbss
 8000e60:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e64:	200002d8 	.word	0x200002d8

08000e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e68:	e7fe      	b.n	8000e68 <ADC_IRQHandler>

08000e6a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6e:	2003      	movs	r0, #3
 8000e70:	f000 f90a 	bl	8001088 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e74:	200f      	movs	r0, #15
 8000e76:	f000 f805 	bl	8000e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7a:	f7ff fe8f 	bl	8000b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <HAL_InitTick+0x54>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <HAL_InitTick+0x58>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 f917 	bl	80010d6 <HAL_SYSTICK_Config>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00e      	b.n	8000ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b0f      	cmp	r3, #15
 8000eb6:	d80a      	bhi.n	8000ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec0:	f000 f8ed 	bl	800109e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec4:	4a06      	ldr	r2, [pc, #24]	@ (8000ee0 <HAL_InitTick+0x5c>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e000      	b.n	8000ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	20000004 	.word	0x20000004

08000ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <HAL_IncTick+0x20>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_IncTick+0x24>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <HAL_IncTick+0x24>)
 8000ef6:	6013      	str	r3, [r2, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000008 	.word	0x20000008
 8000f08:	2000018c 	.word	0x2000018c

08000f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <HAL_GetTick+0x14>)
 8000f12:	681b      	ldr	r3, [r3, #0]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	2000018c 	.word	0x2000018c

08000f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f34:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <__NVIC_SetPriorityGrouping+0x40>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f40:	4013      	ands	r3, r2
 8000f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <__NVIC_SetPriorityGrouping+0x44>)
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f52:	4a04      	ldr	r2, [pc, #16]	@ (8000f64 <__NVIC_SetPriorityGrouping+0x40>)
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	60d3      	str	r3, [r2, #12]
}
 8000f58:	bf00      	nop
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000ed00 	.word	0xe000ed00
 8000f68:	05fa0000 	.word	0x05fa0000

08000f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f70:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <__NVIC_GetPriorityGrouping+0x18>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	0a1b      	lsrs	r3, r3, #8
 8000f76:	f003 0307 	and.w	r3, r3, #7
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	db0a      	blt.n	8000fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	490c      	ldr	r1, [pc, #48]	@ (8000fd4 <__NVIC_SetPriority+0x4c>)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	0112      	lsls	r2, r2, #4
 8000fa8:	b2d2      	uxtb	r2, r2
 8000faa:	440b      	add	r3, r1
 8000fac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb0:	e00a      	b.n	8000fc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4908      	ldr	r1, [pc, #32]	@ (8000fd8 <__NVIC_SetPriority+0x50>)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	3b04      	subs	r3, #4
 8000fc0:	0112      	lsls	r2, r2, #4
 8000fc2:	b2d2      	uxtb	r2, r2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	761a      	strb	r2, [r3, #24]
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	e000e100 	.word	0xe000e100
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b089      	sub	sp, #36	@ 0x24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	f1c3 0307 	rsb	r3, r3, #7
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	bf28      	it	cs
 8000ffa:	2304      	movcs	r3, #4
 8000ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	3304      	adds	r3, #4
 8001002:	2b06      	cmp	r3, #6
 8001004:	d902      	bls.n	800100c <NVIC_EncodePriority+0x30>
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3b03      	subs	r3, #3
 800100a:	e000      	b.n	800100e <NVIC_EncodePriority+0x32>
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	f04f 32ff 	mov.w	r2, #4294967295
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43da      	mvns	r2, r3
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	401a      	ands	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001024:	f04f 31ff 	mov.w	r1, #4294967295
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	fa01 f303 	lsl.w	r3, r1, r3
 800102e:	43d9      	mvns	r1, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001034:	4313      	orrs	r3, r2
         );
}
 8001036:	4618      	mov	r0, r3
 8001038:	3724      	adds	r7, #36	@ 0x24
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001054:	d301      	bcc.n	800105a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001056:	2301      	movs	r3, #1
 8001058:	e00f      	b.n	800107a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105a:	4a0a      	ldr	r2, [pc, #40]	@ (8001084 <SysTick_Config+0x40>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001062:	210f      	movs	r1, #15
 8001064:	f04f 30ff 	mov.w	r0, #4294967295
 8001068:	f7ff ff8e 	bl	8000f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <SysTick_Config+0x40>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	4b04      	ldr	r3, [pc, #16]	@ (8001084 <SysTick_Config+0x40>)
 8001074:	2207      	movs	r2, #7
 8001076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	e000e010 	.word	0xe000e010

08001088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff47 	bl	8000f24 <__NVIC_SetPriorityGrouping>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4603      	mov	r3, r0
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
 80010aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b0:	f7ff ff5c 	bl	8000f6c <__NVIC_GetPriorityGrouping>
 80010b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	6978      	ldr	r0, [r7, #20]
 80010bc:	f7ff ff8e 	bl	8000fdc <NVIC_EncodePriority>
 80010c0:	4602      	mov	r2, r0
 80010c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c6:	4611      	mov	r1, r2
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff5d 	bl	8000f88 <__NVIC_SetPriority>
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ffb0 	bl	8001044 <SysTick_Config>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80010f4:	f3bf 8f5f 	dmb	sy
}
 80010f8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <HAL_MPU_Disable+0x28>)
 80010fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fe:	4a06      	ldr	r2, [pc, #24]	@ (8001118 <HAL_MPU_Disable+0x28>)
 8001100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001104:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001106:	4b05      	ldr	r3, [pc, #20]	@ (800111c <HAL_MPU_Disable+0x2c>)
 8001108:	2200      	movs	r2, #0
 800110a:	605a      	str	r2, [r3, #4]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00
 800111c:	e000ed90 	.word	0xe000ed90

08001120 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001128:	4a0b      	ldr	r2, [pc, #44]	@ (8001158 <HAL_MPU_Enable+0x38>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001132:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <HAL_MPU_Enable+0x3c>)
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	4a09      	ldr	r2, [pc, #36]	@ (800115c <HAL_MPU_Enable+0x3c>)
 8001138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800113c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800113e:	f3bf 8f4f 	dsb	sy
}
 8001142:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001144:	f3bf 8f6f 	isb	sy
}
 8001148:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000ed90 	.word	0xe000ed90
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	785a      	ldrb	r2, [r3, #1]
 800116c:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <HAL_MPU_ConfigRegion+0x7c>)
 800116e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001170:	4b1a      	ldr	r3, [pc, #104]	@ (80011dc <HAL_MPU_ConfigRegion+0x7c>)
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	4a19      	ldr	r2, [pc, #100]	@ (80011dc <HAL_MPU_ConfigRegion+0x7c>)
 8001176:	f023 0301 	bic.w	r3, r3, #1
 800117a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800117c:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <HAL_MPU_ConfigRegion+0x7c>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7b1b      	ldrb	r3, [r3, #12]
 8001188:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	7adb      	ldrb	r3, [r3, #11]
 800118e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	7a9b      	ldrb	r3, [r3, #10]
 8001196:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001198:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	7b5b      	ldrb	r3, [r3, #13]
 800119e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80011a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	7b9b      	ldrb	r3, [r3, #14]
 80011a6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80011a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7bdb      	ldrb	r3, [r3, #15]
 80011ae:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80011b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7a5b      	ldrb	r3, [r3, #9]
 80011b6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80011b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	7a1b      	ldrb	r3, [r3, #8]
 80011be:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80011c0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	7812      	ldrb	r2, [r2, #0]
 80011c6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011c8:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80011ca:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011cc:	6113      	str	r3, [r2, #16]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000ed90 	.word	0xe000ed90

080011e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b089      	sub	sp, #36	@ 0x24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e175      	b.n	80014ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001200:	2201      	movs	r2, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	4013      	ands	r3, r2
 8001212:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	429a      	cmp	r2, r3
 800121a:	f040 8164 	bne.w	80014e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	2b01      	cmp	r3, #1
 8001228:	d005      	beq.n	8001236 <HAL_GPIO_Init+0x56>
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 0303 	and.w	r3, r3, #3
 8001232:	2b02      	cmp	r3, #2
 8001234:	d130      	bne.n	8001298 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	68da      	ldr	r2, [r3, #12]
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800126c:	2201      	movs	r2, #1
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	091b      	lsrs	r3, r3, #4
 8001282:	f003 0201 	and.w	r2, r3, #1
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 0303 	and.w	r3, r3, #3
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d017      	beq.n	80012d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	2203      	movs	r2, #3
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d123      	bne.n	8001328 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	08da      	lsrs	r2, r3, #3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3208      	adds	r2, #8
 80012e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	220f      	movs	r2, #15
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	691a      	ldr	r2, [r3, #16]
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	08da      	lsrs	r2, r3, #3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	3208      	adds	r2, #8
 8001322:	69b9      	ldr	r1, [r7, #24]
 8001324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	2203      	movs	r2, #3
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0203 	and.w	r2, r3, #3
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001364:	2b00      	cmp	r3, #0
 8001366:	f000 80be 	beq.w	80014e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	4b66      	ldr	r3, [pc, #408]	@ (8001504 <HAL_GPIO_Init+0x324>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136e:	4a65      	ldr	r2, [pc, #404]	@ (8001504 <HAL_GPIO_Init+0x324>)
 8001370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001374:	6453      	str	r3, [r2, #68]	@ 0x44
 8001376:	4b63      	ldr	r3, [pc, #396]	@ (8001504 <HAL_GPIO_Init+0x324>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001382:	4a61      	ldr	r2, [pc, #388]	@ (8001508 <HAL_GPIO_Init+0x328>)
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	089b      	lsrs	r3, r3, #2
 8001388:	3302      	adds	r3, #2
 800138a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800138e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	f003 0303 	and.w	r3, r3, #3
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	220f      	movs	r2, #15
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a58      	ldr	r2, [pc, #352]	@ (800150c <HAL_GPIO_Init+0x32c>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d037      	beq.n	800141e <HAL_GPIO_Init+0x23e>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a57      	ldr	r2, [pc, #348]	@ (8001510 <HAL_GPIO_Init+0x330>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d031      	beq.n	800141a <HAL_GPIO_Init+0x23a>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a56      	ldr	r2, [pc, #344]	@ (8001514 <HAL_GPIO_Init+0x334>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d02b      	beq.n	8001416 <HAL_GPIO_Init+0x236>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a55      	ldr	r2, [pc, #340]	@ (8001518 <HAL_GPIO_Init+0x338>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d025      	beq.n	8001412 <HAL_GPIO_Init+0x232>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a54      	ldr	r2, [pc, #336]	@ (800151c <HAL_GPIO_Init+0x33c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d01f      	beq.n	800140e <HAL_GPIO_Init+0x22e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a53      	ldr	r2, [pc, #332]	@ (8001520 <HAL_GPIO_Init+0x340>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d019      	beq.n	800140a <HAL_GPIO_Init+0x22a>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a52      	ldr	r2, [pc, #328]	@ (8001524 <HAL_GPIO_Init+0x344>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d013      	beq.n	8001406 <HAL_GPIO_Init+0x226>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a51      	ldr	r2, [pc, #324]	@ (8001528 <HAL_GPIO_Init+0x348>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d00d      	beq.n	8001402 <HAL_GPIO_Init+0x222>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a50      	ldr	r2, [pc, #320]	@ (800152c <HAL_GPIO_Init+0x34c>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d007      	beq.n	80013fe <HAL_GPIO_Init+0x21e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a4f      	ldr	r2, [pc, #316]	@ (8001530 <HAL_GPIO_Init+0x350>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d101      	bne.n	80013fa <HAL_GPIO_Init+0x21a>
 80013f6:	2309      	movs	r3, #9
 80013f8:	e012      	b.n	8001420 <HAL_GPIO_Init+0x240>
 80013fa:	230a      	movs	r3, #10
 80013fc:	e010      	b.n	8001420 <HAL_GPIO_Init+0x240>
 80013fe:	2308      	movs	r3, #8
 8001400:	e00e      	b.n	8001420 <HAL_GPIO_Init+0x240>
 8001402:	2307      	movs	r3, #7
 8001404:	e00c      	b.n	8001420 <HAL_GPIO_Init+0x240>
 8001406:	2306      	movs	r3, #6
 8001408:	e00a      	b.n	8001420 <HAL_GPIO_Init+0x240>
 800140a:	2305      	movs	r3, #5
 800140c:	e008      	b.n	8001420 <HAL_GPIO_Init+0x240>
 800140e:	2304      	movs	r3, #4
 8001410:	e006      	b.n	8001420 <HAL_GPIO_Init+0x240>
 8001412:	2303      	movs	r3, #3
 8001414:	e004      	b.n	8001420 <HAL_GPIO_Init+0x240>
 8001416:	2302      	movs	r3, #2
 8001418:	e002      	b.n	8001420 <HAL_GPIO_Init+0x240>
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <HAL_GPIO_Init+0x240>
 800141e:	2300      	movs	r3, #0
 8001420:	69fa      	ldr	r2, [r7, #28]
 8001422:	f002 0203 	and.w	r2, r2, #3
 8001426:	0092      	lsls	r2, r2, #2
 8001428:	4093      	lsls	r3, r2
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001430:	4935      	ldr	r1, [pc, #212]	@ (8001508 <HAL_GPIO_Init+0x328>)
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	089b      	lsrs	r3, r3, #2
 8001436:	3302      	adds	r3, #2
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800143e:	4b3d      	ldr	r3, [pc, #244]	@ (8001534 <HAL_GPIO_Init+0x354>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	43db      	mvns	r3, r3
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	4013      	ands	r3, r2
 800144c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001462:	4a34      	ldr	r2, [pc, #208]	@ (8001534 <HAL_GPIO_Init+0x354>)
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001468:	4b32      	ldr	r3, [pc, #200]	@ (8001534 <HAL_GPIO_Init+0x354>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	43db      	mvns	r3, r3
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4013      	ands	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800148c:	4a29      	ldr	r2, [pc, #164]	@ (8001534 <HAL_GPIO_Init+0x354>)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001492:	4b28      	ldr	r3, [pc, #160]	@ (8001534 <HAL_GPIO_Init+0x354>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001534 <HAL_GPIO_Init+0x354>)
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <HAL_GPIO_Init+0x354>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014e0:	4a14      	ldr	r2, [pc, #80]	@ (8001534 <HAL_GPIO_Init+0x354>)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3301      	adds	r3, #1
 80014ea:	61fb      	str	r3, [r7, #28]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	2b0f      	cmp	r3, #15
 80014f0:	f67f ae86 	bls.w	8001200 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	3724      	adds	r7, #36	@ 0x24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800
 8001508:	40013800 	.word	0x40013800
 800150c:	40020000 	.word	0x40020000
 8001510:	40020400 	.word	0x40020400
 8001514:	40020800 	.word	0x40020800
 8001518:	40020c00 	.word	0x40020c00
 800151c:	40021000 	.word	0x40021000
 8001520:	40021400 	.word	0x40021400
 8001524:	40021800 	.word	0x40021800
 8001528:	40021c00 	.word	0x40021c00
 800152c:	40022000 	.word	0x40022000
 8001530:	40022400 	.word	0x40022400
 8001534:	40013c00 	.word	0x40013c00

08001538 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e29b      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 8087 	beq.w	800166a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800155c:	4b96      	ldr	r3, [pc, #600]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f003 030c 	and.w	r3, r3, #12
 8001564:	2b04      	cmp	r3, #4
 8001566:	d00c      	beq.n	8001582 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001568:	4b93      	ldr	r3, [pc, #588]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 030c 	and.w	r3, r3, #12
 8001570:	2b08      	cmp	r3, #8
 8001572:	d112      	bne.n	800159a <HAL_RCC_OscConfig+0x62>
 8001574:	4b90      	ldr	r3, [pc, #576]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800157c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001580:	d10b      	bne.n	800159a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001582:	4b8d      	ldr	r3, [pc, #564]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d06c      	beq.n	8001668 <HAL_RCC_OscConfig+0x130>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d168      	bne.n	8001668 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e275      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015a2:	d106      	bne.n	80015b2 <HAL_RCC_OscConfig+0x7a>
 80015a4:	4b84      	ldr	r3, [pc, #528]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a83      	ldr	r2, [pc, #524]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e02e      	b.n	8001610 <HAL_RCC_OscConfig+0xd8>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x9c>
 80015ba:	4b7f      	ldr	r3, [pc, #508]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a7e      	ldr	r2, [pc, #504]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015c4:	6013      	str	r3, [r2, #0]
 80015c6:	4b7c      	ldr	r3, [pc, #496]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a7b      	ldr	r2, [pc, #492]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e01d      	b.n	8001610 <HAL_RCC_OscConfig+0xd8>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0xc0>
 80015de:	4b76      	ldr	r3, [pc, #472]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a75      	ldr	r2, [pc, #468]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	4b73      	ldr	r3, [pc, #460]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a72      	ldr	r2, [pc, #456]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0xd8>
 80015f8:	4b6f      	ldr	r3, [pc, #444]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a6e      	ldr	r2, [pc, #440]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80015fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b6c      	ldr	r3, [pc, #432]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a6b      	ldr	r2, [pc, #428]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800160a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800160e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d013      	beq.n	8001640 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001618:	f7ff fc78 	bl	8000f0c <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001620:	f7ff fc74 	bl	8000f0c <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	@ 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e229      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	4b61      	ldr	r3, [pc, #388]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0xe8>
 800163e:	e014      	b.n	800166a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001640:	f7ff fc64 	bl	8000f0c <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001648:	f7ff fc60 	bl	8000f0c <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	@ 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e215      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165a:	4b57      	ldr	r3, [pc, #348]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x110>
 8001666:	e000      	b.n	800166a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d069      	beq.n	800174a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001676:	4b50      	ldr	r3, [pc, #320]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00b      	beq.n	800169a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001682:	4b4d      	ldr	r3, [pc, #308]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 030c 	and.w	r3, r3, #12
 800168a:	2b08      	cmp	r3, #8
 800168c:	d11c      	bne.n	80016c8 <HAL_RCC_OscConfig+0x190>
 800168e:	4b4a      	ldr	r3, [pc, #296]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d116      	bne.n	80016c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800169a:	4b47      	ldr	r3, [pc, #284]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_RCC_OscConfig+0x17a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d001      	beq.n	80016b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e1e9      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b2:	4b41      	ldr	r3, [pc, #260]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	493d      	ldr	r1, [pc, #244]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c6:	e040      	b.n	800174a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d023      	beq.n	8001718 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016d0:	4b39      	ldr	r3, [pc, #228]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a38      	ldr	r2, [pc, #224]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016dc:	f7ff fc16 	bl	8000f0c <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016e4:	f7ff fc12 	bl	8000f0c <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e1c7      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	4b30      	ldr	r3, [pc, #192]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0f0      	beq.n	80016e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001702:	4b2d      	ldr	r3, [pc, #180]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	4929      	ldr	r1, [pc, #164]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001712:	4313      	orrs	r3, r2
 8001714:	600b      	str	r3, [r1, #0]
 8001716:	e018      	b.n	800174a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001718:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a26      	ldr	r2, [pc, #152]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 800171e:	f023 0301 	bic.w	r3, r3, #1
 8001722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001724:	f7ff fbf2 	bl	8000f0c <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172c:	f7ff fbee 	bl	8000f0c <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e1a3      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800173e:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f0      	bne.n	800172c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0308 	and.w	r3, r3, #8
 8001752:	2b00      	cmp	r3, #0
 8001754:	d038      	beq.n	80017c8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	695b      	ldr	r3, [r3, #20]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d019      	beq.n	8001792 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800175e:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001762:	4a15      	ldr	r2, [pc, #84]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176a:	f7ff fbcf 	bl	8000f0c <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001772:	f7ff fbcb 	bl	8000f0c <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e180      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001784:	4b0c      	ldr	r3, [pc, #48]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0f0      	beq.n	8001772 <HAL_RCC_OscConfig+0x23a>
 8001790:	e01a      	b.n	80017c8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001792:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001796:	4a08      	ldr	r2, [pc, #32]	@ (80017b8 <HAL_RCC_OscConfig+0x280>)
 8001798:	f023 0301 	bic.w	r3, r3, #1
 800179c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800179e:	f7ff fbb5 	bl	8000f0c <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	e00a      	b.n	80017bc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017a6:	f7ff fbb1 	bl	8000f0c <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d903      	bls.n	80017bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e166      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
 80017b8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017bc:	4b92      	ldr	r3, [pc, #584]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80017be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1ee      	bne.n	80017a6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 80a4 	beq.w	800191e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017d6:	4b8c      	ldr	r3, [pc, #560]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10d      	bne.n	80017fe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b89      	ldr	r3, [pc, #548]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	4a88      	ldr	r2, [pc, #544]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ee:	4b86      	ldr	r3, [pc, #536]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017fa:	2301      	movs	r3, #1
 80017fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017fe:	4b83      	ldr	r3, [pc, #524]	@ (8001a0c <HAL_RCC_OscConfig+0x4d4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001806:	2b00      	cmp	r3, #0
 8001808:	d118      	bne.n	800183c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800180a:	4b80      	ldr	r3, [pc, #512]	@ (8001a0c <HAL_RCC_OscConfig+0x4d4>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a7f      	ldr	r2, [pc, #508]	@ (8001a0c <HAL_RCC_OscConfig+0x4d4>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001816:	f7ff fb79 	bl	8000f0c <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800181e:	f7ff fb75 	bl	8000f0c <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b64      	cmp	r3, #100	@ 0x64
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e12a      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001830:	4b76      	ldr	r3, [pc, #472]	@ (8001a0c <HAL_RCC_OscConfig+0x4d4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d106      	bne.n	8001852 <HAL_RCC_OscConfig+0x31a>
 8001844:	4b70      	ldr	r3, [pc, #448]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001848:	4a6f      	ldr	r2, [pc, #444]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001850:	e02d      	b.n	80018ae <HAL_RCC_OscConfig+0x376>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x33c>
 800185a:	4b6b      	ldr	r3, [pc, #428]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800185c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800185e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001860:	f023 0301 	bic.w	r3, r3, #1
 8001864:	6713      	str	r3, [r2, #112]	@ 0x70
 8001866:	4b68      	ldr	r3, [pc, #416]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800186a:	4a67      	ldr	r2, [pc, #412]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800186c:	f023 0304 	bic.w	r3, r3, #4
 8001870:	6713      	str	r3, [r2, #112]	@ 0x70
 8001872:	e01c      	b.n	80018ae <HAL_RCC_OscConfig+0x376>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2b05      	cmp	r3, #5
 800187a:	d10c      	bne.n	8001896 <HAL_RCC_OscConfig+0x35e>
 800187c:	4b62      	ldr	r3, [pc, #392]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800187e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001880:	4a61      	ldr	r2, [pc, #388]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001882:	f043 0304 	orr.w	r3, r3, #4
 8001886:	6713      	str	r3, [r2, #112]	@ 0x70
 8001888:	4b5f      	ldr	r3, [pc, #380]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800188a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800188c:	4a5e      	ldr	r2, [pc, #376]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6713      	str	r3, [r2, #112]	@ 0x70
 8001894:	e00b      	b.n	80018ae <HAL_RCC_OscConfig+0x376>
 8001896:	4b5c      	ldr	r3, [pc, #368]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800189a:	4a5b      	ldr	r2, [pc, #364]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018a2:	4b59      	ldr	r3, [pc, #356]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80018a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018a6:	4a58      	ldr	r2, [pc, #352]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80018a8:	f023 0304 	bic.w	r3, r3, #4
 80018ac:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d015      	beq.n	80018e2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b6:	f7ff fb29 	bl	8000f0c <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018bc:	e00a      	b.n	80018d4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7ff fb25 	bl	8000f0c <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e0d8      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0ee      	beq.n	80018be <HAL_RCC_OscConfig+0x386>
 80018e0:	e014      	b.n	800190c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e2:	f7ff fb13 	bl	8000f0c <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e8:	e00a      	b.n	8001900 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ea:	f7ff fb0f 	bl	8000f0c <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e0c2      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001900:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1ee      	bne.n	80018ea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800190c:	7dfb      	ldrb	r3, [r7, #23]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d105      	bne.n	800191e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001912:	4b3d      	ldr	r3, [pc, #244]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	4a3c      	ldr	r2, [pc, #240]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800191c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 80ae 	beq.w	8001a84 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001928:	4b37      	ldr	r3, [pc, #220]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b08      	cmp	r3, #8
 8001932:	d06d      	beq.n	8001a10 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d14b      	bne.n	80019d4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800193c:	4b32      	ldr	r3, [pc, #200]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a31      	ldr	r2, [pc, #196]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001948:	f7ff fae0 	bl	8000f0c <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001950:	f7ff fadc 	bl	8000f0c <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e091      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001962:	4b29      	ldr	r3, [pc, #164]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f0      	bne.n	8001950 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69da      	ldr	r2, [r3, #28]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197c:	019b      	lsls	r3, r3, #6
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001984:	085b      	lsrs	r3, r3, #1
 8001986:	3b01      	subs	r3, #1
 8001988:	041b      	lsls	r3, r3, #16
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001990:	061b      	lsls	r3, r3, #24
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001998:	071b      	lsls	r3, r3, #28
 800199a:	491b      	ldr	r1, [pc, #108]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 800199c:	4313      	orrs	r3, r2
 800199e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a0:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a18      	ldr	r2, [pc, #96]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ac:	f7ff faae 	bl	8000f0c <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b4:	f7ff faaa 	bl	8000f0c <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e05f      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0f0      	beq.n	80019b4 <HAL_RCC_OscConfig+0x47c>
 80019d2:	e057      	b.n	8001a84 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e0:	f7ff fa94 	bl	8000f0c <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e8:	f7ff fa90 	bl	8000f0c <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e045      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fa:	4b03      	ldr	r3, [pc, #12]	@ (8001a08 <HAL_RCC_OscConfig+0x4d0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0x4b0>
 8001a06:	e03d      	b.n	8001a84 <HAL_RCC_OscConfig+0x54c>
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001a10:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <HAL_RCC_OscConfig+0x558>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d030      	beq.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d129      	bne.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d122      	bne.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a40:	4013      	ands	r3, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a46:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d119      	bne.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a56:	085b      	lsrs	r3, r3, #1
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d10f      	bne.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a6a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d107      	bne.n	8001a80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800

08001a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0d0      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001aac:	4b6a      	ldr	r3, [pc, #424]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 030f 	and.w	r3, r3, #15
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d910      	bls.n	8001adc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aba:	4b67      	ldr	r3, [pc, #412]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f023 020f 	bic.w	r2, r3, #15
 8001ac2:	4965      	ldr	r1, [pc, #404]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aca:	4b63      	ldr	r3, [pc, #396]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d001      	beq.n	8001adc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e0b8      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d020      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001af4:	4b59      	ldr	r3, [pc, #356]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	4a58      	ldr	r2, [pc, #352]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001afa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001afe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0308 	and.w	r3, r3, #8
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b0c:	4b53      	ldr	r3, [pc, #332]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	4a52      	ldr	r2, [pc, #328]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b18:	4b50      	ldr	r3, [pc, #320]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	494d      	ldr	r1, [pc, #308]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d040      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d107      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3e:	4b47      	ldr	r3, [pc, #284]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d115      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e07f      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d107      	bne.n	8001b66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b56:	4b41      	ldr	r3, [pc, #260]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d109      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e073      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b66:	4b3d      	ldr	r3, [pc, #244]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e06b      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b76:	4b39      	ldr	r3, [pc, #228]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f023 0203 	bic.w	r2, r3, #3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4936      	ldr	r1, [pc, #216]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b84:	4313      	orrs	r3, r2
 8001b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b88:	f7ff f9c0 	bl	8000f0c <HAL_GetTick>
 8001b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8e:	e00a      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b90:	f7ff f9bc 	bl	8000f0c <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e053      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 020c 	and.w	r2, r3, #12
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d1eb      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb8:	4b27      	ldr	r3, [pc, #156]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 030f 	and.w	r3, r3, #15
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d210      	bcs.n	8001be8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc6:	4b24      	ldr	r3, [pc, #144]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f023 020f 	bic.w	r2, r3, #15
 8001bce:	4922      	ldr	r1, [pc, #136]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd6:	4b20      	ldr	r3, [pc, #128]	@ (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e032      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d008      	beq.n	8001c06 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bf4:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	4916      	ldr	r1, [pc, #88]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d009      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c12:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	490e      	ldr	r1, [pc, #56]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c26:	f000 f821 	bl	8001c6c <HAL_RCC_GetSysClockFreq>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	091b      	lsrs	r3, r3, #4
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	490a      	ldr	r1, [pc, #40]	@ (8001c60 <HAL_RCC_ClockConfig+0x1cc>)
 8001c38:	5ccb      	ldrb	r3, [r1, r3]
 8001c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3e:	4a09      	ldr	r2, [pc, #36]	@ (8001c64 <HAL_RCC_ClockConfig+0x1d0>)
 8001c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <HAL_RCC_ClockConfig+0x1d4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff f91c 	bl	8000e84 <HAL_InitTick>

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40023c00 	.word	0x40023c00
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	08003d04 	.word	0x08003d04
 8001c64:	20000000 	.word	0x20000000
 8001c68:	20000004 	.word	0x20000004

08001c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c70:	b090      	sub	sp, #64	@ 0x40
 8001c72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c78:	2300      	movs	r3, #0
 8001c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c84:	4b59      	ldr	r3, [pc, #356]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 030c 	and.w	r3, r3, #12
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	d00d      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x40>
 8001c90:	2b08      	cmp	r3, #8
 8001c92:	f200 80a1 	bhi.w	8001dd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d002      	beq.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x34>
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	d003      	beq.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c9e:	e09b      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ca0:	4b53      	ldr	r3, [pc, #332]	@ (8001df0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ca4:	e09b      	b.n	8001dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ca6:	4b53      	ldr	r3, [pc, #332]	@ (8001df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001caa:	e098      	b.n	8001dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cac:	4b4f      	ldr	r3, [pc, #316]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cb4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001cb6:	4b4d      	ldr	r3, [pc, #308]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d028      	beq.n	8001d14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	099b      	lsrs	r3, r3, #6
 8001cc8:	2200      	movs	r2, #0
 8001cca:	623b      	str	r3, [r7, #32]
 8001ccc:	627a      	str	r2, [r7, #36]	@ 0x24
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4b47      	ldr	r3, [pc, #284]	@ (8001df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cd8:	fb03 f201 	mul.w	r2, r3, r1
 8001cdc:	2300      	movs	r3, #0
 8001cde:	fb00 f303 	mul.w	r3, r0, r3
 8001ce2:	4413      	add	r3, r2
 8001ce4:	4a43      	ldr	r2, [pc, #268]	@ (8001df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ce6:	fba0 1202 	umull	r1, r2, r0, r2
 8001cea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001cec:	460a      	mov	r2, r1
 8001cee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cf2:	4413      	add	r3, r2
 8001cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	61bb      	str	r3, [r7, #24]
 8001cfc:	61fa      	str	r2, [r7, #28]
 8001cfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d06:	f7fe faf3 	bl	80002f0 <__aeabi_uldivmod>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4613      	mov	r3, r2
 8001d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d12:	e053      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d14:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	099b      	lsrs	r3, r3, #6
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	617a      	str	r2, [r7, #20]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d26:	f04f 0b00 	mov.w	fp, #0
 8001d2a:	4652      	mov	r2, sl
 8001d2c:	465b      	mov	r3, fp
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	0159      	lsls	r1, r3, #5
 8001d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d3c:	0150      	lsls	r0, r2, #5
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	ebb2 080a 	subs.w	r8, r2, sl
 8001d46:	eb63 090b 	sbc.w	r9, r3, fp
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d5e:	ebb2 0408 	subs.w	r4, r2, r8
 8001d62:	eb63 0509 	sbc.w	r5, r3, r9
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	00eb      	lsls	r3, r5, #3
 8001d70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d74:	00e2      	lsls	r2, r4, #3
 8001d76:	4614      	mov	r4, r2
 8001d78:	461d      	mov	r5, r3
 8001d7a:	eb14 030a 	adds.w	r3, r4, sl
 8001d7e:	603b      	str	r3, [r7, #0]
 8001d80:	eb45 030b 	adc.w	r3, r5, fp
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d92:	4629      	mov	r1, r5
 8001d94:	028b      	lsls	r3, r1, #10
 8001d96:	4621      	mov	r1, r4
 8001d98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d9c:	4621      	mov	r1, r4
 8001d9e:	028a      	lsls	r2, r1, #10
 8001da0:	4610      	mov	r0, r2
 8001da2:	4619      	mov	r1, r3
 8001da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001da6:	2200      	movs	r2, #0
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	60fa      	str	r2, [r7, #12]
 8001dac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001db0:	f7fe fa9e 	bl	80002f0 <__aeabi_uldivmod>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4613      	mov	r3, r2
 8001dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <HAL_RCC_GetSysClockFreq+0x180>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	0c1b      	lsrs	r3, r3, #16
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001dcc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001dd6:	e002      	b.n	8001dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001dd8:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001dda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3740      	adds	r7, #64	@ 0x40
 8001de4:	46bd      	mov	sp, r7
 8001de6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dea:	bf00      	nop
 8001dec:	40023800 	.word	0x40023800
 8001df0:	00f42400 	.word	0x00f42400
 8001df4:	017d7840 	.word	0x017d7840

08001df8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	@ (8001e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	20000000 	.word	0x20000000

08001e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e14:	f7ff fff0 	bl	8001df8 <HAL_RCC_GetHCLKFreq>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	0a9b      	lsrs	r3, r3, #10
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	4903      	ldr	r1, [pc, #12]	@ (8001e34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e26:	5ccb      	ldrb	r3, [r1, r3]
 8001e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40023800 	.word	0x40023800
 8001e34:	08003d14 	.word	0x08003d14

08001e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e3c:	f7ff ffdc 	bl	8001df8 <HAL_RCC_GetHCLKFreq>
 8001e40:	4602      	mov	r2, r0
 8001e42:	4b05      	ldr	r3, [pc, #20]	@ (8001e58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	0b5b      	lsrs	r3, r3, #13
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	4903      	ldr	r1, [pc, #12]	@ (8001e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e4e:	5ccb      	ldrb	r3, [r1, r3]
 8001e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	08003d14 	.word	0x08003d14

08001e60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d012      	beq.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e88:	4b69      	ldr	r3, [pc, #420]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	4a68      	ldr	r2, [pc, #416]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e8e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e92:	6093      	str	r3, [r2, #8]
 8001e94:	4b66      	ldr	r3, [pc, #408]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9c:	4964      	ldr	r1, [pc, #400]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d017      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001eba:	4b5d      	ldr	r3, [pc, #372]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ec0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec8:	4959      	ldr	r1, [pc, #356]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ed8:	d101      	bne.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d017      	beq.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ef8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001efc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f04:	494a      	ldr	r1, [pc, #296]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f14:	d101      	bne.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001f16:	2301      	movs	r3, #1
 8001f18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001f22:	2301      	movs	r3, #1
 8001f24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001f32:	2301      	movs	r3, #1
 8001f34:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0320 	and.w	r3, r3, #32
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 808b 	beq.w	800205a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f44:	4b3a      	ldr	r3, [pc, #232]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	4a39      	ldr	r2, [pc, #228]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f50:	4b37      	ldr	r3, [pc, #220]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f5c:	4b35      	ldr	r3, [pc, #212]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a34      	ldr	r2, [pc, #208]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f68:	f7fe ffd0 	bl	8000f0c <HAL_GetTick>
 8001f6c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f70:	f7fe ffcc 	bl	8000f0c <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b64      	cmp	r3, #100	@ 0x64
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e38f      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f82:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f0      	beq.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f8e:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f96:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d035      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d02e      	beq.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fb4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fba:	4a1d      	ldr	r2, [pc, #116]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fcc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001fce:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001fd4:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d114      	bne.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe0:	f7fe ff94 	bl	8000f0c <HAL_GetTick>
 8001fe4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f7fe ff90 	bl	8000f0c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e351      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0ee      	beq.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002012:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002016:	d111      	bne.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002024:	4b04      	ldr	r3, [pc, #16]	@ (8002038 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002026:	400b      	ands	r3, r1
 8002028:	4901      	ldr	r1, [pc, #4]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800202a:	4313      	orrs	r3, r2
 800202c:	608b      	str	r3, [r1, #8]
 800202e:	e00b      	b.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002030:	40023800 	.word	0x40023800
 8002034:	40007000 	.word	0x40007000
 8002038:	0ffffcff 	.word	0x0ffffcff
 800203c:	4bac      	ldr	r3, [pc, #688]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	4aab      	ldr	r2, [pc, #684]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002042:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002046:	6093      	str	r3, [r2, #8]
 8002048:	4ba9      	ldr	r3, [pc, #676]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800204a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002054:	49a6      	ldr	r1, [pc, #664]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002056:	4313      	orrs	r3, r2
 8002058:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b00      	cmp	r3, #0
 8002064:	d010      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002066:	4ba2      	ldr	r3, [pc, #648]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002068:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800206c:	4aa0      	ldr	r2, [pc, #640]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800206e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002072:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002076:	4b9e      	ldr	r3, [pc, #632]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002078:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002080:	499b      	ldr	r1, [pc, #620]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002082:	4313      	orrs	r3, r2
 8002084:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00a      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002094:	4b96      	ldr	r3, [pc, #600]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020a2:	4993      	ldr	r1, [pc, #588]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00a      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020b6:	4b8e      	ldr	r3, [pc, #568]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020c4:	498a      	ldr	r1, [pc, #552]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80020d8:	4b85      	ldr	r3, [pc, #532]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020e6:	4982      	ldr	r1, [pc, #520]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80020fa:	4b7d      	ldr	r3, [pc, #500]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002100:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002108:	4979      	ldr	r1, [pc, #484]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00a      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800211c:	4b74      	ldr	r3, [pc, #464]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002122:	f023 0203 	bic.w	r2, r3, #3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	4971      	ldr	r1, [pc, #452]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800213e:	4b6c      	ldr	r3, [pc, #432]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002144:	f023 020c 	bic.w	r2, r3, #12
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214c:	4968      	ldr	r1, [pc, #416]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00a      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002160:	4b63      	ldr	r3, [pc, #396]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002166:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216e:	4960      	ldr	r1, [pc, #384]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002182:	4b5b      	ldr	r3, [pc, #364]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002188:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002190:	4957      	ldr	r1, [pc, #348]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021a4:	4b52      	ldr	r3, [pc, #328]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021aa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b2:	494f      	ldr	r1, [pc, #316]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80021c6:	4b4a      	ldr	r3, [pc, #296]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d4:	4946      	ldr	r1, [pc, #280]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80021e8:	4b41      	ldr	r3, [pc, #260]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f6:	493e      	ldr	r1, [pc, #248]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800220a:	4b39      	ldr	r3, [pc, #228]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800220c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002210:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002218:	4935      	ldr	r1, [pc, #212]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800222c:	4b30      	ldr	r3, [pc, #192]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800222e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002232:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800223a:	492d      	ldr	r1, [pc, #180]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d011      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800224e:	4b28      	ldr	r3, [pc, #160]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002254:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800225c:	4924      	ldr	r1, [pc, #144]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002268:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800226c:	d101      	bne.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800226e:	2301      	movs	r3, #1
 8002270:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800227e:	2301      	movs	r3, #1
 8002280:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00a      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800228e:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002294:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800229c:	4914      	ldr	r1, [pc, #80]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d00b      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80022b0:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022c0:	490b      	ldr	r1, [pc, #44]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00f      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80022d4:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022da:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022e4:	4902      	ldr	r1, [pc, #8]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80022ec:	e002      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80022ee:	bf00      	nop
 80022f0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00b      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002300:	4b8a      	ldr	r3, [pc, #552]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002302:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002306:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002310:	4986      	ldr	r1, [pc, #536]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002312:	4313      	orrs	r3, r2
 8002314:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00b      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002324:	4b81      	ldr	r3, [pc, #516]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002326:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800232a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002334:	497d      	ldr	r1, [pc, #500]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d006      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800234a:	2b00      	cmp	r3, #0
 800234c:	f000 80d6 	beq.w	80024fc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002350:	4b76      	ldr	r3, [pc, #472]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a75      	ldr	r2, [pc, #468]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800235a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800235c:	f7fe fdd6 	bl	8000f0c <HAL_GetTick>
 8002360:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002364:	f7fe fdd2 	bl	8000f0c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b64      	cmp	r3, #100	@ 0x64
 8002370:	d901      	bls.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e195      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002376:	4b6d      	ldr	r3, [pc, #436]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d021      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002392:	2b00      	cmp	r3, #0
 8002394:	d11d      	bne.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002396:	4b65      	ldr	r3, [pc, #404]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002398:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800239c:	0c1b      	lsrs	r3, r3, #16
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023a4:	4b61      	ldr	r3, [pc, #388]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023aa:	0e1b      	lsrs	r3, r3, #24
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	019a      	lsls	r2, r3, #6
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	041b      	lsls	r3, r3, #16
 80023bc:	431a      	orrs	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	061b      	lsls	r3, r3, #24
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	071b      	lsls	r3, r3, #28
 80023ca:	4958      	ldr	r1, [pc, #352]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d004      	beq.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023e6:	d00a      	beq.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d02e      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023fc:	d129      	bne.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80023fe:	4b4b      	ldr	r3, [pc, #300]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002400:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002404:	0c1b      	lsrs	r3, r3, #16
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800240c:	4b47      	ldr	r3, [pc, #284]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800240e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002412:	0f1b      	lsrs	r3, r3, #28
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	019a      	lsls	r2, r3, #6
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	041b      	lsls	r3, r3, #16
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	061b      	lsls	r3, r3, #24
 800242c:	431a      	orrs	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	071b      	lsls	r3, r3, #28
 8002432:	493e      	ldr	r1, [pc, #248]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002434:	4313      	orrs	r3, r2
 8002436:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800243a:	4b3c      	ldr	r3, [pc, #240]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800243c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002440:	f023 021f 	bic.w	r2, r3, #31
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002448:	3b01      	subs	r3, #1
 800244a:	4938      	ldr	r1, [pc, #224]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d01d      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800245e:	4b33      	ldr	r3, [pc, #204]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002460:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002464:	0e1b      	lsrs	r3, r3, #24
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800246c:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800246e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002472:	0f1b      	lsrs	r3, r3, #28
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	019a      	lsls	r2, r3, #6
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	041b      	lsls	r3, r3, #16
 8002486:	431a      	orrs	r2, r3
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	061b      	lsls	r3, r3, #24
 800248c:	431a      	orrs	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	071b      	lsls	r3, r3, #28
 8002492:	4926      	ldr	r1, [pc, #152]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d011      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	019a      	lsls	r2, r3, #6
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	061b      	lsls	r3, r3, #24
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	071b      	lsls	r3, r3, #28
 80024c2:	491a      	ldr	r1, [pc, #104]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80024ca:	4b18      	ldr	r3, [pc, #96]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a17      	ldr	r2, [pc, #92]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80024d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d6:	f7fe fd19 	bl	8000f0c <HAL_GetTick>
 80024da:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024dc:	e008      	b.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024de:	f7fe fd15 	bl	8000f0c <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b64      	cmp	r3, #100	@ 0x64
 80024ea:	d901      	bls.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e0d8      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024f0:	4b0e      	ldr	r3, [pc, #56]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0f0      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	f040 80ce 	bne.w	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002504:	4b09      	ldr	r3, [pc, #36]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a08      	ldr	r2, [pc, #32]	@ (800252c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800250a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800250e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002510:	f7fe fcfc 	bl	8000f0c <HAL_GetTick>
 8002514:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002516:	e00b      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002518:	f7fe fcf8 	bl	8000f0c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b64      	cmp	r3, #100	@ 0x64
 8002524:	d904      	bls.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e0bb      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800252a:	bf00      	nop
 800252c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002530:	4b5e      	ldr	r3, [pc, #376]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800253c:	d0ec      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800254e:	2b00      	cmp	r3, #0
 8002550:	d009      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800255a:	2b00      	cmp	r3, #0
 800255c:	d02e      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	2b00      	cmp	r3, #0
 8002564:	d12a      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002566:	4b51      	ldr	r3, [pc, #324]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256c:	0c1b      	lsrs	r3, r3, #16
 800256e:	f003 0303 	and.w	r3, r3, #3
 8002572:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002574:	4b4d      	ldr	r3, [pc, #308]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800257a:	0f1b      	lsrs	r3, r3, #28
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	019a      	lsls	r2, r3, #6
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	041b      	lsls	r3, r3, #16
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	061b      	lsls	r3, r3, #24
 8002594:	431a      	orrs	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	071b      	lsls	r3, r3, #28
 800259a:	4944      	ldr	r1, [pc, #272]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80025a2:	4b42      	ldr	r3, [pc, #264]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025a8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	3b01      	subs	r3, #1
 80025b2:	021b      	lsls	r3, r3, #8
 80025b4:	493d      	ldr	r1, [pc, #244]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d022      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025d0:	d11d      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025d2:	4b36      	ldr	r3, [pc, #216]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d8:	0e1b      	lsrs	r3, r3, #24
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80025e0:	4b32      	ldr	r3, [pc, #200]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025e6:	0f1b      	lsrs	r3, r3, #28
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	019a      	lsls	r2, r3, #6
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	041b      	lsls	r3, r3, #16
 80025fa:	431a      	orrs	r2, r3
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	061b      	lsls	r3, r3, #24
 8002600:	431a      	orrs	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	071b      	lsls	r3, r3, #28
 8002606:	4929      	ldr	r1, [pc, #164]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002608:	4313      	orrs	r3, r2
 800260a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d028      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800261a:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800261c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002620:	0e1b      	lsrs	r3, r3, #24
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002628:	4b20      	ldr	r3, [pc, #128]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800262a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800262e:	0c1b      	lsrs	r3, r3, #16
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	019a      	lsls	r2, r3, #6
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	041b      	lsls	r3, r3, #16
 8002640:	431a      	orrs	r2, r3
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	061b      	lsls	r3, r3, #24
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	071b      	lsls	r3, r3, #28
 800264e:	4917      	ldr	r1, [pc, #92]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002650:	4313      	orrs	r3, r2
 8002652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002656:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002658:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800265c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	4911      	ldr	r1, [pc, #68]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a0e      	ldr	r2, [pc, #56]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002676:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002678:	f7fe fc48 	bl	8000f0c <HAL_GetTick>
 800267c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002680:	f7fe fc44 	bl	8000f0c <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	@ 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e007      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800269a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800269e:	d1ef      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3720      	adds	r7, #32
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800

080026b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e040      	b.n	8002744 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7fe fa86 	bl	8000be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2224      	movs	r2, #36	@ 0x24
 80026dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0201 	bic.w	r2, r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d002      	beq.n	80026fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fbde 	bl	8002eb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f977 	bl	80029f0 <UART_SetConfig>
 8002702:	4603      	mov	r3, r0
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e01b      	b.n	8002744 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800271a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800272a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 fc5d 	bl	8002ffc <UART_CheckIdleState>
 8002742:	4603      	mov	r3, r0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	@ 0x28
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	603b      	str	r3, [r7, #0]
 8002758:	4613      	mov	r3, r2
 800275a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002760:	2b20      	cmp	r3, #32
 8002762:	d177      	bne.n	8002854 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <HAL_UART_Transmit+0x24>
 800276a:	88fb      	ldrh	r3, [r7, #6]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e070      	b.n	8002856 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2221      	movs	r2, #33	@ 0x21
 8002780:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002782:	f7fe fbc3 	bl	8000f0c <HAL_GetTick>
 8002786:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	88fa      	ldrh	r2, [r7, #6]
 800278c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	88fa      	ldrh	r2, [r7, #6]
 8002794:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027a0:	d108      	bne.n	80027b4 <HAL_UART_Transmit+0x68>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d104      	bne.n	80027b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	e003      	b.n	80027bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027bc:	e02f      	b.n	800281e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2200      	movs	r2, #0
 80027c6:	2180      	movs	r1, #128	@ 0x80
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 fcbf 	bl	800314c <UART_WaitOnFlagUntilTimeout>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d004      	beq.n	80027de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e03b      	b.n	8002856 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10b      	bne.n	80027fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	3302      	adds	r3, #2
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	e007      	b.n	800280c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	781a      	ldrb	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3301      	adds	r3, #1
 800280a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002812:	b29b      	uxth	r3, r3
 8002814:	3b01      	subs	r3, #1
 8002816:	b29a      	uxth	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1c9      	bne.n	80027be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2200      	movs	r2, #0
 8002832:	2140      	movs	r1, #64	@ 0x40
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f000 fc89 	bl	800314c <UART_WaitOnFlagUntilTimeout>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d004      	beq.n	800284a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e005      	b.n	8002856 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2220      	movs	r2, #32
 800284e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e000      	b.n	8002856 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002854:	2302      	movs	r3, #2
  }
}
 8002856:	4618      	mov	r0, r3
 8002858:	3720      	adds	r7, #32
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b08a      	sub	sp, #40	@ 0x28
 8002862:	af02      	add	r7, sp, #8
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	603b      	str	r3, [r7, #0]
 800286a:	4613      	mov	r3, r2
 800286c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002874:	2b20      	cmp	r3, #32
 8002876:	f040 80b5 	bne.w	80029e4 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d002      	beq.n	8002886 <HAL_UART_Receive+0x28>
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e0ad      	b.n	80029e6 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2222      	movs	r2, #34	@ 0x22
 8002896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028a0:	f7fe fb34 	bl	8000f0c <HAL_GetTick>
 80028a4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	88fa      	ldrh	r2, [r7, #6]
 80028aa:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	88fa      	ldrh	r2, [r7, #6]
 80028b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028be:	d10e      	bne.n	80028de <HAL_UART_Receive+0x80>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d105      	bne.n	80028d4 <HAL_UART_Receive+0x76>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80028ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80028d2:	e02d      	b.n	8002930 <HAL_UART_Receive+0xd2>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	22ff      	movs	r2, #255	@ 0xff
 80028d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80028dc:	e028      	b.n	8002930 <HAL_UART_Receive+0xd2>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10d      	bne.n	8002902 <HAL_UART_Receive+0xa4>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d104      	bne.n	80028f8 <HAL_UART_Receive+0x9a>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	22ff      	movs	r2, #255	@ 0xff
 80028f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80028f6:	e01b      	b.n	8002930 <HAL_UART_Receive+0xd2>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	227f      	movs	r2, #127	@ 0x7f
 80028fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002900:	e016      	b.n	8002930 <HAL_UART_Receive+0xd2>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800290a:	d10d      	bne.n	8002928 <HAL_UART_Receive+0xca>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d104      	bne.n	800291e <HAL_UART_Receive+0xc0>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	227f      	movs	r2, #127	@ 0x7f
 8002918:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800291c:	e008      	b.n	8002930 <HAL_UART_Receive+0xd2>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	223f      	movs	r2, #63	@ 0x3f
 8002922:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002926:	e003      	b.n	8002930 <HAL_UART_Receive+0xd2>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002936:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002940:	d108      	bne.n	8002954 <HAL_UART_Receive+0xf6>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d104      	bne.n	8002954 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	61bb      	str	r3, [r7, #24]
 8002952:	e003      	b.n	800295c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800295c:	e036      	b.n	80029cc <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2200      	movs	r2, #0
 8002966:	2120      	movs	r1, #32
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 fbef 	bl	800314c <UART_WaitOnFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e032      	b.n	80029e6 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10c      	bne.n	80029a0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298c:	b29a      	uxth	r2, r3
 800298e:	8a7b      	ldrh	r3, [r7, #18]
 8002990:	4013      	ands	r3, r2
 8002992:	b29a      	uxth	r2, r3
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	3302      	adds	r3, #2
 800299c:	61bb      	str	r3, [r7, #24]
 800299e:	e00c      	b.n	80029ba <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	8a7b      	ldrh	r3, [r7, #18]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	4013      	ands	r3, r2
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	3301      	adds	r3, #1
 80029b8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1c2      	bne.n	800295e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2220      	movs	r2, #32
 80029dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	e000      	b.n	80029e6 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80029e4:	2302      	movs	r3, #2
  }
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3720      	adds	r7, #32
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b088      	sub	sp, #32
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	431a      	orrs	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4ba6      	ldr	r3, [pc, #664]	@ (8002cb4 <UART_SetConfig+0x2c4>)
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	6812      	ldr	r2, [r2, #0]
 8002a22:	6979      	ldr	r1, [r7, #20]
 8002a24:	430b      	orrs	r3, r1
 8002a26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a94      	ldr	r2, [pc, #592]	@ (8002cb8 <UART_SetConfig+0x2c8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d120      	bne.n	8002aae <UART_SetConfig+0xbe>
 8002a6c:	4b93      	ldr	r3, [pc, #588]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b03      	cmp	r3, #3
 8002a78:	d816      	bhi.n	8002aa8 <UART_SetConfig+0xb8>
 8002a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <UART_SetConfig+0x90>)
 8002a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a80:	08002a91 	.word	0x08002a91
 8002a84:	08002a9d 	.word	0x08002a9d
 8002a88:	08002a97 	.word	0x08002a97
 8002a8c:	08002aa3 	.word	0x08002aa3
 8002a90:	2301      	movs	r3, #1
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e150      	b.n	8002d38 <UART_SetConfig+0x348>
 8002a96:	2302      	movs	r3, #2
 8002a98:	77fb      	strb	r3, [r7, #31]
 8002a9a:	e14d      	b.n	8002d38 <UART_SetConfig+0x348>
 8002a9c:	2304      	movs	r3, #4
 8002a9e:	77fb      	strb	r3, [r7, #31]
 8002aa0:	e14a      	b.n	8002d38 <UART_SetConfig+0x348>
 8002aa2:	2308      	movs	r3, #8
 8002aa4:	77fb      	strb	r3, [r7, #31]
 8002aa6:	e147      	b.n	8002d38 <UART_SetConfig+0x348>
 8002aa8:	2310      	movs	r3, #16
 8002aaa:	77fb      	strb	r3, [r7, #31]
 8002aac:	e144      	b.n	8002d38 <UART_SetConfig+0x348>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a83      	ldr	r2, [pc, #524]	@ (8002cc0 <UART_SetConfig+0x2d0>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d132      	bne.n	8002b1e <UART_SetConfig+0x12e>
 8002ab8:	4b80      	ldr	r3, [pc, #512]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abe:	f003 030c 	and.w	r3, r3, #12
 8002ac2:	2b0c      	cmp	r3, #12
 8002ac4:	d828      	bhi.n	8002b18 <UART_SetConfig+0x128>
 8002ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8002acc <UART_SetConfig+0xdc>)
 8002ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002acc:	08002b01 	.word	0x08002b01
 8002ad0:	08002b19 	.word	0x08002b19
 8002ad4:	08002b19 	.word	0x08002b19
 8002ad8:	08002b19 	.word	0x08002b19
 8002adc:	08002b0d 	.word	0x08002b0d
 8002ae0:	08002b19 	.word	0x08002b19
 8002ae4:	08002b19 	.word	0x08002b19
 8002ae8:	08002b19 	.word	0x08002b19
 8002aec:	08002b07 	.word	0x08002b07
 8002af0:	08002b19 	.word	0x08002b19
 8002af4:	08002b19 	.word	0x08002b19
 8002af8:	08002b19 	.word	0x08002b19
 8002afc:	08002b13 	.word	0x08002b13
 8002b00:	2300      	movs	r3, #0
 8002b02:	77fb      	strb	r3, [r7, #31]
 8002b04:	e118      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b06:	2302      	movs	r3, #2
 8002b08:	77fb      	strb	r3, [r7, #31]
 8002b0a:	e115      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b0c:	2304      	movs	r3, #4
 8002b0e:	77fb      	strb	r3, [r7, #31]
 8002b10:	e112      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b12:	2308      	movs	r3, #8
 8002b14:	77fb      	strb	r3, [r7, #31]
 8002b16:	e10f      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b18:	2310      	movs	r3, #16
 8002b1a:	77fb      	strb	r3, [r7, #31]
 8002b1c:	e10c      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a68      	ldr	r2, [pc, #416]	@ (8002cc4 <UART_SetConfig+0x2d4>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d120      	bne.n	8002b6a <UART_SetConfig+0x17a>
 8002b28:	4b64      	ldr	r3, [pc, #400]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b2e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b32:	2b30      	cmp	r3, #48	@ 0x30
 8002b34:	d013      	beq.n	8002b5e <UART_SetConfig+0x16e>
 8002b36:	2b30      	cmp	r3, #48	@ 0x30
 8002b38:	d814      	bhi.n	8002b64 <UART_SetConfig+0x174>
 8002b3a:	2b20      	cmp	r3, #32
 8002b3c:	d009      	beq.n	8002b52 <UART_SetConfig+0x162>
 8002b3e:	2b20      	cmp	r3, #32
 8002b40:	d810      	bhi.n	8002b64 <UART_SetConfig+0x174>
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <UART_SetConfig+0x15c>
 8002b46:	2b10      	cmp	r3, #16
 8002b48:	d006      	beq.n	8002b58 <UART_SetConfig+0x168>
 8002b4a:	e00b      	b.n	8002b64 <UART_SetConfig+0x174>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	77fb      	strb	r3, [r7, #31]
 8002b50:	e0f2      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b52:	2302      	movs	r3, #2
 8002b54:	77fb      	strb	r3, [r7, #31]
 8002b56:	e0ef      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b58:	2304      	movs	r3, #4
 8002b5a:	77fb      	strb	r3, [r7, #31]
 8002b5c:	e0ec      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b5e:	2308      	movs	r3, #8
 8002b60:	77fb      	strb	r3, [r7, #31]
 8002b62:	e0e9      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b64:	2310      	movs	r3, #16
 8002b66:	77fb      	strb	r3, [r7, #31]
 8002b68:	e0e6      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a56      	ldr	r2, [pc, #344]	@ (8002cc8 <UART_SetConfig+0x2d8>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d120      	bne.n	8002bb6 <UART_SetConfig+0x1c6>
 8002b74:	4b51      	ldr	r3, [pc, #324]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b80:	d013      	beq.n	8002baa <UART_SetConfig+0x1ba>
 8002b82:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b84:	d814      	bhi.n	8002bb0 <UART_SetConfig+0x1c0>
 8002b86:	2b80      	cmp	r3, #128	@ 0x80
 8002b88:	d009      	beq.n	8002b9e <UART_SetConfig+0x1ae>
 8002b8a:	2b80      	cmp	r3, #128	@ 0x80
 8002b8c:	d810      	bhi.n	8002bb0 <UART_SetConfig+0x1c0>
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <UART_SetConfig+0x1a8>
 8002b92:	2b40      	cmp	r3, #64	@ 0x40
 8002b94:	d006      	beq.n	8002ba4 <UART_SetConfig+0x1b4>
 8002b96:	e00b      	b.n	8002bb0 <UART_SetConfig+0x1c0>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	77fb      	strb	r3, [r7, #31]
 8002b9c:	e0cc      	b.n	8002d38 <UART_SetConfig+0x348>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	77fb      	strb	r3, [r7, #31]
 8002ba2:	e0c9      	b.n	8002d38 <UART_SetConfig+0x348>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	77fb      	strb	r3, [r7, #31]
 8002ba8:	e0c6      	b.n	8002d38 <UART_SetConfig+0x348>
 8002baa:	2308      	movs	r3, #8
 8002bac:	77fb      	strb	r3, [r7, #31]
 8002bae:	e0c3      	b.n	8002d38 <UART_SetConfig+0x348>
 8002bb0:	2310      	movs	r3, #16
 8002bb2:	77fb      	strb	r3, [r7, #31]
 8002bb4:	e0c0      	b.n	8002d38 <UART_SetConfig+0x348>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a44      	ldr	r2, [pc, #272]	@ (8002ccc <UART_SetConfig+0x2dc>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d125      	bne.n	8002c0c <UART_SetConfig+0x21c>
 8002bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bce:	d017      	beq.n	8002c00 <UART_SetConfig+0x210>
 8002bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bd4:	d817      	bhi.n	8002c06 <UART_SetConfig+0x216>
 8002bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bda:	d00b      	beq.n	8002bf4 <UART_SetConfig+0x204>
 8002bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002be0:	d811      	bhi.n	8002c06 <UART_SetConfig+0x216>
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d003      	beq.n	8002bee <UART_SetConfig+0x1fe>
 8002be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bea:	d006      	beq.n	8002bfa <UART_SetConfig+0x20a>
 8002bec:	e00b      	b.n	8002c06 <UART_SetConfig+0x216>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	77fb      	strb	r3, [r7, #31]
 8002bf2:	e0a1      	b.n	8002d38 <UART_SetConfig+0x348>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	77fb      	strb	r3, [r7, #31]
 8002bf8:	e09e      	b.n	8002d38 <UART_SetConfig+0x348>
 8002bfa:	2304      	movs	r3, #4
 8002bfc:	77fb      	strb	r3, [r7, #31]
 8002bfe:	e09b      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c00:	2308      	movs	r3, #8
 8002c02:	77fb      	strb	r3, [r7, #31]
 8002c04:	e098      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c06:	2310      	movs	r3, #16
 8002c08:	77fb      	strb	r3, [r7, #31]
 8002c0a:	e095      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a2f      	ldr	r2, [pc, #188]	@ (8002cd0 <UART_SetConfig+0x2e0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d125      	bne.n	8002c62 <UART_SetConfig+0x272>
 8002c16:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c24:	d017      	beq.n	8002c56 <UART_SetConfig+0x266>
 8002c26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c2a:	d817      	bhi.n	8002c5c <UART_SetConfig+0x26c>
 8002c2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c30:	d00b      	beq.n	8002c4a <UART_SetConfig+0x25a>
 8002c32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c36:	d811      	bhi.n	8002c5c <UART_SetConfig+0x26c>
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d003      	beq.n	8002c44 <UART_SetConfig+0x254>
 8002c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c40:	d006      	beq.n	8002c50 <UART_SetConfig+0x260>
 8002c42:	e00b      	b.n	8002c5c <UART_SetConfig+0x26c>
 8002c44:	2301      	movs	r3, #1
 8002c46:	77fb      	strb	r3, [r7, #31]
 8002c48:	e076      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	77fb      	strb	r3, [r7, #31]
 8002c4e:	e073      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c50:	2304      	movs	r3, #4
 8002c52:	77fb      	strb	r3, [r7, #31]
 8002c54:	e070      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c56:	2308      	movs	r3, #8
 8002c58:	77fb      	strb	r3, [r7, #31]
 8002c5a:	e06d      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c5c:	2310      	movs	r3, #16
 8002c5e:	77fb      	strb	r3, [r7, #31]
 8002c60:	e06a      	b.n	8002d38 <UART_SetConfig+0x348>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a1b      	ldr	r2, [pc, #108]	@ (8002cd4 <UART_SetConfig+0x2e4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d138      	bne.n	8002cde <UART_SetConfig+0x2ee>
 8002c6c:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <UART_SetConfig+0x2cc>)
 8002c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c72:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002c76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c7a:	d017      	beq.n	8002cac <UART_SetConfig+0x2bc>
 8002c7c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c80:	d82a      	bhi.n	8002cd8 <UART_SetConfig+0x2e8>
 8002c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c86:	d00b      	beq.n	8002ca0 <UART_SetConfig+0x2b0>
 8002c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c8c:	d824      	bhi.n	8002cd8 <UART_SetConfig+0x2e8>
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <UART_SetConfig+0x2aa>
 8002c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c96:	d006      	beq.n	8002ca6 <UART_SetConfig+0x2b6>
 8002c98:	e01e      	b.n	8002cd8 <UART_SetConfig+0x2e8>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	77fb      	strb	r3, [r7, #31]
 8002c9e:	e04b      	b.n	8002d38 <UART_SetConfig+0x348>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	77fb      	strb	r3, [r7, #31]
 8002ca4:	e048      	b.n	8002d38 <UART_SetConfig+0x348>
 8002ca6:	2304      	movs	r3, #4
 8002ca8:	77fb      	strb	r3, [r7, #31]
 8002caa:	e045      	b.n	8002d38 <UART_SetConfig+0x348>
 8002cac:	2308      	movs	r3, #8
 8002cae:	77fb      	strb	r3, [r7, #31]
 8002cb0:	e042      	b.n	8002d38 <UART_SetConfig+0x348>
 8002cb2:	bf00      	nop
 8002cb4:	efff69f3 	.word	0xefff69f3
 8002cb8:	40011000 	.word	0x40011000
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40004400 	.word	0x40004400
 8002cc4:	40004800 	.word	0x40004800
 8002cc8:	40004c00 	.word	0x40004c00
 8002ccc:	40005000 	.word	0x40005000
 8002cd0:	40011400 	.word	0x40011400
 8002cd4:	40007800 	.word	0x40007800
 8002cd8:	2310      	movs	r3, #16
 8002cda:	77fb      	strb	r3, [r7, #31]
 8002cdc:	e02c      	b.n	8002d38 <UART_SetConfig+0x348>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a72      	ldr	r2, [pc, #456]	@ (8002eac <UART_SetConfig+0x4bc>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d125      	bne.n	8002d34 <UART_SetConfig+0x344>
 8002ce8:	4b71      	ldr	r3, [pc, #452]	@ (8002eb0 <UART_SetConfig+0x4c0>)
 8002cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cf2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002cf6:	d017      	beq.n	8002d28 <UART_SetConfig+0x338>
 8002cf8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002cfc:	d817      	bhi.n	8002d2e <UART_SetConfig+0x33e>
 8002cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d02:	d00b      	beq.n	8002d1c <UART_SetConfig+0x32c>
 8002d04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d08:	d811      	bhi.n	8002d2e <UART_SetConfig+0x33e>
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <UART_SetConfig+0x326>
 8002d0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d12:	d006      	beq.n	8002d22 <UART_SetConfig+0x332>
 8002d14:	e00b      	b.n	8002d2e <UART_SetConfig+0x33e>
 8002d16:	2300      	movs	r3, #0
 8002d18:	77fb      	strb	r3, [r7, #31]
 8002d1a:	e00d      	b.n	8002d38 <UART_SetConfig+0x348>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	77fb      	strb	r3, [r7, #31]
 8002d20:	e00a      	b.n	8002d38 <UART_SetConfig+0x348>
 8002d22:	2304      	movs	r3, #4
 8002d24:	77fb      	strb	r3, [r7, #31]
 8002d26:	e007      	b.n	8002d38 <UART_SetConfig+0x348>
 8002d28:	2308      	movs	r3, #8
 8002d2a:	77fb      	strb	r3, [r7, #31]
 8002d2c:	e004      	b.n	8002d38 <UART_SetConfig+0x348>
 8002d2e:	2310      	movs	r3, #16
 8002d30:	77fb      	strb	r3, [r7, #31]
 8002d32:	e001      	b.n	8002d38 <UART_SetConfig+0x348>
 8002d34:	2310      	movs	r3, #16
 8002d36:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d40:	d15b      	bne.n	8002dfa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002d42:	7ffb      	ldrb	r3, [r7, #31]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d828      	bhi.n	8002d9a <UART_SetConfig+0x3aa>
 8002d48:	a201      	add	r2, pc, #4	@ (adr r2, 8002d50 <UART_SetConfig+0x360>)
 8002d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4e:	bf00      	nop
 8002d50:	08002d75 	.word	0x08002d75
 8002d54:	08002d7d 	.word	0x08002d7d
 8002d58:	08002d85 	.word	0x08002d85
 8002d5c:	08002d9b 	.word	0x08002d9b
 8002d60:	08002d8b 	.word	0x08002d8b
 8002d64:	08002d9b 	.word	0x08002d9b
 8002d68:	08002d9b 	.word	0x08002d9b
 8002d6c:	08002d9b 	.word	0x08002d9b
 8002d70:	08002d93 	.word	0x08002d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d74:	f7ff f84c 	bl	8001e10 <HAL_RCC_GetPCLK1Freq>
 8002d78:	61b8      	str	r0, [r7, #24]
        break;
 8002d7a:	e013      	b.n	8002da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d7c:	f7ff f85c 	bl	8001e38 <HAL_RCC_GetPCLK2Freq>
 8002d80:	61b8      	str	r0, [r7, #24]
        break;
 8002d82:	e00f      	b.n	8002da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d84:	4b4b      	ldr	r3, [pc, #300]	@ (8002eb4 <UART_SetConfig+0x4c4>)
 8002d86:	61bb      	str	r3, [r7, #24]
        break;
 8002d88:	e00c      	b.n	8002da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d8a:	f7fe ff6f 	bl	8001c6c <HAL_RCC_GetSysClockFreq>
 8002d8e:	61b8      	str	r0, [r7, #24]
        break;
 8002d90:	e008      	b.n	8002da4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d96:	61bb      	str	r3, [r7, #24]
        break;
 8002d98:	e004      	b.n	8002da4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	77bb      	strb	r3, [r7, #30]
        break;
 8002da2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d074      	beq.n	8002e94 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	005a      	lsls	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	085b      	lsrs	r3, r3, #1
 8002db4:	441a      	add	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b0f      	cmp	r3, #15
 8002dc4:	d916      	bls.n	8002df4 <UART_SetConfig+0x404>
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dcc:	d212      	bcs.n	8002df4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f023 030f 	bic.w	r3, r3, #15
 8002dd6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	085b      	lsrs	r3, r3, #1
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	89fb      	ldrh	r3, [r7, #14]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	89fa      	ldrh	r2, [r7, #14]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	e04f      	b.n	8002e94 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	77bb      	strb	r3, [r7, #30]
 8002df8:	e04c      	b.n	8002e94 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002dfa:	7ffb      	ldrb	r3, [r7, #31]
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	d828      	bhi.n	8002e52 <UART_SetConfig+0x462>
 8002e00:	a201      	add	r2, pc, #4	@ (adr r2, 8002e08 <UART_SetConfig+0x418>)
 8002e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e06:	bf00      	nop
 8002e08:	08002e2d 	.word	0x08002e2d
 8002e0c:	08002e35 	.word	0x08002e35
 8002e10:	08002e3d 	.word	0x08002e3d
 8002e14:	08002e53 	.word	0x08002e53
 8002e18:	08002e43 	.word	0x08002e43
 8002e1c:	08002e53 	.word	0x08002e53
 8002e20:	08002e53 	.word	0x08002e53
 8002e24:	08002e53 	.word	0x08002e53
 8002e28:	08002e4b 	.word	0x08002e4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e2c:	f7fe fff0 	bl	8001e10 <HAL_RCC_GetPCLK1Freq>
 8002e30:	61b8      	str	r0, [r7, #24]
        break;
 8002e32:	e013      	b.n	8002e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e34:	f7ff f800 	bl	8001e38 <HAL_RCC_GetPCLK2Freq>
 8002e38:	61b8      	str	r0, [r7, #24]
        break;
 8002e3a:	e00f      	b.n	8002e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb4 <UART_SetConfig+0x4c4>)
 8002e3e:	61bb      	str	r3, [r7, #24]
        break;
 8002e40:	e00c      	b.n	8002e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e42:	f7fe ff13 	bl	8001c6c <HAL_RCC_GetSysClockFreq>
 8002e46:	61b8      	str	r0, [r7, #24]
        break;
 8002e48:	e008      	b.n	8002e5c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e4e:	61bb      	str	r3, [r7, #24]
        break;
 8002e50:	e004      	b.n	8002e5c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	77bb      	strb	r3, [r7, #30]
        break;
 8002e5a:	bf00      	nop
    }

    if (pclk != 0U)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d018      	beq.n	8002e94 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	085a      	lsrs	r2, r3, #1
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	441a      	add	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	2b0f      	cmp	r3, #15
 8002e7a:	d909      	bls.n	8002e90 <UART_SetConfig+0x4a0>
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e82:	d205      	bcs.n	8002e90 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	e001      	b.n	8002e94 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002ea0:	7fbb      	ldrb	r3, [r7, #30]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3720      	adds	r7, #32
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40007c00 	.word	0x40007c00
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	00f42400 	.word	0x00f42400

08002eb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00a      	beq.n	8002f26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	f003 0310 	and.w	r3, r3, #16
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00a      	beq.n	8002f6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6e:	f003 0320 	and.w	r3, r3, #32
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01a      	beq.n	8002fce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fb6:	d10a      	bne.n	8002fce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	605a      	str	r2, [r3, #4]
  }
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b098      	sub	sp, #96	@ 0x60
 8003000:	af02      	add	r7, sp, #8
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800300c:	f7fd ff7e 	bl	8000f0c <HAL_GetTick>
 8003010:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0308 	and.w	r3, r3, #8
 800301c:	2b08      	cmp	r3, #8
 800301e:	d12e      	bne.n	800307e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003020:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003028:	2200      	movs	r2, #0
 800302a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f88c 	bl	800314c <UART_WaitOnFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d021      	beq.n	800307e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003042:	e853 3f00 	ldrex	r3, [r3]
 8003046:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800304a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800304e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	461a      	mov	r2, r3
 8003056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003058:	647b      	str	r3, [r7, #68]	@ 0x44
 800305a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800305c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800305e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003060:	e841 2300 	strex	r3, r2, [r1]
 8003064:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1e6      	bne.n	800303a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e062      	b.n	8003144 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b04      	cmp	r3, #4
 800308a:	d149      	bne.n	8003120 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800308c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003094:	2200      	movs	r2, #0
 8003096:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f856 	bl	800314c <UART_WaitOnFlagUntilTimeout>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d03c      	beq.n	8003120 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	e853 3f00 	ldrex	r3, [r3]
 80030b2:	623b      	str	r3, [r7, #32]
   return(result);
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80030c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030cc:	e841 2300 	strex	r3, r2, [r1]
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1e6      	bne.n	80030a6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3308      	adds	r3, #8
 80030de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	3308      	adds	r3, #8
 80030f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030f8:	61fa      	str	r2, [r7, #28]
 80030fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fc:	69b9      	ldr	r1, [r7, #24]
 80030fe:	69fa      	ldr	r2, [r7, #28]
 8003100:	e841 2300 	strex	r3, r2, [r1]
 8003104:	617b      	str	r3, [r7, #20]
   return(result);
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e5      	bne.n	80030d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e011      	b.n	8003144 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2220      	movs	r2, #32
 800312a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3758      	adds	r7, #88	@ 0x58
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	4613      	mov	r3, r2
 800315a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800315c:	e04f      	b.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003164:	d04b      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003166:	f7fd fed1 	bl	8000f0c <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	429a      	cmp	r2, r3
 8003174:	d302      	bcc.n	800317c <UART_WaitOnFlagUntilTimeout+0x30>
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e04e      	b.n	800321e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d037      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b80      	cmp	r3, #128	@ 0x80
 8003192:	d034      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b40      	cmp	r3, #64	@ 0x40
 8003198:	d031      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d110      	bne.n	80031ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2208      	movs	r2, #8
 80031ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f838 	bl	8003226 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2208      	movs	r2, #8
 80031ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e029      	b.n	800321e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69db      	ldr	r3, [r3, #28]
 80031d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031d8:	d111      	bne.n	80031fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f81e 	bl	8003226 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2220      	movs	r2, #32
 80031ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e00f      	b.n	800321e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	4013      	ands	r3, r2
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	429a      	cmp	r2, r3
 800320c:	bf0c      	ite	eq
 800320e:	2301      	moveq	r3, #1
 8003210:	2300      	movne	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	429a      	cmp	r2, r3
 800321a:	d0a0      	beq.n	800315e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003226:	b480      	push	{r7}
 8003228:	b095      	sub	sp, #84	@ 0x54
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	e853 3f00 	ldrex	r3, [r3]
 800323a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800323c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800323e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003242:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800324c:	643b      	str	r3, [r7, #64]	@ 0x40
 800324e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003250:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003252:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003254:	e841 2300 	strex	r3, r2, [r1]
 8003258:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800325a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1e6      	bne.n	800322e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3308      	adds	r3, #8
 8003266:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	e853 3f00 	ldrex	r3, [r3]
 800326e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f023 0301 	bic.w	r3, r3, #1
 8003276:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3308      	adds	r3, #8
 800327e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003280:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003288:	e841 2300 	strex	r3, r2, [r1]
 800328c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1e5      	bne.n	8003260 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003298:	2b01      	cmp	r3, #1
 800329a:	d118      	bne.n	80032ce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	e853 3f00 	ldrex	r3, [r3]
 80032a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	f023 0310 	bic.w	r3, r3, #16
 80032b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ba:	61bb      	str	r3, [r7, #24]
 80032bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032be:	6979      	ldr	r1, [r7, #20]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	e841 2300 	strex	r3, r2, [r1]
 80032c6:	613b      	str	r3, [r7, #16]
   return(result);
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1e6      	bne.n	800329c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80032e2:	bf00      	nop
 80032e4:	3754      	adds	r7, #84	@ 0x54
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
	...

080032f0 <sbrk_aligned>:
 80032f0:	b570      	push	{r4, r5, r6, lr}
 80032f2:	4e0f      	ldr	r6, [pc, #60]	@ (8003330 <sbrk_aligned+0x40>)
 80032f4:	460c      	mov	r4, r1
 80032f6:	6831      	ldr	r1, [r6, #0]
 80032f8:	4605      	mov	r5, r0
 80032fa:	b911      	cbnz	r1, 8003302 <sbrk_aligned+0x12>
 80032fc:	f000 f8ce 	bl	800349c <_sbrk_r>
 8003300:	6030      	str	r0, [r6, #0]
 8003302:	4621      	mov	r1, r4
 8003304:	4628      	mov	r0, r5
 8003306:	f000 f8c9 	bl	800349c <_sbrk_r>
 800330a:	1c43      	adds	r3, r0, #1
 800330c:	d103      	bne.n	8003316 <sbrk_aligned+0x26>
 800330e:	f04f 34ff 	mov.w	r4, #4294967295
 8003312:	4620      	mov	r0, r4
 8003314:	bd70      	pop	{r4, r5, r6, pc}
 8003316:	1cc4      	adds	r4, r0, #3
 8003318:	f024 0403 	bic.w	r4, r4, #3
 800331c:	42a0      	cmp	r0, r4
 800331e:	d0f8      	beq.n	8003312 <sbrk_aligned+0x22>
 8003320:	1a21      	subs	r1, r4, r0
 8003322:	4628      	mov	r0, r5
 8003324:	f000 f8ba 	bl	800349c <_sbrk_r>
 8003328:	3001      	adds	r0, #1
 800332a:	d1f2      	bne.n	8003312 <sbrk_aligned+0x22>
 800332c:	e7ef      	b.n	800330e <sbrk_aligned+0x1e>
 800332e:	bf00      	nop
 8003330:	20000190 	.word	0x20000190

08003334 <_malloc_r>:
 8003334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003338:	1ccd      	adds	r5, r1, #3
 800333a:	f025 0503 	bic.w	r5, r5, #3
 800333e:	3508      	adds	r5, #8
 8003340:	2d0c      	cmp	r5, #12
 8003342:	bf38      	it	cc
 8003344:	250c      	movcc	r5, #12
 8003346:	2d00      	cmp	r5, #0
 8003348:	4606      	mov	r6, r0
 800334a:	db01      	blt.n	8003350 <_malloc_r+0x1c>
 800334c:	42a9      	cmp	r1, r5
 800334e:	d904      	bls.n	800335a <_malloc_r+0x26>
 8003350:	230c      	movs	r3, #12
 8003352:	6033      	str	r3, [r6, #0]
 8003354:	2000      	movs	r0, #0
 8003356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800335a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003430 <_malloc_r+0xfc>
 800335e:	f000 f869 	bl	8003434 <__malloc_lock>
 8003362:	f8d8 3000 	ldr.w	r3, [r8]
 8003366:	461c      	mov	r4, r3
 8003368:	bb44      	cbnz	r4, 80033bc <_malloc_r+0x88>
 800336a:	4629      	mov	r1, r5
 800336c:	4630      	mov	r0, r6
 800336e:	f7ff ffbf 	bl	80032f0 <sbrk_aligned>
 8003372:	1c43      	adds	r3, r0, #1
 8003374:	4604      	mov	r4, r0
 8003376:	d158      	bne.n	800342a <_malloc_r+0xf6>
 8003378:	f8d8 4000 	ldr.w	r4, [r8]
 800337c:	4627      	mov	r7, r4
 800337e:	2f00      	cmp	r7, #0
 8003380:	d143      	bne.n	800340a <_malloc_r+0xd6>
 8003382:	2c00      	cmp	r4, #0
 8003384:	d04b      	beq.n	800341e <_malloc_r+0xea>
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	4639      	mov	r1, r7
 800338a:	4630      	mov	r0, r6
 800338c:	eb04 0903 	add.w	r9, r4, r3
 8003390:	f000 f884 	bl	800349c <_sbrk_r>
 8003394:	4581      	cmp	r9, r0
 8003396:	d142      	bne.n	800341e <_malloc_r+0xea>
 8003398:	6821      	ldr	r1, [r4, #0]
 800339a:	1a6d      	subs	r5, r5, r1
 800339c:	4629      	mov	r1, r5
 800339e:	4630      	mov	r0, r6
 80033a0:	f7ff ffa6 	bl	80032f0 <sbrk_aligned>
 80033a4:	3001      	adds	r0, #1
 80033a6:	d03a      	beq.n	800341e <_malloc_r+0xea>
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	442b      	add	r3, r5
 80033ac:	6023      	str	r3, [r4, #0]
 80033ae:	f8d8 3000 	ldr.w	r3, [r8]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	bb62      	cbnz	r2, 8003410 <_malloc_r+0xdc>
 80033b6:	f8c8 7000 	str.w	r7, [r8]
 80033ba:	e00f      	b.n	80033dc <_malloc_r+0xa8>
 80033bc:	6822      	ldr	r2, [r4, #0]
 80033be:	1b52      	subs	r2, r2, r5
 80033c0:	d420      	bmi.n	8003404 <_malloc_r+0xd0>
 80033c2:	2a0b      	cmp	r2, #11
 80033c4:	d917      	bls.n	80033f6 <_malloc_r+0xc2>
 80033c6:	1961      	adds	r1, r4, r5
 80033c8:	42a3      	cmp	r3, r4
 80033ca:	6025      	str	r5, [r4, #0]
 80033cc:	bf18      	it	ne
 80033ce:	6059      	strne	r1, [r3, #4]
 80033d0:	6863      	ldr	r3, [r4, #4]
 80033d2:	bf08      	it	eq
 80033d4:	f8c8 1000 	streq.w	r1, [r8]
 80033d8:	5162      	str	r2, [r4, r5]
 80033da:	604b      	str	r3, [r1, #4]
 80033dc:	4630      	mov	r0, r6
 80033de:	f000 f82f 	bl	8003440 <__malloc_unlock>
 80033e2:	f104 000b 	add.w	r0, r4, #11
 80033e6:	1d23      	adds	r3, r4, #4
 80033e8:	f020 0007 	bic.w	r0, r0, #7
 80033ec:	1ac2      	subs	r2, r0, r3
 80033ee:	bf1c      	itt	ne
 80033f0:	1a1b      	subne	r3, r3, r0
 80033f2:	50a3      	strne	r3, [r4, r2]
 80033f4:	e7af      	b.n	8003356 <_malloc_r+0x22>
 80033f6:	6862      	ldr	r2, [r4, #4]
 80033f8:	42a3      	cmp	r3, r4
 80033fa:	bf0c      	ite	eq
 80033fc:	f8c8 2000 	streq.w	r2, [r8]
 8003400:	605a      	strne	r2, [r3, #4]
 8003402:	e7eb      	b.n	80033dc <_malloc_r+0xa8>
 8003404:	4623      	mov	r3, r4
 8003406:	6864      	ldr	r4, [r4, #4]
 8003408:	e7ae      	b.n	8003368 <_malloc_r+0x34>
 800340a:	463c      	mov	r4, r7
 800340c:	687f      	ldr	r7, [r7, #4]
 800340e:	e7b6      	b.n	800337e <_malloc_r+0x4a>
 8003410:	461a      	mov	r2, r3
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	42a3      	cmp	r3, r4
 8003416:	d1fb      	bne.n	8003410 <_malloc_r+0xdc>
 8003418:	2300      	movs	r3, #0
 800341a:	6053      	str	r3, [r2, #4]
 800341c:	e7de      	b.n	80033dc <_malloc_r+0xa8>
 800341e:	230c      	movs	r3, #12
 8003420:	6033      	str	r3, [r6, #0]
 8003422:	4630      	mov	r0, r6
 8003424:	f000 f80c 	bl	8003440 <__malloc_unlock>
 8003428:	e794      	b.n	8003354 <_malloc_r+0x20>
 800342a:	6005      	str	r5, [r0, #0]
 800342c:	e7d6      	b.n	80033dc <_malloc_r+0xa8>
 800342e:	bf00      	nop
 8003430:	20000194 	.word	0x20000194

08003434 <__malloc_lock>:
 8003434:	4801      	ldr	r0, [pc, #4]	@ (800343c <__malloc_lock+0x8>)
 8003436:	f000 b86b 	b.w	8003510 <__retarget_lock_acquire_recursive>
 800343a:	bf00      	nop
 800343c:	200002d4 	.word	0x200002d4

08003440 <__malloc_unlock>:
 8003440:	4801      	ldr	r0, [pc, #4]	@ (8003448 <__malloc_unlock+0x8>)
 8003442:	f000 b866 	b.w	8003512 <__retarget_lock_release_recursive>
 8003446:	bf00      	nop
 8003448:	200002d4 	.word	0x200002d4

0800344c <siprintf>:
 800344c:	b40e      	push	{r1, r2, r3}
 800344e:	b500      	push	{lr}
 8003450:	b09c      	sub	sp, #112	@ 0x70
 8003452:	ab1d      	add	r3, sp, #116	@ 0x74
 8003454:	9002      	str	r0, [sp, #8]
 8003456:	9006      	str	r0, [sp, #24]
 8003458:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800345c:	4809      	ldr	r0, [pc, #36]	@ (8003484 <siprintf+0x38>)
 800345e:	9107      	str	r1, [sp, #28]
 8003460:	9104      	str	r1, [sp, #16]
 8003462:	4909      	ldr	r1, [pc, #36]	@ (8003488 <siprintf+0x3c>)
 8003464:	f853 2b04 	ldr.w	r2, [r3], #4
 8003468:	9105      	str	r1, [sp, #20]
 800346a:	6800      	ldr	r0, [r0, #0]
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	a902      	add	r1, sp, #8
 8003470:	f000 f8f6 	bl	8003660 <_svfiprintf_r>
 8003474:	9b02      	ldr	r3, [sp, #8]
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	b01c      	add	sp, #112	@ 0x70
 800347c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003480:	b003      	add	sp, #12
 8003482:	4770      	bx	lr
 8003484:	2000000c 	.word	0x2000000c
 8003488:	ffff0208 	.word	0xffff0208

0800348c <memset>:
 800348c:	4402      	add	r2, r0
 800348e:	4603      	mov	r3, r0
 8003490:	4293      	cmp	r3, r2
 8003492:	d100      	bne.n	8003496 <memset+0xa>
 8003494:	4770      	bx	lr
 8003496:	f803 1b01 	strb.w	r1, [r3], #1
 800349a:	e7f9      	b.n	8003490 <memset+0x4>

0800349c <_sbrk_r>:
 800349c:	b538      	push	{r3, r4, r5, lr}
 800349e:	4d06      	ldr	r5, [pc, #24]	@ (80034b8 <_sbrk_r+0x1c>)
 80034a0:	2300      	movs	r3, #0
 80034a2:	4604      	mov	r4, r0
 80034a4:	4608      	mov	r0, r1
 80034a6:	602b      	str	r3, [r5, #0]
 80034a8:	f7fd fc6e 	bl	8000d88 <_sbrk>
 80034ac:	1c43      	adds	r3, r0, #1
 80034ae:	d102      	bne.n	80034b6 <_sbrk_r+0x1a>
 80034b0:	682b      	ldr	r3, [r5, #0]
 80034b2:	b103      	cbz	r3, 80034b6 <_sbrk_r+0x1a>
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	bd38      	pop	{r3, r4, r5, pc}
 80034b8:	200002d0 	.word	0x200002d0

080034bc <__errno>:
 80034bc:	4b01      	ldr	r3, [pc, #4]	@ (80034c4 <__errno+0x8>)
 80034be:	6818      	ldr	r0, [r3, #0]
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	2000000c 	.word	0x2000000c

080034c8 <__libc_init_array>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4d0d      	ldr	r5, [pc, #52]	@ (8003500 <__libc_init_array+0x38>)
 80034cc:	4c0d      	ldr	r4, [pc, #52]	@ (8003504 <__libc_init_array+0x3c>)
 80034ce:	1b64      	subs	r4, r4, r5
 80034d0:	10a4      	asrs	r4, r4, #2
 80034d2:	2600      	movs	r6, #0
 80034d4:	42a6      	cmp	r6, r4
 80034d6:	d109      	bne.n	80034ec <__libc_init_array+0x24>
 80034d8:	4d0b      	ldr	r5, [pc, #44]	@ (8003508 <__libc_init_array+0x40>)
 80034da:	4c0c      	ldr	r4, [pc, #48]	@ (800350c <__libc_init_array+0x44>)
 80034dc:	f000 fba8 	bl	8003c30 <_init>
 80034e0:	1b64      	subs	r4, r4, r5
 80034e2:	10a4      	asrs	r4, r4, #2
 80034e4:	2600      	movs	r6, #0
 80034e6:	42a6      	cmp	r6, r4
 80034e8:	d105      	bne.n	80034f6 <__libc_init_array+0x2e>
 80034ea:	bd70      	pop	{r4, r5, r6, pc}
 80034ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f0:	4798      	blx	r3
 80034f2:	3601      	adds	r6, #1
 80034f4:	e7ee      	b.n	80034d4 <__libc_init_array+0xc>
 80034f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80034fa:	4798      	blx	r3
 80034fc:	3601      	adds	r6, #1
 80034fe:	e7f2      	b.n	80034e6 <__libc_init_array+0x1e>
 8003500:	08003d58 	.word	0x08003d58
 8003504:	08003d58 	.word	0x08003d58
 8003508:	08003d58 	.word	0x08003d58
 800350c:	08003d5c 	.word	0x08003d5c

08003510 <__retarget_lock_acquire_recursive>:
 8003510:	4770      	bx	lr

08003512 <__retarget_lock_release_recursive>:
 8003512:	4770      	bx	lr

08003514 <_free_r>:
 8003514:	b538      	push	{r3, r4, r5, lr}
 8003516:	4605      	mov	r5, r0
 8003518:	2900      	cmp	r1, #0
 800351a:	d041      	beq.n	80035a0 <_free_r+0x8c>
 800351c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003520:	1f0c      	subs	r4, r1, #4
 8003522:	2b00      	cmp	r3, #0
 8003524:	bfb8      	it	lt
 8003526:	18e4      	addlt	r4, r4, r3
 8003528:	f7ff ff84 	bl	8003434 <__malloc_lock>
 800352c:	4a1d      	ldr	r2, [pc, #116]	@ (80035a4 <_free_r+0x90>)
 800352e:	6813      	ldr	r3, [r2, #0]
 8003530:	b933      	cbnz	r3, 8003540 <_free_r+0x2c>
 8003532:	6063      	str	r3, [r4, #4]
 8003534:	6014      	str	r4, [r2, #0]
 8003536:	4628      	mov	r0, r5
 8003538:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800353c:	f7ff bf80 	b.w	8003440 <__malloc_unlock>
 8003540:	42a3      	cmp	r3, r4
 8003542:	d908      	bls.n	8003556 <_free_r+0x42>
 8003544:	6820      	ldr	r0, [r4, #0]
 8003546:	1821      	adds	r1, r4, r0
 8003548:	428b      	cmp	r3, r1
 800354a:	bf01      	itttt	eq
 800354c:	6819      	ldreq	r1, [r3, #0]
 800354e:	685b      	ldreq	r3, [r3, #4]
 8003550:	1809      	addeq	r1, r1, r0
 8003552:	6021      	streq	r1, [r4, #0]
 8003554:	e7ed      	b.n	8003532 <_free_r+0x1e>
 8003556:	461a      	mov	r2, r3
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	b10b      	cbz	r3, 8003560 <_free_r+0x4c>
 800355c:	42a3      	cmp	r3, r4
 800355e:	d9fa      	bls.n	8003556 <_free_r+0x42>
 8003560:	6811      	ldr	r1, [r2, #0]
 8003562:	1850      	adds	r0, r2, r1
 8003564:	42a0      	cmp	r0, r4
 8003566:	d10b      	bne.n	8003580 <_free_r+0x6c>
 8003568:	6820      	ldr	r0, [r4, #0]
 800356a:	4401      	add	r1, r0
 800356c:	1850      	adds	r0, r2, r1
 800356e:	4283      	cmp	r3, r0
 8003570:	6011      	str	r1, [r2, #0]
 8003572:	d1e0      	bne.n	8003536 <_free_r+0x22>
 8003574:	6818      	ldr	r0, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	6053      	str	r3, [r2, #4]
 800357a:	4408      	add	r0, r1
 800357c:	6010      	str	r0, [r2, #0]
 800357e:	e7da      	b.n	8003536 <_free_r+0x22>
 8003580:	d902      	bls.n	8003588 <_free_r+0x74>
 8003582:	230c      	movs	r3, #12
 8003584:	602b      	str	r3, [r5, #0]
 8003586:	e7d6      	b.n	8003536 <_free_r+0x22>
 8003588:	6820      	ldr	r0, [r4, #0]
 800358a:	1821      	adds	r1, r4, r0
 800358c:	428b      	cmp	r3, r1
 800358e:	bf04      	itt	eq
 8003590:	6819      	ldreq	r1, [r3, #0]
 8003592:	685b      	ldreq	r3, [r3, #4]
 8003594:	6063      	str	r3, [r4, #4]
 8003596:	bf04      	itt	eq
 8003598:	1809      	addeq	r1, r1, r0
 800359a:	6021      	streq	r1, [r4, #0]
 800359c:	6054      	str	r4, [r2, #4]
 800359e:	e7ca      	b.n	8003536 <_free_r+0x22>
 80035a0:	bd38      	pop	{r3, r4, r5, pc}
 80035a2:	bf00      	nop
 80035a4:	20000194 	.word	0x20000194

080035a8 <__ssputs_r>:
 80035a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ac:	688e      	ldr	r6, [r1, #8]
 80035ae:	461f      	mov	r7, r3
 80035b0:	42be      	cmp	r6, r7
 80035b2:	680b      	ldr	r3, [r1, #0]
 80035b4:	4682      	mov	sl, r0
 80035b6:	460c      	mov	r4, r1
 80035b8:	4690      	mov	r8, r2
 80035ba:	d82d      	bhi.n	8003618 <__ssputs_r+0x70>
 80035bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035c4:	d026      	beq.n	8003614 <__ssputs_r+0x6c>
 80035c6:	6965      	ldr	r5, [r4, #20]
 80035c8:	6909      	ldr	r1, [r1, #16]
 80035ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035ce:	eba3 0901 	sub.w	r9, r3, r1
 80035d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035d6:	1c7b      	adds	r3, r7, #1
 80035d8:	444b      	add	r3, r9
 80035da:	106d      	asrs	r5, r5, #1
 80035dc:	429d      	cmp	r5, r3
 80035de:	bf38      	it	cc
 80035e0:	461d      	movcc	r5, r3
 80035e2:	0553      	lsls	r3, r2, #21
 80035e4:	d527      	bpl.n	8003636 <__ssputs_r+0x8e>
 80035e6:	4629      	mov	r1, r5
 80035e8:	f7ff fea4 	bl	8003334 <_malloc_r>
 80035ec:	4606      	mov	r6, r0
 80035ee:	b360      	cbz	r0, 800364a <__ssputs_r+0xa2>
 80035f0:	6921      	ldr	r1, [r4, #16]
 80035f2:	464a      	mov	r2, r9
 80035f4:	f000 fad8 	bl	8003ba8 <memcpy>
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003602:	81a3      	strh	r3, [r4, #12]
 8003604:	6126      	str	r6, [r4, #16]
 8003606:	6165      	str	r5, [r4, #20]
 8003608:	444e      	add	r6, r9
 800360a:	eba5 0509 	sub.w	r5, r5, r9
 800360e:	6026      	str	r6, [r4, #0]
 8003610:	60a5      	str	r5, [r4, #8]
 8003612:	463e      	mov	r6, r7
 8003614:	42be      	cmp	r6, r7
 8003616:	d900      	bls.n	800361a <__ssputs_r+0x72>
 8003618:	463e      	mov	r6, r7
 800361a:	6820      	ldr	r0, [r4, #0]
 800361c:	4632      	mov	r2, r6
 800361e:	4641      	mov	r1, r8
 8003620:	f000 faa8 	bl	8003b74 <memmove>
 8003624:	68a3      	ldr	r3, [r4, #8]
 8003626:	1b9b      	subs	r3, r3, r6
 8003628:	60a3      	str	r3, [r4, #8]
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	4433      	add	r3, r6
 800362e:	6023      	str	r3, [r4, #0]
 8003630:	2000      	movs	r0, #0
 8003632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003636:	462a      	mov	r2, r5
 8003638:	f000 fac4 	bl	8003bc4 <_realloc_r>
 800363c:	4606      	mov	r6, r0
 800363e:	2800      	cmp	r0, #0
 8003640:	d1e0      	bne.n	8003604 <__ssputs_r+0x5c>
 8003642:	6921      	ldr	r1, [r4, #16]
 8003644:	4650      	mov	r0, sl
 8003646:	f7ff ff65 	bl	8003514 <_free_r>
 800364a:	230c      	movs	r3, #12
 800364c:	f8ca 3000 	str.w	r3, [sl]
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003656:	81a3      	strh	r3, [r4, #12]
 8003658:	f04f 30ff 	mov.w	r0, #4294967295
 800365c:	e7e9      	b.n	8003632 <__ssputs_r+0x8a>
	...

08003660 <_svfiprintf_r>:
 8003660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003664:	4698      	mov	r8, r3
 8003666:	898b      	ldrh	r3, [r1, #12]
 8003668:	061b      	lsls	r3, r3, #24
 800366a:	b09d      	sub	sp, #116	@ 0x74
 800366c:	4607      	mov	r7, r0
 800366e:	460d      	mov	r5, r1
 8003670:	4614      	mov	r4, r2
 8003672:	d510      	bpl.n	8003696 <_svfiprintf_r+0x36>
 8003674:	690b      	ldr	r3, [r1, #16]
 8003676:	b973      	cbnz	r3, 8003696 <_svfiprintf_r+0x36>
 8003678:	2140      	movs	r1, #64	@ 0x40
 800367a:	f7ff fe5b 	bl	8003334 <_malloc_r>
 800367e:	6028      	str	r0, [r5, #0]
 8003680:	6128      	str	r0, [r5, #16]
 8003682:	b930      	cbnz	r0, 8003692 <_svfiprintf_r+0x32>
 8003684:	230c      	movs	r3, #12
 8003686:	603b      	str	r3, [r7, #0]
 8003688:	f04f 30ff 	mov.w	r0, #4294967295
 800368c:	b01d      	add	sp, #116	@ 0x74
 800368e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003692:	2340      	movs	r3, #64	@ 0x40
 8003694:	616b      	str	r3, [r5, #20]
 8003696:	2300      	movs	r3, #0
 8003698:	9309      	str	r3, [sp, #36]	@ 0x24
 800369a:	2320      	movs	r3, #32
 800369c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80036a4:	2330      	movs	r3, #48	@ 0x30
 80036a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003844 <_svfiprintf_r+0x1e4>
 80036aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036ae:	f04f 0901 	mov.w	r9, #1
 80036b2:	4623      	mov	r3, r4
 80036b4:	469a      	mov	sl, r3
 80036b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036ba:	b10a      	cbz	r2, 80036c0 <_svfiprintf_r+0x60>
 80036bc:	2a25      	cmp	r2, #37	@ 0x25
 80036be:	d1f9      	bne.n	80036b4 <_svfiprintf_r+0x54>
 80036c0:	ebba 0b04 	subs.w	fp, sl, r4
 80036c4:	d00b      	beq.n	80036de <_svfiprintf_r+0x7e>
 80036c6:	465b      	mov	r3, fp
 80036c8:	4622      	mov	r2, r4
 80036ca:	4629      	mov	r1, r5
 80036cc:	4638      	mov	r0, r7
 80036ce:	f7ff ff6b 	bl	80035a8 <__ssputs_r>
 80036d2:	3001      	adds	r0, #1
 80036d4:	f000 80a7 	beq.w	8003826 <_svfiprintf_r+0x1c6>
 80036d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036da:	445a      	add	r2, fp
 80036dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80036de:	f89a 3000 	ldrb.w	r3, [sl]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 809f 	beq.w	8003826 <_svfiprintf_r+0x1c6>
 80036e8:	2300      	movs	r3, #0
 80036ea:	f04f 32ff 	mov.w	r2, #4294967295
 80036ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036f2:	f10a 0a01 	add.w	sl, sl, #1
 80036f6:	9304      	str	r3, [sp, #16]
 80036f8:	9307      	str	r3, [sp, #28]
 80036fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8003700:	4654      	mov	r4, sl
 8003702:	2205      	movs	r2, #5
 8003704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003708:	484e      	ldr	r0, [pc, #312]	@ (8003844 <_svfiprintf_r+0x1e4>)
 800370a:	f7fc fda1 	bl	8000250 <memchr>
 800370e:	9a04      	ldr	r2, [sp, #16]
 8003710:	b9d8      	cbnz	r0, 800374a <_svfiprintf_r+0xea>
 8003712:	06d0      	lsls	r0, r2, #27
 8003714:	bf44      	itt	mi
 8003716:	2320      	movmi	r3, #32
 8003718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800371c:	0711      	lsls	r1, r2, #28
 800371e:	bf44      	itt	mi
 8003720:	232b      	movmi	r3, #43	@ 0x2b
 8003722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003726:	f89a 3000 	ldrb.w	r3, [sl]
 800372a:	2b2a      	cmp	r3, #42	@ 0x2a
 800372c:	d015      	beq.n	800375a <_svfiprintf_r+0xfa>
 800372e:	9a07      	ldr	r2, [sp, #28]
 8003730:	4654      	mov	r4, sl
 8003732:	2000      	movs	r0, #0
 8003734:	f04f 0c0a 	mov.w	ip, #10
 8003738:	4621      	mov	r1, r4
 800373a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800373e:	3b30      	subs	r3, #48	@ 0x30
 8003740:	2b09      	cmp	r3, #9
 8003742:	d94b      	bls.n	80037dc <_svfiprintf_r+0x17c>
 8003744:	b1b0      	cbz	r0, 8003774 <_svfiprintf_r+0x114>
 8003746:	9207      	str	r2, [sp, #28]
 8003748:	e014      	b.n	8003774 <_svfiprintf_r+0x114>
 800374a:	eba0 0308 	sub.w	r3, r0, r8
 800374e:	fa09 f303 	lsl.w	r3, r9, r3
 8003752:	4313      	orrs	r3, r2
 8003754:	9304      	str	r3, [sp, #16]
 8003756:	46a2      	mov	sl, r4
 8003758:	e7d2      	b.n	8003700 <_svfiprintf_r+0xa0>
 800375a:	9b03      	ldr	r3, [sp, #12]
 800375c:	1d19      	adds	r1, r3, #4
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	9103      	str	r1, [sp, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	bfbb      	ittet	lt
 8003766:	425b      	neglt	r3, r3
 8003768:	f042 0202 	orrlt.w	r2, r2, #2
 800376c:	9307      	strge	r3, [sp, #28]
 800376e:	9307      	strlt	r3, [sp, #28]
 8003770:	bfb8      	it	lt
 8003772:	9204      	strlt	r2, [sp, #16]
 8003774:	7823      	ldrb	r3, [r4, #0]
 8003776:	2b2e      	cmp	r3, #46	@ 0x2e
 8003778:	d10a      	bne.n	8003790 <_svfiprintf_r+0x130>
 800377a:	7863      	ldrb	r3, [r4, #1]
 800377c:	2b2a      	cmp	r3, #42	@ 0x2a
 800377e:	d132      	bne.n	80037e6 <_svfiprintf_r+0x186>
 8003780:	9b03      	ldr	r3, [sp, #12]
 8003782:	1d1a      	adds	r2, r3, #4
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	9203      	str	r2, [sp, #12]
 8003788:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800378c:	3402      	adds	r4, #2
 800378e:	9305      	str	r3, [sp, #20]
 8003790:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003854 <_svfiprintf_r+0x1f4>
 8003794:	7821      	ldrb	r1, [r4, #0]
 8003796:	2203      	movs	r2, #3
 8003798:	4650      	mov	r0, sl
 800379a:	f7fc fd59 	bl	8000250 <memchr>
 800379e:	b138      	cbz	r0, 80037b0 <_svfiprintf_r+0x150>
 80037a0:	9b04      	ldr	r3, [sp, #16]
 80037a2:	eba0 000a 	sub.w	r0, r0, sl
 80037a6:	2240      	movs	r2, #64	@ 0x40
 80037a8:	4082      	lsls	r2, r0
 80037aa:	4313      	orrs	r3, r2
 80037ac:	3401      	adds	r4, #1
 80037ae:	9304      	str	r3, [sp, #16]
 80037b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b4:	4824      	ldr	r0, [pc, #144]	@ (8003848 <_svfiprintf_r+0x1e8>)
 80037b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037ba:	2206      	movs	r2, #6
 80037bc:	f7fc fd48 	bl	8000250 <memchr>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	d036      	beq.n	8003832 <_svfiprintf_r+0x1d2>
 80037c4:	4b21      	ldr	r3, [pc, #132]	@ (800384c <_svfiprintf_r+0x1ec>)
 80037c6:	bb1b      	cbnz	r3, 8003810 <_svfiprintf_r+0x1b0>
 80037c8:	9b03      	ldr	r3, [sp, #12]
 80037ca:	3307      	adds	r3, #7
 80037cc:	f023 0307 	bic.w	r3, r3, #7
 80037d0:	3308      	adds	r3, #8
 80037d2:	9303      	str	r3, [sp, #12]
 80037d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037d6:	4433      	add	r3, r6
 80037d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80037da:	e76a      	b.n	80036b2 <_svfiprintf_r+0x52>
 80037dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80037e0:	460c      	mov	r4, r1
 80037e2:	2001      	movs	r0, #1
 80037e4:	e7a8      	b.n	8003738 <_svfiprintf_r+0xd8>
 80037e6:	2300      	movs	r3, #0
 80037e8:	3401      	adds	r4, #1
 80037ea:	9305      	str	r3, [sp, #20]
 80037ec:	4619      	mov	r1, r3
 80037ee:	f04f 0c0a 	mov.w	ip, #10
 80037f2:	4620      	mov	r0, r4
 80037f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037f8:	3a30      	subs	r2, #48	@ 0x30
 80037fa:	2a09      	cmp	r2, #9
 80037fc:	d903      	bls.n	8003806 <_svfiprintf_r+0x1a6>
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0c6      	beq.n	8003790 <_svfiprintf_r+0x130>
 8003802:	9105      	str	r1, [sp, #20]
 8003804:	e7c4      	b.n	8003790 <_svfiprintf_r+0x130>
 8003806:	fb0c 2101 	mla	r1, ip, r1, r2
 800380a:	4604      	mov	r4, r0
 800380c:	2301      	movs	r3, #1
 800380e:	e7f0      	b.n	80037f2 <_svfiprintf_r+0x192>
 8003810:	ab03      	add	r3, sp, #12
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	462a      	mov	r2, r5
 8003816:	4b0e      	ldr	r3, [pc, #56]	@ (8003850 <_svfiprintf_r+0x1f0>)
 8003818:	a904      	add	r1, sp, #16
 800381a:	4638      	mov	r0, r7
 800381c:	f3af 8000 	nop.w
 8003820:	1c42      	adds	r2, r0, #1
 8003822:	4606      	mov	r6, r0
 8003824:	d1d6      	bne.n	80037d4 <_svfiprintf_r+0x174>
 8003826:	89ab      	ldrh	r3, [r5, #12]
 8003828:	065b      	lsls	r3, r3, #25
 800382a:	f53f af2d 	bmi.w	8003688 <_svfiprintf_r+0x28>
 800382e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003830:	e72c      	b.n	800368c <_svfiprintf_r+0x2c>
 8003832:	ab03      	add	r3, sp, #12
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	462a      	mov	r2, r5
 8003838:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <_svfiprintf_r+0x1f0>)
 800383a:	a904      	add	r1, sp, #16
 800383c:	4638      	mov	r0, r7
 800383e:	f000 f879 	bl	8003934 <_printf_i>
 8003842:	e7ed      	b.n	8003820 <_svfiprintf_r+0x1c0>
 8003844:	08003d1c 	.word	0x08003d1c
 8003848:	08003d26 	.word	0x08003d26
 800384c:	00000000 	.word	0x00000000
 8003850:	080035a9 	.word	0x080035a9
 8003854:	08003d22 	.word	0x08003d22

08003858 <_printf_common>:
 8003858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800385c:	4616      	mov	r6, r2
 800385e:	4698      	mov	r8, r3
 8003860:	688a      	ldr	r2, [r1, #8]
 8003862:	690b      	ldr	r3, [r1, #16]
 8003864:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003868:	4293      	cmp	r3, r2
 800386a:	bfb8      	it	lt
 800386c:	4613      	movlt	r3, r2
 800386e:	6033      	str	r3, [r6, #0]
 8003870:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003874:	4607      	mov	r7, r0
 8003876:	460c      	mov	r4, r1
 8003878:	b10a      	cbz	r2, 800387e <_printf_common+0x26>
 800387a:	3301      	adds	r3, #1
 800387c:	6033      	str	r3, [r6, #0]
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	0699      	lsls	r1, r3, #26
 8003882:	bf42      	ittt	mi
 8003884:	6833      	ldrmi	r3, [r6, #0]
 8003886:	3302      	addmi	r3, #2
 8003888:	6033      	strmi	r3, [r6, #0]
 800388a:	6825      	ldr	r5, [r4, #0]
 800388c:	f015 0506 	ands.w	r5, r5, #6
 8003890:	d106      	bne.n	80038a0 <_printf_common+0x48>
 8003892:	f104 0a19 	add.w	sl, r4, #25
 8003896:	68e3      	ldr	r3, [r4, #12]
 8003898:	6832      	ldr	r2, [r6, #0]
 800389a:	1a9b      	subs	r3, r3, r2
 800389c:	42ab      	cmp	r3, r5
 800389e:	dc26      	bgt.n	80038ee <_printf_common+0x96>
 80038a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038a4:	6822      	ldr	r2, [r4, #0]
 80038a6:	3b00      	subs	r3, #0
 80038a8:	bf18      	it	ne
 80038aa:	2301      	movne	r3, #1
 80038ac:	0692      	lsls	r2, r2, #26
 80038ae:	d42b      	bmi.n	8003908 <_printf_common+0xb0>
 80038b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038b4:	4641      	mov	r1, r8
 80038b6:	4638      	mov	r0, r7
 80038b8:	47c8      	blx	r9
 80038ba:	3001      	adds	r0, #1
 80038bc:	d01e      	beq.n	80038fc <_printf_common+0xa4>
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	6922      	ldr	r2, [r4, #16]
 80038c2:	f003 0306 	and.w	r3, r3, #6
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	bf02      	ittt	eq
 80038ca:	68e5      	ldreq	r5, [r4, #12]
 80038cc:	6833      	ldreq	r3, [r6, #0]
 80038ce:	1aed      	subeq	r5, r5, r3
 80038d0:	68a3      	ldr	r3, [r4, #8]
 80038d2:	bf0c      	ite	eq
 80038d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038d8:	2500      	movne	r5, #0
 80038da:	4293      	cmp	r3, r2
 80038dc:	bfc4      	itt	gt
 80038de:	1a9b      	subgt	r3, r3, r2
 80038e0:	18ed      	addgt	r5, r5, r3
 80038e2:	2600      	movs	r6, #0
 80038e4:	341a      	adds	r4, #26
 80038e6:	42b5      	cmp	r5, r6
 80038e8:	d11a      	bne.n	8003920 <_printf_common+0xc8>
 80038ea:	2000      	movs	r0, #0
 80038ec:	e008      	b.n	8003900 <_printf_common+0xa8>
 80038ee:	2301      	movs	r3, #1
 80038f0:	4652      	mov	r2, sl
 80038f2:	4641      	mov	r1, r8
 80038f4:	4638      	mov	r0, r7
 80038f6:	47c8      	blx	r9
 80038f8:	3001      	adds	r0, #1
 80038fa:	d103      	bne.n	8003904 <_printf_common+0xac>
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003904:	3501      	adds	r5, #1
 8003906:	e7c6      	b.n	8003896 <_printf_common+0x3e>
 8003908:	18e1      	adds	r1, r4, r3
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	2030      	movs	r0, #48	@ 0x30
 800390e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003912:	4422      	add	r2, r4
 8003914:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003918:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800391c:	3302      	adds	r3, #2
 800391e:	e7c7      	b.n	80038b0 <_printf_common+0x58>
 8003920:	2301      	movs	r3, #1
 8003922:	4622      	mov	r2, r4
 8003924:	4641      	mov	r1, r8
 8003926:	4638      	mov	r0, r7
 8003928:	47c8      	blx	r9
 800392a:	3001      	adds	r0, #1
 800392c:	d0e6      	beq.n	80038fc <_printf_common+0xa4>
 800392e:	3601      	adds	r6, #1
 8003930:	e7d9      	b.n	80038e6 <_printf_common+0x8e>
	...

08003934 <_printf_i>:
 8003934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003938:	7e0f      	ldrb	r7, [r1, #24]
 800393a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800393c:	2f78      	cmp	r7, #120	@ 0x78
 800393e:	4691      	mov	r9, r2
 8003940:	4680      	mov	r8, r0
 8003942:	460c      	mov	r4, r1
 8003944:	469a      	mov	sl, r3
 8003946:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800394a:	d807      	bhi.n	800395c <_printf_i+0x28>
 800394c:	2f62      	cmp	r7, #98	@ 0x62
 800394e:	d80a      	bhi.n	8003966 <_printf_i+0x32>
 8003950:	2f00      	cmp	r7, #0
 8003952:	f000 80d2 	beq.w	8003afa <_printf_i+0x1c6>
 8003956:	2f58      	cmp	r7, #88	@ 0x58
 8003958:	f000 80b9 	beq.w	8003ace <_printf_i+0x19a>
 800395c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003960:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003964:	e03a      	b.n	80039dc <_printf_i+0xa8>
 8003966:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800396a:	2b15      	cmp	r3, #21
 800396c:	d8f6      	bhi.n	800395c <_printf_i+0x28>
 800396e:	a101      	add	r1, pc, #4	@ (adr r1, 8003974 <_printf_i+0x40>)
 8003970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003974:	080039cd 	.word	0x080039cd
 8003978:	080039e1 	.word	0x080039e1
 800397c:	0800395d 	.word	0x0800395d
 8003980:	0800395d 	.word	0x0800395d
 8003984:	0800395d 	.word	0x0800395d
 8003988:	0800395d 	.word	0x0800395d
 800398c:	080039e1 	.word	0x080039e1
 8003990:	0800395d 	.word	0x0800395d
 8003994:	0800395d 	.word	0x0800395d
 8003998:	0800395d 	.word	0x0800395d
 800399c:	0800395d 	.word	0x0800395d
 80039a0:	08003ae1 	.word	0x08003ae1
 80039a4:	08003a0b 	.word	0x08003a0b
 80039a8:	08003a9b 	.word	0x08003a9b
 80039ac:	0800395d 	.word	0x0800395d
 80039b0:	0800395d 	.word	0x0800395d
 80039b4:	08003b03 	.word	0x08003b03
 80039b8:	0800395d 	.word	0x0800395d
 80039bc:	08003a0b 	.word	0x08003a0b
 80039c0:	0800395d 	.word	0x0800395d
 80039c4:	0800395d 	.word	0x0800395d
 80039c8:	08003aa3 	.word	0x08003aa3
 80039cc:	6833      	ldr	r3, [r6, #0]
 80039ce:	1d1a      	adds	r2, r3, #4
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6032      	str	r2, [r6, #0]
 80039d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039dc:	2301      	movs	r3, #1
 80039de:	e09d      	b.n	8003b1c <_printf_i+0x1e8>
 80039e0:	6833      	ldr	r3, [r6, #0]
 80039e2:	6820      	ldr	r0, [r4, #0]
 80039e4:	1d19      	adds	r1, r3, #4
 80039e6:	6031      	str	r1, [r6, #0]
 80039e8:	0606      	lsls	r6, r0, #24
 80039ea:	d501      	bpl.n	80039f0 <_printf_i+0xbc>
 80039ec:	681d      	ldr	r5, [r3, #0]
 80039ee:	e003      	b.n	80039f8 <_printf_i+0xc4>
 80039f0:	0645      	lsls	r5, r0, #25
 80039f2:	d5fb      	bpl.n	80039ec <_printf_i+0xb8>
 80039f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039f8:	2d00      	cmp	r5, #0
 80039fa:	da03      	bge.n	8003a04 <_printf_i+0xd0>
 80039fc:	232d      	movs	r3, #45	@ 0x2d
 80039fe:	426d      	negs	r5, r5
 8003a00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a04:	4859      	ldr	r0, [pc, #356]	@ (8003b6c <_printf_i+0x238>)
 8003a06:	230a      	movs	r3, #10
 8003a08:	e011      	b.n	8003a2e <_printf_i+0xfa>
 8003a0a:	6821      	ldr	r1, [r4, #0]
 8003a0c:	6833      	ldr	r3, [r6, #0]
 8003a0e:	0608      	lsls	r0, r1, #24
 8003a10:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a14:	d402      	bmi.n	8003a1c <_printf_i+0xe8>
 8003a16:	0649      	lsls	r1, r1, #25
 8003a18:	bf48      	it	mi
 8003a1a:	b2ad      	uxthmi	r5, r5
 8003a1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a1e:	4853      	ldr	r0, [pc, #332]	@ (8003b6c <_printf_i+0x238>)
 8003a20:	6033      	str	r3, [r6, #0]
 8003a22:	bf14      	ite	ne
 8003a24:	230a      	movne	r3, #10
 8003a26:	2308      	moveq	r3, #8
 8003a28:	2100      	movs	r1, #0
 8003a2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a2e:	6866      	ldr	r6, [r4, #4]
 8003a30:	60a6      	str	r6, [r4, #8]
 8003a32:	2e00      	cmp	r6, #0
 8003a34:	bfa2      	ittt	ge
 8003a36:	6821      	ldrge	r1, [r4, #0]
 8003a38:	f021 0104 	bicge.w	r1, r1, #4
 8003a3c:	6021      	strge	r1, [r4, #0]
 8003a3e:	b90d      	cbnz	r5, 8003a44 <_printf_i+0x110>
 8003a40:	2e00      	cmp	r6, #0
 8003a42:	d04b      	beq.n	8003adc <_printf_i+0x1a8>
 8003a44:	4616      	mov	r6, r2
 8003a46:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a4a:	fb03 5711 	mls	r7, r3, r1, r5
 8003a4e:	5dc7      	ldrb	r7, [r0, r7]
 8003a50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a54:	462f      	mov	r7, r5
 8003a56:	42bb      	cmp	r3, r7
 8003a58:	460d      	mov	r5, r1
 8003a5a:	d9f4      	bls.n	8003a46 <_printf_i+0x112>
 8003a5c:	2b08      	cmp	r3, #8
 8003a5e:	d10b      	bne.n	8003a78 <_printf_i+0x144>
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	07df      	lsls	r7, r3, #31
 8003a64:	d508      	bpl.n	8003a78 <_printf_i+0x144>
 8003a66:	6923      	ldr	r3, [r4, #16]
 8003a68:	6861      	ldr	r1, [r4, #4]
 8003a6a:	4299      	cmp	r1, r3
 8003a6c:	bfde      	ittt	le
 8003a6e:	2330      	movle	r3, #48	@ 0x30
 8003a70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a78:	1b92      	subs	r2, r2, r6
 8003a7a:	6122      	str	r2, [r4, #16]
 8003a7c:	f8cd a000 	str.w	sl, [sp]
 8003a80:	464b      	mov	r3, r9
 8003a82:	aa03      	add	r2, sp, #12
 8003a84:	4621      	mov	r1, r4
 8003a86:	4640      	mov	r0, r8
 8003a88:	f7ff fee6 	bl	8003858 <_printf_common>
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	d14a      	bne.n	8003b26 <_printf_i+0x1f2>
 8003a90:	f04f 30ff 	mov.w	r0, #4294967295
 8003a94:	b004      	add	sp, #16
 8003a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	f043 0320 	orr.w	r3, r3, #32
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	4833      	ldr	r0, [pc, #204]	@ (8003b70 <_printf_i+0x23c>)
 8003aa4:	2778      	movs	r7, #120	@ 0x78
 8003aa6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	6831      	ldr	r1, [r6, #0]
 8003aae:	061f      	lsls	r7, r3, #24
 8003ab0:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ab4:	d402      	bmi.n	8003abc <_printf_i+0x188>
 8003ab6:	065f      	lsls	r7, r3, #25
 8003ab8:	bf48      	it	mi
 8003aba:	b2ad      	uxthmi	r5, r5
 8003abc:	6031      	str	r1, [r6, #0]
 8003abe:	07d9      	lsls	r1, r3, #31
 8003ac0:	bf44      	itt	mi
 8003ac2:	f043 0320 	orrmi.w	r3, r3, #32
 8003ac6:	6023      	strmi	r3, [r4, #0]
 8003ac8:	b11d      	cbz	r5, 8003ad2 <_printf_i+0x19e>
 8003aca:	2310      	movs	r3, #16
 8003acc:	e7ac      	b.n	8003a28 <_printf_i+0xf4>
 8003ace:	4827      	ldr	r0, [pc, #156]	@ (8003b6c <_printf_i+0x238>)
 8003ad0:	e7e9      	b.n	8003aa6 <_printf_i+0x172>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	f023 0320 	bic.w	r3, r3, #32
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	e7f6      	b.n	8003aca <_printf_i+0x196>
 8003adc:	4616      	mov	r6, r2
 8003ade:	e7bd      	b.n	8003a5c <_printf_i+0x128>
 8003ae0:	6833      	ldr	r3, [r6, #0]
 8003ae2:	6825      	ldr	r5, [r4, #0]
 8003ae4:	6961      	ldr	r1, [r4, #20]
 8003ae6:	1d18      	adds	r0, r3, #4
 8003ae8:	6030      	str	r0, [r6, #0]
 8003aea:	062e      	lsls	r6, r5, #24
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	d501      	bpl.n	8003af4 <_printf_i+0x1c0>
 8003af0:	6019      	str	r1, [r3, #0]
 8003af2:	e002      	b.n	8003afa <_printf_i+0x1c6>
 8003af4:	0668      	lsls	r0, r5, #25
 8003af6:	d5fb      	bpl.n	8003af0 <_printf_i+0x1bc>
 8003af8:	8019      	strh	r1, [r3, #0]
 8003afa:	2300      	movs	r3, #0
 8003afc:	6123      	str	r3, [r4, #16]
 8003afe:	4616      	mov	r6, r2
 8003b00:	e7bc      	b.n	8003a7c <_printf_i+0x148>
 8003b02:	6833      	ldr	r3, [r6, #0]
 8003b04:	1d1a      	adds	r2, r3, #4
 8003b06:	6032      	str	r2, [r6, #0]
 8003b08:	681e      	ldr	r6, [r3, #0]
 8003b0a:	6862      	ldr	r2, [r4, #4]
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	4630      	mov	r0, r6
 8003b10:	f7fc fb9e 	bl	8000250 <memchr>
 8003b14:	b108      	cbz	r0, 8003b1a <_printf_i+0x1e6>
 8003b16:	1b80      	subs	r0, r0, r6
 8003b18:	6060      	str	r0, [r4, #4]
 8003b1a:	6863      	ldr	r3, [r4, #4]
 8003b1c:	6123      	str	r3, [r4, #16]
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b24:	e7aa      	b.n	8003a7c <_printf_i+0x148>
 8003b26:	6923      	ldr	r3, [r4, #16]
 8003b28:	4632      	mov	r2, r6
 8003b2a:	4649      	mov	r1, r9
 8003b2c:	4640      	mov	r0, r8
 8003b2e:	47d0      	blx	sl
 8003b30:	3001      	adds	r0, #1
 8003b32:	d0ad      	beq.n	8003a90 <_printf_i+0x15c>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	079b      	lsls	r3, r3, #30
 8003b38:	d413      	bmi.n	8003b62 <_printf_i+0x22e>
 8003b3a:	68e0      	ldr	r0, [r4, #12]
 8003b3c:	9b03      	ldr	r3, [sp, #12]
 8003b3e:	4298      	cmp	r0, r3
 8003b40:	bfb8      	it	lt
 8003b42:	4618      	movlt	r0, r3
 8003b44:	e7a6      	b.n	8003a94 <_printf_i+0x160>
 8003b46:	2301      	movs	r3, #1
 8003b48:	4632      	mov	r2, r6
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	4640      	mov	r0, r8
 8003b4e:	47d0      	blx	sl
 8003b50:	3001      	adds	r0, #1
 8003b52:	d09d      	beq.n	8003a90 <_printf_i+0x15c>
 8003b54:	3501      	adds	r5, #1
 8003b56:	68e3      	ldr	r3, [r4, #12]
 8003b58:	9903      	ldr	r1, [sp, #12]
 8003b5a:	1a5b      	subs	r3, r3, r1
 8003b5c:	42ab      	cmp	r3, r5
 8003b5e:	dcf2      	bgt.n	8003b46 <_printf_i+0x212>
 8003b60:	e7eb      	b.n	8003b3a <_printf_i+0x206>
 8003b62:	2500      	movs	r5, #0
 8003b64:	f104 0619 	add.w	r6, r4, #25
 8003b68:	e7f5      	b.n	8003b56 <_printf_i+0x222>
 8003b6a:	bf00      	nop
 8003b6c:	08003d2d 	.word	0x08003d2d
 8003b70:	08003d3e 	.word	0x08003d3e

08003b74 <memmove>:
 8003b74:	4288      	cmp	r0, r1
 8003b76:	b510      	push	{r4, lr}
 8003b78:	eb01 0402 	add.w	r4, r1, r2
 8003b7c:	d902      	bls.n	8003b84 <memmove+0x10>
 8003b7e:	4284      	cmp	r4, r0
 8003b80:	4623      	mov	r3, r4
 8003b82:	d807      	bhi.n	8003b94 <memmove+0x20>
 8003b84:	1e43      	subs	r3, r0, #1
 8003b86:	42a1      	cmp	r1, r4
 8003b88:	d008      	beq.n	8003b9c <memmove+0x28>
 8003b8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b92:	e7f8      	b.n	8003b86 <memmove+0x12>
 8003b94:	4402      	add	r2, r0
 8003b96:	4601      	mov	r1, r0
 8003b98:	428a      	cmp	r2, r1
 8003b9a:	d100      	bne.n	8003b9e <memmove+0x2a>
 8003b9c:	bd10      	pop	{r4, pc}
 8003b9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ba2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ba6:	e7f7      	b.n	8003b98 <memmove+0x24>

08003ba8 <memcpy>:
 8003ba8:	440a      	add	r2, r1
 8003baa:	4291      	cmp	r1, r2
 8003bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bb0:	d100      	bne.n	8003bb4 <memcpy+0xc>
 8003bb2:	4770      	bx	lr
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bbe:	4291      	cmp	r1, r2
 8003bc0:	d1f9      	bne.n	8003bb6 <memcpy+0xe>
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <_realloc_r>:
 8003bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc8:	4680      	mov	r8, r0
 8003bca:	4615      	mov	r5, r2
 8003bcc:	460c      	mov	r4, r1
 8003bce:	b921      	cbnz	r1, 8003bda <_realloc_r+0x16>
 8003bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	f7ff bbad 	b.w	8003334 <_malloc_r>
 8003bda:	b92a      	cbnz	r2, 8003be8 <_realloc_r+0x24>
 8003bdc:	f7ff fc9a 	bl	8003514 <_free_r>
 8003be0:	2400      	movs	r4, #0
 8003be2:	4620      	mov	r0, r4
 8003be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003be8:	f000 f81a 	bl	8003c20 <_malloc_usable_size_r>
 8003bec:	4285      	cmp	r5, r0
 8003bee:	4606      	mov	r6, r0
 8003bf0:	d802      	bhi.n	8003bf8 <_realloc_r+0x34>
 8003bf2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003bf6:	d8f4      	bhi.n	8003be2 <_realloc_r+0x1e>
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	4640      	mov	r0, r8
 8003bfc:	f7ff fb9a 	bl	8003334 <_malloc_r>
 8003c00:	4607      	mov	r7, r0
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d0ec      	beq.n	8003be0 <_realloc_r+0x1c>
 8003c06:	42b5      	cmp	r5, r6
 8003c08:	462a      	mov	r2, r5
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	bf28      	it	cs
 8003c0e:	4632      	movcs	r2, r6
 8003c10:	f7ff ffca 	bl	8003ba8 <memcpy>
 8003c14:	4621      	mov	r1, r4
 8003c16:	4640      	mov	r0, r8
 8003c18:	f7ff fc7c 	bl	8003514 <_free_r>
 8003c1c:	463c      	mov	r4, r7
 8003c1e:	e7e0      	b.n	8003be2 <_realloc_r+0x1e>

08003c20 <_malloc_usable_size_r>:
 8003c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c24:	1f18      	subs	r0, r3, #4
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bfbc      	itt	lt
 8003c2a:	580b      	ldrlt	r3, [r1, r0]
 8003c2c:	18c0      	addlt	r0, r0, r3
 8003c2e:	4770      	bx	lr

08003c30 <_init>:
 8003c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c32:	bf00      	nop
 8003c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c36:	bc08      	pop	{r3}
 8003c38:	469e      	mov	lr, r3
 8003c3a:	4770      	bx	lr

08003c3c <_fini>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr
