$comment
	File created using the following command:
		vcd file statemachine.msim.vcd -direction
$end
$date
	Thu Apr 20 15:44:52 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module statemachine_block_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " sw0 $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$var wire 1 & FF0 $end
$var wire 1 ' FF1 $end
$var wire 1 ( FF2 $end
$var wire 1 ) FF3 $end
$var wire 1 * FF4 $end
$var wire 1 + FF5 $end
$var wire 1 , FF6 $end
$var wire 1 - FF7 $end
$var wire 1 . Lm $end
$var wire 1 / Rm $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 7 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 8 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 9 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 : Lm~output_o $end
$var wire 1 ; Rm~output_o $end
$var wire 1 < FF0~output_o $end
$var wire 1 = FF1~output_o $end
$var wire 1 > FF2~output_o $end
$var wire 1 ? FF3~output_o $end
$var wire 1 @ FF4~output_o $end
$var wire 1 A FF5~output_o $end
$var wire 1 B FF6~output_o $end
$var wire 1 C FF7~output_o $end
$var wire 1 D CLK~input_o $end
$var wire 1 E CLK~inputclkctrl_outclk $end
$var wire 1 F x~input_o $end
$var wire 1 G y~input_o $end
$var wire 1 H z~input_o $end
$var wire 1 I inst160~0_combout $end
$var wire 1 J inst160~1_combout $end
$var wire 1 K sw0~input_o $end
$var wire 1 L sw0~inputclkctrl_outclk $end
$var wire 1 M inst64~q $end
$var wire 1 N inst58~0_combout $end
$var wire 1 O inst58~1_combout $end
$var wire 1 P inst62~q $end
$var wire 1 Q inst59~1_combout $end
$var wire 1 R inst59~2_combout $end
$var wire 1 S inst63~q $end
$var wire 1 T inst69~combout $end
$var wire 1 U inst74~combout $end
$var wire 1 V inst79~q $end
$var wire 1 W inst67~0_combout $end
$var wire 1 X inst73~combout $end
$var wire 1 Y inst78~q $end
$var wire 1 Z inst76~0_combout $end
$var wire 1 [ inst76~1_combout $end
$var wire 1 \ inst81~q $end
$var wire 1 ] inst56~combout $end
$var wire 1 ^ inst61~combout $end
$var wire 1 _ inst65~q $end
$var wire 1 ` inst59~0_combout $end
$var wire 1 a inst100~combout $end
$var wire 1 b inst70~0_combout $end
$var wire 1 c inst80~q $end
$var wire 1 d inst101~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
1&
0'
0(
0)
0*
0+
0,
0-
1.
1/
00
11
x2
13
14
15
06
z7
z8
z9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
0G
1H
1I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
0b
0c
1d
$end
#20000
1"
1K
1L
#40000
1!
1D
1E
#80000
0%
0!
0D
0H
0E
1Q
0N
0I
1R
1O
#120000
1!
1D
1E
1P
1S
1=
0<
1W
0&
1'
#160000
1$
0!
0D
1G
0E
0Q
1X
0R
#200000
1!
1D
1E
1Y
0S
0=
1@
1T
1*
0'
#240000
0#
0$
0!
0D
0G
0F
0E
0X
1U
#280000
1!
1D
1E
0Y
1V
1A
0@
1`
1]
0*
1+
0d
0;
0/
#320000
1%
1#
1$
0!
0D
1G
1F
1H
0E
1Z
0U
1[
#360000
1!
1D
1E
1\
0V
0A
1C
0Z
1-
0+
0a
0:
0.
0[
#400000
0#
0!
0D
0F
0E
1^
#440000
1!
1D
1E
1_
0\
0C
1?
1Z
1I
0W
1)
0-
1d
1a
1:
1;
1/
1.
#480000
0$
0!
0D
0G
0E
0^
1J
#520000
1!
1D
1E
0_
1M
1>
0?
0Z
0T
1N
0)
1(
#560000
1#
0!
0D
1F
0E
0O
0J
#600000
1!
1D
1E
0P
0M
0>
1<
0`
0]
1&
0(
0d
0a
0:
0;
0/
0.
1d
1a
1:
1;
1/
1.
#640000
0!
0D
0E
#680000
1!
1D
1E
#720000
0%
1$
0!
0D
1G
0H
0E
0N
0I
1O
#760000
1!
1D
1E
1P
0<
1`
0&
0d
0a
0:
0;
0/
0.
#800000
1%
0!
0D
1H
0E
#840000
1!
1D
1E
#880000
0#
0$
0%
0!
0D
0H
0G
0F
0E
#920000
1!
1D
1E
#960000
1%
0!
0D
1H
0E
#1000000
