// Seed: 2323886286
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4
);
  assign id_6 = "";
  wire id_7;
  wire id_8;
  id_9 :
  assert property (@(posedge 1) 1 ? 1 < id_0 : 1'b0)
  else $display(id_9);
  assign id_9 = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9(
      .id_0(""), .id_1(1 !== 1), .id_2(id_6), .id_3(1'b0 ==? id_2)
  );
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_2 = 1;
endmodule
