
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity red_box is
    Port ( ai : in  STD_LOGIC;
           bi : in  STD_LOGIC;
	   p : out STD_LOGIC;
	   g : out STD_LOGIC
	);
end red_box;

architecture behavioral of red_box is
begin

	p <= ai xor bi;
	g <= ai and bi;
		

end Behavioral;

