// NES video and sound to HDMI. Written for retro-fpga; replaces nes2hdmi.sv from NESTang.
//
// Feeds the PPU's 256x240 picture into video_out.v (line ring buffer, scaler, menu, HDMI)
// and keeps the NES locked to the HDMI frame rate: the NES is paused once per frame, at
// the start of line 1, until HDMI is about to show line 0 (frame_go). The NES runs at
// 60.44 Hz on its own (21.6 MHz clock) and HDMI at 60.00 Hz, so each pause is about 120 us.

module nes_video (
    input             clk,              // NES clock, 21.6 MHz
    input             resetn,
    input             running,          // the NES is out of reset

    // PPU and APU
    input      [5:0]  color,            // palette index of the current pixel
    input      [8:0]  cycle,
    input      [8:0]  scanline,
    input      [15:0] sample,
    output reg        pause = 0,        // hold the NES (frame lock)

    // Settings and menu (iosys)
    input      [1:0]  shape,
    input             overlay,
    input             osd_we,
    input      [31:0] osd_wdata,

    // HDMI
    input             hclk,
    input             hclk5,
    output            tmds_clk_n,
    output            tmds_clk_p,
    output     [2:0]  tmds_d_n,
    output     [2:0]  tmds_d_p
);

localparam AUDIO_RATE = 48000;
localparam [8:0] PAUSE_LINE = 9'd1;     // pause here: line 0 is complete
localparam [8:0] REARM_LINE = 9'd200;

// Pixels: one per PPU cycle on visible lines
reg [8:0] r_scanline, r_cycle;
reg       pix_we;
reg [7:0] pix_y, pix_x;
reg [5:0] pix_data;
always @(posedge clk) begin
    r_scanline <= scanline;
    r_cycle <= cycle;
    pix_we <= 1'b0;
    if ((r_scanline != scanline || r_cycle != cycle) && scanline < 9'd240 && ~cycle[8]) begin
        pix_we <= 1'b1;
        pix_y <= scanline[7:0];
        pix_x <= cycle[7:0];
        pix_data <= color;
    end
end

// Frame lock
wire frame_go;
reg  locked = 0;                        // paused once this frame
always @(posedge clk) begin
    if (~resetn || ~running) begin
        pause <= 1'b0;
        locked <= 1'b0;
    end else begin
        if (~locked && ~pause && scanline == PAUSE_LINE)
            pause <= 1'b1;
        if (pause && frame_go) begin
            pause <= 1'b0;
            locked <= 1'b1;
        end
        if (scanline == REARM_LINE)
            locked <= 1'b0;
    end
end

// Audio: 48 kHz sample clock; the sample crosses into hclk through two flip-flops
localparam AUDIO_CLK_DELAY = 74250 * 1000 / AUDIO_RATE / 2;
reg [$clog2(AUDIO_CLK_DELAY)-1:0] audio_divider = 0;
reg clk_audio = 0;
always @(posedge hclk) begin
    if (audio_divider != AUDIO_CLK_DELAY - 1)
        audio_divider <= audio_divider + 1'b1;
    else begin
        clk_audio <= ~clk_audio;
        audio_divider <= 0;
    end
end

reg [15:0] sample_s1, sample_s2;
always @(posedge hclk) {sample_s2, sample_s1} <= {sample_s1, sample};

video_out #(.PIX_FMT(1), .DW(6), .AUDIO_RATE(AUDIO_RATE)) video (
    .clk(clk), .resetn(resetn),
    .pix_we(pix_we), .pix_y(pix_y), .pix_x(pix_x), .pix_data(pix_data),
    .src_lines(9'd240), .src_active(running), .shape(shape), .frame_go(frame_go),
    .overlay(overlay), .osd_we(osd_we), .osd_wdata(osd_wdata),
    .hclk(hclk), .hclk5(hclk5),
    .clk_audio(clk_audio), .audio_l(sample_s2), .audio_r(sample_s2),
    .tmds_clk_n(tmds_clk_n), .tmds_clk_p(tmds_clk_p), .tmds_d_n(tmds_d_n), .tmds_d_p(tmds_d_p)
);

endmodule
