# Diff Details

Date : 2023-02-02 16:39:50

Directory d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder_be\\genrtl

Total : 10 files,  359 codes, 0 comments, 0 blanks, all 359 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [genrtl/BRU.v](/genrtl/BRU.v) | Verilog | 5 | 0 | 0 | 5 |
| [genrtl/Back_End_With_Decode.v](/genrtl/Back_End_With_Decode.v) | Verilog | 22 | 0 | 0 | 22 |
| [genrtl/Decoder.v](/genrtl/Decoder.v) | Verilog | 4 | 0 | 0 | 4 |
| [genrtl/Execute.v](/genrtl/Execute.v) | Verilog | 8 | 0 | 0 | 8 |
| [genrtl/Fetch_Queue.v](/genrtl/Fetch_Queue.v) | Verilog | 24 | 0 | 0 | 24 |
| [genrtl/Front_End.v](/genrtl/Front_End.v) | Verilog | 22 | 0 | 0 | 22 |
| [genrtl/LSU.v](/genrtl/LSU.v) | Verilog | 2 | 0 | 0 | 2 |
| [genrtl/Ladder.anno.json](/genrtl/Ladder.anno.json) | JSON | 137 | 0 | 0 | 137 |
| [genrtl/Ladder.v](/genrtl/Ladder.v) | Verilog | 33 | 0 | 0 | 33 |
| [genrtl/Queue.v](/genrtl/Queue.v) | Verilog | 102 | 0 | 0 | 102 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details