$date
	Sat Dec 18 16:57:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module f1 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # c_in $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
b0 "
b0 !
$end
#5
b111 $
b100 "
b11 !
#10
b101 "
b10 !
#15
1%
b10 $
b1001 "
b1001 !
#20
b1001 $
b1111 "
b1010 !
#25
b0 $
1#
b101 "
#30
