Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 21 10:48:26 2016
| Host         : ytelse running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                 9656       -0.068       -0.124                      3                 9656        4.500        0.000                       0                  7381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
sys_clk_pin   {0.000 5.000}      10.000          100.000         
ulpi_clk_pin  {0.000 8.333}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.460        0.000                      0                 8877        0.096        0.000                      0                 8877        4.500        0.000                       0                  7005  
ulpi_clk_pin        8.435        0.000                      0                  768        0.095        0.000                      0                  768        7.203        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ulpi_clk_pin  sys_clk_pin         0.341        0.000                      0                   14        0.501        0.000                      0                   14  
sys_clk_pin   ulpi_clk_pin        0.472        0.000                      0                    5       -0.068       -0.124                      3                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 3.699ns (38.960%)  route 5.795ns (61.040%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[2]
                         net (fo=256, routed)         5.419    12.177    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/DOADO[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.105    12.282 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg[3]_i_8__39/O
                         net (fo=1, routed)           0.000    12.282    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.614 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.614    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.879 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.377    13.256    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/weightsReg_reg[0]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.250    13.506 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg[7]_i_4__30/O
                         net (fo=1, routed)           0.000    13.506    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/restartReg_reg_1[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.950 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.950    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.128 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.128    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/O[0]
    SLICE_X2Y71          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.302    14.362    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/CLK
    SLICE_X2Y71          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]/C
                         clock pessimism              0.160    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.101    14.588    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 3.611ns (38.389%)  route 5.795ns (61.611%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[2]
                         net (fo=256, routed)         5.419    12.177    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/DOADO[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.105    12.282 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg[3]_i_8__39/O
                         net (fo=1, routed)           0.000    12.282    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.614 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.614    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.879 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.377    13.256    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/weightsReg_reg[0]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.250    13.506 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg[7]_i_4__30/O
                         net (fo=1, routed)           0.000    13.506    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/restartReg_reg_1[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    14.040 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.040    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/restartReg_reg[3]
    SLICE_X2Y70          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.304    14.364    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/CLK
    SLICE_X2Y70          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[7]/C
                         clock pessimism              0.160    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.101    14.590    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 3.295ns (35.206%)  route 6.064ns (64.794%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.589    12.347    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.400    12.747 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__90/O[3]
                         net (fo=2, routed)           0.475    13.222    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/T51_12[2]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.257    13.479 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/yReg[7]_i_2__92/O
                         net (fo=1, routed)           0.000    13.479    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/restartReg_reg_28[2]
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.811 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__90/CO[3]
                         net (fo=1, routed)           0.000    13.811    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__90_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.992 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[8]_i_1__90/O[0]
                         net (fo=1, routed)           0.000    13.992    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/restartReg_reg_2[0]
    SLICE_X5Y61          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.310    14.370    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/CLK
    SLICE_X5Y61          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/yReg_reg[8]/C
                         clock pessimism              0.160    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.059    14.554    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_29/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.513ns (48.549%)  route 4.783ns (51.451%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.396     4.616    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/CLK
    RAMB18_X1Y20         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.741 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg/DOADO[1]
                         net (fo=16, routed)          1.750     8.491    PacmanWrapper_inst/Pacman_inst/net/memoryStreamer_io_weights_22[1]
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.115     8.606 r  PacmanWrapper_inst/Pacman_inst/net/Warp__1662/O
                         net (fo=6, routed)           0.876     9.482    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/weightsReg_reg_17
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.278     9.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/Warp__1656_i_6/O
                         net (fo=3, routed)           0.677    10.437    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/Warp__1656_i_6_n_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.287    10.724 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/Warp__1658_i_4/O
                         net (fo=6, routed)           0.482    11.206    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[3]_16
    SLICE_X10Y54         LUT5 (Prop_lut5_I3_O)        0.264    11.470 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/Warp__1656_i_1/O
                         net (fo=6, routed)           0.532    12.001    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[3]_38
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.105    12.106 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg[3]_i_7__85/O
                         net (fo=1, routed)           0.000    12.106    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg_167[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.420 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_6__83/CO[3]
                         net (fo=1, routed)           0.000    12.420    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[3]_i_6__83_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.682 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__83/O[3]
                         net (fo=2, routed)           0.466    13.149    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/weightsReg_reg_1[2]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.250    13.399 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_21/yReg[7]_i_2__85/O
                         net (fo=1, routed)           0.000    13.399    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/restartReg_reg_23[2]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.731 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[7]_i_1__83/CO[3]
                         net (fo=1, routed)           0.000    13.731    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[7]_i_1__83_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.912 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[8]_i_1__83/O[0]
                         net (fo=1, routed)           0.000    13.912    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/restartReg_reg_2[0]
    SLICE_X9Y56          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.246    14.306    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/CLK
    SLICE_X9Y56          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/yReg_reg[8]/C
                         clock pessimism              0.166    14.472    
                         clock uncertainty           -0.035    14.437    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.059    14.496    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_22/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_3/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 4.383ns (47.216%)  route 4.900ns (52.784%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.397     4.617    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_3/queue/CLK
    RAMB18_X1Y10         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_3/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.742 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_3/queue/mem_reg/DOBDO[6]
                         net (fo=3, routed)           1.105     7.847    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/mem_reg[6]
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.105     7.952 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/xReg[6]_i_1/O
                         net (fo=4, routed)           0.872     8.824    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/GearBox_io_xsOut_2[6]
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.126     8.950 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_25__31/O
                         net (fo=1, routed)           0.491     9.440    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_25__31_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.275     9.715 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_14__31/O
                         net (fo=3, routed)           0.803    10.518    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/Warp_1/Chain_2/ProcessingUnit/T30[1]
    SLICE_X34Y22         LUT5 (Prop_lut5_I2_O)        0.115    10.633 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_11__31/O
                         net (fo=2, routed)           0.628    11.262    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/Warp_1/Chain_2/ProcessingUnit/T64[2]
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.264    11.526 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_7__88/O
                         net (fo=6, routed)           0.502    12.027    PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[7]_i_7__88_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.105    12.132 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/queueOutputSelectCounters_2/yReg[8]_i_7__159/O
                         net (fo=1, routed)           0.000    12.132    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg_7[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505    12.637 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__153/O[3]
                         net (fo=2, routed)           0.492    13.129    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/T51_1[3]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.250    13.379 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg[7]_i_3__159/O
                         net (fo=1, routed)           0.000    13.379    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg[7]_i_3__159_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.711 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_reg[7]_i_1__153/CO[3]
                         net (fo=1, routed)           0.008    13.719    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_reg[7]_i_1__153_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.900 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_reg[8]_i_1__153/O[0]
                         net (fo=1, routed)           0.000    13.900    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/v_reg[1]_0[0]
    SLICE_X35Y25         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.242    14.302    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/CLK
    SLICE_X35Y25         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/yReg_reg[8]/C
                         clock pessimism              0.167    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)        0.059    14.492    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 3.287ns (35.539%)  route 5.962ns (64.461%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.496    12.254    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.399    12.653 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__89/O[3]
                         net (fo=2, routed)           0.466    13.119    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_27/weightsReg_reg_1[2]
    SLICE_X11Y62         LUT3 (Prop_lut3_I0_O)        0.250    13.369 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_27/yReg[7]_i_2__91/O
                         net (fo=1, routed)           0.000    13.369    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/restartReg_reg_23[2]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.701 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__89/CO[3]
                         net (fo=1, routed)           0.000    13.701    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__89_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.882 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[8]_i_1__89/O[0]
                         net (fo=1, routed)           0.000    13.882    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/restartReg_reg_2[0]
    SLICE_X11Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.242    14.302    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/CLK
    SLICE_X11Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/yReg_reg[8]/C
                         clock pessimism              0.160    14.462    
                         clock uncertainty           -0.035    14.427    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.059    14.486    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_28/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 3.557ns (38.033%)  route 5.795ns (61.967%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[2]
                         net (fo=256, routed)         5.419    12.177    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/DOADO[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.105    12.282 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg[3]_i_8__39/O
                         net (fo=1, routed)           0.000    12.282    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.614 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.614    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[3]_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.879 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.377    13.256    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/weightsReg_reg[0]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.250    13.506 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg[7]_i_4__30/O
                         net (fo=1, routed)           0.000    13.506    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/restartReg_reg_1[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    13.986 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/yReg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.986    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/restartReg_reg[2]
    SLICE_X2Y70          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.304    14.364    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/CLK
    SLICE_X2Y70          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[6]/C
                         clock pessimism              0.160    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.101    14.590    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_31/yReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 3.287ns (35.591%)  route 5.949ns (64.409%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.477    12.236    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.399    12.635 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__27/O[3]
                         net (fo=2, routed)           0.471    13.106    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_27/weightsReg_reg[2]
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.250    13.356 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_27/yReg[7]_i_2__27/O
                         net (fo=1, routed)           0.000    13.356    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/restartReg_reg_3[2]
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.688 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    13.688    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[7]_i_1__27_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.869 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_14/yReg_reg[8]_i_1__27/O[0]
                         net (fo=1, routed)           0.000    13.869    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/restartReg_reg[0]
    SLICE_X11Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.237    14.297    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/CLK
    SLICE_X11Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/yReg_reg[8]/C
                         clock pessimism              0.160    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)        0.059    14.481    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_28/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.295ns (35.797%)  route 5.910ns (64.204%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.435    12.193    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/memoryStreamer_io_bias[6]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.400    12.593 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_reg[8]_i_3__60/O[3]
                         net (fo=2, routed)           0.475    13.068    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/weightsReg_reg_0[2]
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.257    13.325 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_29/yReg[7]_i_2__61/O
                         net (fo=1, routed)           0.000    13.325    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/restartReg_reg_8[2]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    13.657 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[7]_i_1__60/CO[3]
                         net (fo=1, routed)           0.000    13.657    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[7]_i_1__60_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.838 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/yReg_reg[8]_i_1__60/O[0]
                         net (fo=1, routed)           0.000    13.838    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/restartReg_reg[0]
    SLICE_X5Y67          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.306    14.366    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/CLK
    SLICE_X5Y67          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/yReg_reg[8]/C
                         clock pessimism              0.160    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.059    14.550    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_30/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 3.203ns (34.921%)  route 5.969ns (65.079%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 14.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.413     4.633    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.758 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[6]
                         net (fo=128, routed)         5.619    12.378    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/weightsReg_reg[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.312    12.690 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/yReg_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.350    13.039    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/weightsReg_reg_1[1]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.253    13.292 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_30/yReg[7]_i_3__126/O
                         net (fo=1, routed)           0.000    13.292    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/restartReg_reg_27[1]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.624 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/yReg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.624    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/yReg_reg[7]_i_1_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.805 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/yReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.805    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/O[0]
    SLICE_X5Y74          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.298    14.358    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/CLK
    SLICE_X5Y74          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/yReg_reg[8]/C
                         clock pessimism              0.160    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X5Y74          FDRE (Setup_fdre_C_D)        0.059    14.542    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_31/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_26/xReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/xReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.802%)  route 0.259ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.557     1.500    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_26/CLK
    SLICE_X42Y61         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_26/xReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_26/xReg_reg[2]/Q
                         net (fo=4, routed)           0.259     1.923    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/ProcessingUnit_26_io_xOut_273[2]
    SLICE_X32Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/xReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.822     2.011    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/CLK
    SLICE_X32Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/xReg_reg[2]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.066     1.827    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_1/ProcessingUnit_27/xReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/BitToWord/R13_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.304ns (38.939%)  route 0.477ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.253     4.313    PacmanWrapper_inst/Pacman_inst/net/GearBox/BitToWord/CLK
    SLICE_X49Y21         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/GearBox/BitToWord/R13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.304     4.617 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/BitToWord/R13_reg/Q
                         net (fo=2, routed)           0.477     5.093    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DIADI[6]
    RAMB18_X1Y8          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.397     4.617    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/CLK
    RAMB18_X1Y8          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKARDCLK
                         clock pessimism             -0.244     4.373    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.622     4.995    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/xReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/xReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.980%)  route 0.268ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.563     1.506    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/CLK
    SLICE_X52Y51         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/xReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_5/xReg_reg[15]/Q
                         net (fo=3, routed)           0.268     1.938    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/ProcessingUnit_5_io_xOut_316[15]
    SLICE_X52Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/xReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.839     2.027    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/CLK
    SLICE_X52Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/xReg_reg[15]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.052     1.834    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_6/xReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/xReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/xReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.785%)  route 0.270ns (62.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.555     1.498    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/CLK
    SLICE_X38Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/xReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/xReg_reg[6]/Q
                         net (fo=3, routed)           0.270     1.932    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/ProcessingUnit_26_io_xOut[6]
    SLICE_X14Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/xReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.826     2.015    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/CLK
    SLICE_X14Y63         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/xReg_reg[6]/C
                         clock pessimism             -0.250     1.765    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.059     1.824    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_27/xReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_25/xReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/xReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.123%)  route 0.312ns (68.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.557     1.500    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_25/CLK
    SLICE_X37Y60         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_25/xReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_25/xReg_reg[4]/Q
                         net (fo=4, routed)           0.312     1.953    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/ProcessingUnit_25_io_xOut_336[4]
    SLICE_X34Y64         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/xReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.822     2.010    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/CLK
    SLICE_X34Y64         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/xReg_reg[4]/C
                         clock pessimism             -0.250     1.760    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.083     1.843    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_26/xReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_19/xReg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/xReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.598     1.541    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_19/CLK
    SLICE_X2Y47          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_19/xReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_19/xReg_reg[13]/Q
                         net (fo=4, routed)           0.273     1.979    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/ProcessingUnit_19_io_xOut_330[13]
    SLICE_X2Y53          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/xReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.861     2.050    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/CLK
    SLICE_X2Y53          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/xReg_reg[13]/C
                         clock pessimism             -0.245     1.805    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.063     1.868    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_20/xReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/writeAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.741%)  route 0.214ns (60.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.556     1.499    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/CLK
    SLICE_X48Y26         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/writeAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/writeAddr_reg[1]/Q
                         net (fo=6, routed)           0.214     1.854    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/Q[1]
    RAMB18_X1Y11         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.864     2.053    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/CLK
    RAMB18_X1Y11         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.554    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.737    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue_2/queue/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_6/xReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/xReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.568     1.511    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_6/CLK
    SLICE_X55Y44         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_6/xReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_6/xReg_reg[15]/Q
                         net (fo=3, routed)           0.055     1.707    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/ProcessingUnit_6_io_xOut[15]
    SLICE_X55Y44         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/xReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.839     2.027    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/CLK
    SLICE_X55Y44         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/xReg_reg[15]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X55Y44         FDRE (Hold_fdre_C_D)         0.076     1.587    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_7/xReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/xReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/xReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.562     1.505    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/CLK
    SLICE_X45Y14         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/xReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_12/xReg_reg[2]/Q
                         net (fo=4, routed)           0.055     1.701    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/ProcessingUnit_12_io_xOut[2]
    SLICE_X45Y14         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/xReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.831     2.019    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/CLK
    SLICE_X45Y14         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/xReg_reg[2]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.076     1.581    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain_2/ProcessingUnit_13/xReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.373%)  route 0.149ns (28.627%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.569     1.512    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/CLK
    SLICE_X12Y49         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[3]/Q
                         net (fo=2, routed)           0.148     1.824    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/T237[0]
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg[3]_i_2__21/O
                         net (fo=1, routed)           0.000     1.869    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg[3]_i_2__21_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.978 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[3]_i_1__21/CO[3]
                         net (fo=1, routed)           0.001     1.979    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[3]_i_1__21_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.032 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_11/yReg_reg[7]_i_1__21/O[0]
                         net (fo=1, routed)           0.000     2.032    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/restartReg_reg_0[0]
    SLICE_X12Y50         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.833     2.021    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/CLK
    SLICE_X12Y50         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_22/yReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y2   PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y2   PacmanWrapper_inst/Pacman_inst/net/Warp_2/memoryStreamer/MemoryUnit_6/weightsReg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y7   PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y7   PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_6/weightsReg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y6   PacmanWrapper_inst/Pacman_inst/net/GearBox_2/CircularPeekQueue/queue/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y6   PacmanWrapper_inst/Pacman_inst/net/GearBox_2/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y27  PacmanWrapper_inst/Pacman_inst/CircularPeekQueue/queue/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y27  PacmanWrapper_inst/Pacman_inst/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y24  PacmanWrapper_inst/Pacman_inst/CircularPeekQueue_1/queue/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y24  PacmanWrapper_inst/Pacman_inst/CircularPeekQueue_1/queue/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y19  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/xReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y19  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/xReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y19  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/xReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y19  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_13/xReg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_14/yReg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y30  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_2/xReg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_13/xReg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_14/xReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_14/xReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y33  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_2/ProcessingUnit_14/yReg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_12/yReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_12/yReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_12/yReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_12/yReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y2   PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_3/xReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y2   PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_3/xReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y1   PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_3/xReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y1   PacmanWrapper_inst/Pacman_inst/net/Warp_2/Chain/ProcessingUnit_3/xReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_4/yReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain_3/ProcessingUnit_4/yReg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.567ns (18.895%)  route 6.726ns (81.105%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 21.759 - 16.667 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.345     5.585    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     5.964 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/Q
                         net (fo=44, routed)          1.164     7.128    inputBridge_inst/usb_serial_inst/usb_control_inst/Q[1]
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.116     7.244 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4/O
                         net (fo=3, routed)           0.931     8.175    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.283     8.458 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_dataout[5]_i_9/O
                         net (fo=5, routed)           1.274     9.732    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[2]_6
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.105     9.837 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_dataout[4]_i_5/O
                         net (fo=3, routed)           0.663    10.500    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[0]
    SLICE_X61Y77         LUT5 (Prop_lut5_I4_O)        0.105    10.605 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_3/O
                         net (fo=2, routed)           0.555    11.160    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.105    11.265 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1/O
                         net (fo=5, routed)           0.848    12.114    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.105    12.219 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_2/O
                         net (fo=2, routed)           0.386    12.605    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1_n_0
    SLICE_X64Y77         LUT2 (Prop_lut2_I1_O)        0.105    12.710 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3/O
                         net (fo=1, routed)           0.904    13.614    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3_n_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I2_O)        0.264    13.878 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1/O
                         net (fo=1, routed)           0.000    13.878    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.304    21.759    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/C
                         clock pessimism              0.518    22.277    
                         clock uncertainty           -0.035    22.241    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.072    22.313    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.192ns (14.967%)  route 6.772ns (85.033%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 21.760 - 16.667 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.341     5.581    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.379     5.960 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          2.185     8.145    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_3
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.115     8.260 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_10/O
                         net (fo=1, routed)           0.544     8.804    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]_10
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.264     9.068 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_8/O
                         net (fo=13, routed)          1.482    10.550    inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf_reg[10]
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.105    10.655 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_dataout[5]_i_4/O
                         net (fo=2, routed)           0.935    11.590    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_1
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.105    11.695 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_7/O
                         net (fo=4, routed)           0.263    11.958    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_7_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.063 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_1/O
                         net (fo=4, routed)           0.859    12.922    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_1_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.119    13.041 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[1]_i_1/O
                         net (fo=1, routed)           0.504    13.545    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[1]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.305    21.760    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/C
                         clock pessimism              0.518    22.278    
                         clock uncertainty           -0.035    22.242    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)       -0.204    22.038    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         22.038    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 1.178ns (14.597%)  route 6.892ns (85.403%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 21.760 - 16.667 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.341     5.581    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.379     5.960 r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          2.185     8.145    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_3
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.115     8.260 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_10/O
                         net (fo=1, routed)           0.544     8.804    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]_10
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.264     9.068 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_8/O
                         net (fo=13, routed)          1.186    10.255    inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf_reg[10]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.105    10.360 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[9]_i_3/O
                         net (fo=1, routed)           0.916    11.275    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.105    11.380 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[9]_i_2/O
                         net (fo=7, routed)           1.188    12.568    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[9]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.105    12.673 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_6/O
                         net (fo=1, routed)           0.361    13.034    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_6_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.105    13.139 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_3/O
                         net (fo=1, routed)           0.512    13.651    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_3_n_0
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.305    21.760    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/C
                         clock pessimism              0.518    22.278    
                         clock uncertainty           -0.035    22.242    
    SLICE_X62Y77         FDSE (Setup_fdse_C_D)       -0.032    22.210    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 1.219ns (16.475%)  route 6.180ns (83.525%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 21.694 - 16.667 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350     5.590    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.379     5.969 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/Q
                         net (fo=17, routed)          1.474     7.443    inputBridge_inst/usb_serial_inst/usb_control_inst/s_addr_reg[4]_0[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.105     7.548 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8/O
                         net (fo=2, routed)           0.460     8.008    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.113 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8/O
                         net (fo=2, routed)           0.692     8.805    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I1_O)        0.105     8.910 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_2/O
                         net (fo=3, routed)           0.669     9.580    inputBridge_inst/usb_serial_inst/usb_control_inst/DI[0]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.105     9.685 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0/O
                         net (fo=1, routed)           0.618    10.302    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.407 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0/O
                         net (fo=2, routed)           0.492    10.899    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.105    11.004 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0/O
                         net (fo=2, routed)           0.719    11.724    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I2_O)        0.105    11.829 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3/O
                         net (fo=1, routed)           0.551    12.380    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.105    12.485 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0/O
                         net (fo=4, routed)           0.504    12.989    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0_n_0
    SLICE_X49Y79         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.239    21.694    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/C
                         clock pessimism              0.518    22.212    
                         clock uncertainty           -0.035    22.176    
    SLICE_X49Y79         FDRE (Setup_fdre_C_CE)      -0.168    22.008    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.008    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 1.219ns (16.475%)  route 6.180ns (83.525%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 21.694 - 16.667 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350     5.590    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.379     5.969 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/Q
                         net (fo=17, routed)          1.474     7.443    inputBridge_inst/usb_serial_inst/usb_control_inst/s_addr_reg[4]_0[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.105     7.548 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8/O
                         net (fo=2, routed)           0.460     8.008    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.113 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8/O
                         net (fo=2, routed)           0.692     8.805    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I1_O)        0.105     8.910 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_2/O
                         net (fo=3, routed)           0.669     9.580    inputBridge_inst/usb_serial_inst/usb_control_inst/DI[0]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.105     9.685 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0/O
                         net (fo=1, routed)           0.618    10.302    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.407 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0/O
                         net (fo=2, routed)           0.492    10.899    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.105    11.004 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0/O
                         net (fo=2, routed)           0.719    11.724    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I2_O)        0.105    11.829 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3/O
                         net (fo=1, routed)           0.551    12.380    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.105    12.485 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0/O
                         net (fo=4, routed)           0.504    12.989    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0_n_0
    SLICE_X49Y79         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.239    21.694    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/C
                         clock pessimism              0.518    22.212    
                         clock uncertainty           -0.035    22.176    
    SLICE_X49Y79         FDRE (Setup_fdre_C_CE)      -0.168    22.008    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.008    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 0.968ns (13.813%)  route 6.040ns (86.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 21.758 - 16.667 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.341     5.581    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.379     5.960 f  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          2.185     8.145    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_3
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.115     8.260 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_10/O
                         net (fo=1, routed)           0.544     8.804    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]_10
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.264     9.068 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_8/O
                         net (fo=13, routed)          1.285    10.353    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.105    10.458 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4/O
                         net (fo=5, routed)           0.838    11.297    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.105    11.402 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          1.187    12.589    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X64Y76         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.303    21.758    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X64Y76         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[14]/C
                         clock pessimism              0.518    22.276    
                         clock uncertainty           -0.035    22.240    
    SLICE_X64Y76         FDSE (Setup_fdse_C_S)       -0.423    21.817    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.219ns (17.013%)  route 5.946ns (82.987%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 21.692 - 16.667 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350     5.590    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.379     5.969 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/Q
                         net (fo=17, routed)          1.474     7.443    inputBridge_inst/usb_serial_inst/usb_control_inst/s_addr_reg[4]_0[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.105     7.548 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8/O
                         net (fo=2, routed)           0.460     8.008    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.113 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8/O
                         net (fo=2, routed)           0.692     8.805    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I1_O)        0.105     8.910 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_2/O
                         net (fo=3, routed)           0.669     9.580    inputBridge_inst/usb_serial_inst/usb_control_inst/DI[0]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.105     9.685 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0/O
                         net (fo=1, routed)           0.618    10.302    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.407 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0/O
                         net (fo=2, routed)           0.492    10.899    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.105    11.004 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0/O
                         net (fo=2, routed)           0.719    11.724    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I2_O)        0.105    11.829 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3/O
                         net (fo=1, routed)           0.551    12.380    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.105    12.485 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0/O
                         net (fo=4, routed)           0.270    12.755    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0_n_0
    SLICE_X48Y78         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.237    21.692    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/C
                         clock pessimism              0.518    22.210    
                         clock uncertainty           -0.035    22.174    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    22.006    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.219ns (17.013%)  route 5.946ns (82.987%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 21.692 - 16.667 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.350     5.590    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.379     5.969 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_ctlparam_reg[2]/Q
                         net (fo=17, routed)          1.474     7.443    inputBridge_inst/usb_serial_inst/usb_control_inst/s_addr_reg[4]_0[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.105     7.548 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8/O
                         net (fo=2, routed)           0.460     8.008    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[8]_i_8_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.113 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8/O
                         net (fo=2, routed)           0.692     8.805    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_8_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I1_O)        0.105     8.910 r  inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr[3]_i_2/O
                         net (fo=3, routed)           0.669     9.580    inputBridge_inst/usb_serial_inst/usb_control_inst/DI[0]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.105     9.685 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0/O
                         net (fo=1, routed)           0.618    10.302    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_6__0_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.407 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0/O
                         net (fo=2, routed)           0.492    10.899    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[1]_i_5__0_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.105    11.004 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0/O
                         net (fo=2, routed)           0.719    11.724    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_10__0_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I2_O)        0.105    11.829 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3/O
                         net (fo=1, routed)           0.551    12.380    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_3_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.105    12.485 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0/O
                         net (fo=4, routed)           0.270    12.755    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_1__0_n_0
    SLICE_X49Y78         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.237    21.692    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/C
                         clock pessimism              0.518    22.210    
                         clock uncertainty           -0.035    22.174    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.168    22.006    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.968ns (14.035%)  route 5.929ns (85.965%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 21.760 - 16.667 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.341     5.581    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.379     5.960 f  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          2.185     8.145    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_3
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.115     8.260 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_10/O
                         net (fo=1, routed)           0.544     8.804    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]_10
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.264     9.068 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_8/O
                         net (fo=13, routed)          1.285    10.353    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.105    10.458 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4/O
                         net (fo=5, routed)           0.838    11.297    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.105    11.402 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          1.076    12.478    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.305    21.760    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/C
                         clock pessimism              0.518    22.278    
                         clock uncertainty           -0.035    22.242    
    SLICE_X62Y77         FDSE (Setup_fdse_C_S)       -0.352    21.890    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         21.890    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  9.413    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.968ns (14.035%)  route 5.929ns (85.965%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 21.760 - 16.667 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.159    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.240 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.341     5.581    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.379     5.960 f  inputBridge_inst/usb_serial_inst/s_state_reg[2]/Q
                         net (fo=53, routed)          2.185     8.145    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_3
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.115     8.260 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_10/O
                         net (fo=1, routed)           0.544     8.804    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]_10
    SLICE_X55Y76         LUT6 (Prop_lut6_I3_O)        0.264     9.068 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_8/O
                         net (fo=13, routed)          1.285    10.353    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I2_O)        0.105    10.458 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4/O
                         net (fo=5, routed)           0.838    11.297    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_4_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.105    11.402 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          1.076    12.478    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    20.378    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.455 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.305    21.760    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y77         FDSE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[2]/C
                         clock pessimism              0.518    22.278    
                         clock uncertainty           -0.035    22.242    
    SLICE_X62Y77         FDSE (Setup_fdse_C_S)       -0.352    21.890    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         21.890    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  9.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMS32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMS32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[2]/Q
                         net (fo=21, routed)          0.223     2.660    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD2
    SLICE_X60Y70         RAMS32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMS32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.656     2.311    
    SLICE_X60Y70         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.565    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.419%)  route 0.244ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.128     2.424 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/Q
                         net (fo=23, routed)          0.244     2.668    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/ADDRD1
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.966    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.657     2.309    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.564    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.419%)  route 0.244ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.128     2.424 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[1]/Q
                         net (fo=23, routed)          0.244     2.668    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/ADDRD1
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.966    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.657     2.309    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.564    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ulpi_clk_pin
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ulpi_clk60 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB18_X2Y28   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X2Y28   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0  ulpi_clk60_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y70   PacmanWrapper_inst/AsyncFifo_inst/not_full_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y70   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y70   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y70   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y70   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y70   PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y70   PacmanWrapper_inst/AsyncFifo_inst/s2_rptr_gray_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y71   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y70   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.485ns  (logic 1.109ns (74.657%)  route 0.376ns (25.343%))
  Logic Levels:           0  
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.410    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.426 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/O
                         net (fo=1, routed)           0.376    23.802    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[6]
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[6]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)       -0.186    24.144    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[6]
  -------------------------------------------------------------------
                         required time                         24.144    
                         arrival time                         -23.802    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.375ns  (logic 1.107ns (80.503%)  route 0.268ns (19.497%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107    23.426 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.268    23.694    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.202    24.128    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]
  -------------------------------------------------------------------
                         required time                         24.128    
                         arrival time                         -23.694    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.367ns  (logic 1.100ns (80.494%)  route 0.267ns (19.506%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100    23.419 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.267    23.685    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.210    24.120    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]
  -------------------------------------------------------------------
                         required time                         24.120    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.377ns  (logic 1.109ns (80.561%)  route 0.268ns (19.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.428 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.268    23.695    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[0]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[0]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.186    24.144    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[0]
  -------------------------------------------------------------------
                         required time                         24.144    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.447ns  (logic 1.081ns (74.709%)  route 0.366ns (25.291%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.400 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.366    23.766    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[1]
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[1]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)       -0.059    24.271    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[1]
  -------------------------------------------------------------------
                         required time                         24.271    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.446ns  (logic 1.084ns (74.955%)  route 0.362ns (25.045%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    23.403 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.362    23.765    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.059    24.271    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]
  -------------------------------------------------------------------
                         required time                         24.271    
                         arrival time                         -23.765    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.429ns  (logic 1.081ns (75.628%)  route 0.348ns (24.372%))
  Logic Levels:           0  
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.410    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y71         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.398 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.348    23.746    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[7]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[7]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.072    24.258    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[7]
  -------------------------------------------------------------------
                         required time                         24.258    
                         arrival time                         -23.746    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.460ns  (logic 1.087ns (74.450%)  route 0.373ns (25.550%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087    23.406 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.373    23.779    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[3]
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.305    24.365    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/C
                         clock pessimism              0.000    24.365    
                         clock uncertainty           -0.035    24.330    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)       -0.039    24.291    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]
  -------------------------------------------------------------------
                         required time                         24.291    
                         arrival time                         -23.779    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.187ns  (logic 0.379ns (31.933%)  route 0.808ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 24.364 - 20.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 22.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.412    22.319    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.379    22.698 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.808    23.506    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[3]
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.304    24.364    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/C
                         clock pessimism              0.000    24.364    
                         clock uncertainty           -0.035    24.329    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)       -0.032    24.297    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         24.297    
                         arrival time                         -23.506    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.138ns  (logic 0.379ns (33.291%)  route 0.759ns (66.709%))
  Logic Levels:           0  
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.737    20.826    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.907 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.410    22.317    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379    22.696 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.759    23.455    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[2]
    SLICE_X62Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.303    24.363    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X62Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/C
                         clock pessimism              0.000    24.363    
                         clock uncertainty           -0.035    24.328    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.047    24.281    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         24.281    
                         arrival time                         -23.455    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.274%)  route 0.168ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.128     2.424 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.168     2.592    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[1]
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.017     2.090    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.948%)  route 0.163ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.584     2.298    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.128     2.426 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.163     2.589    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[0]
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.013     2.086    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 inputBridge_inst/wait_over_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led_reg_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.553%)  route 0.320ns (69.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.555     2.269    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  inputBridge_inst/wait_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     2.410 r  inputBridge_inst/wait_over_reg/Q
                         net (fo=3, routed)           0.320     2.730    ready
    SLICE_X58Y68         FDRE                                         r  led_reg_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.851     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  led_reg_reg[7]_inv/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.070     2.144    led_reg_reg[7]_inv
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.525%)  route 0.353ns (71.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/Q
                         net (fo=4, routed)           0.353     2.791    PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg__1[0]
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.849     2.037    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.071     2.143    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.386ns (71.988%)  route 0.150ns (28.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.683 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.150     2.833    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.066     2.139    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.388ns (71.187%)  route 0.157ns (28.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.685 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.157     2.842    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[3]
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X58Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.072     2.145    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.431%)  route 0.413ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.582     2.296    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.413     2.850    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[2]
    SLICE_X62Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X62Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.070     2.143    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.390ns (79.663%)  route 0.100ns (20.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.687 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.100     2.787    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.002     2.075    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.394ns (79.739%)  route 0.100ns (20.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y70         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.691 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.100     2.791    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.850     2.038    PacmanWrapper_inst/Pacman_inst/widthConverter/CLK
    SLICE_X59Y69         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.005     2.078    PacmanWrapper_inst/Pacman_inst/widthConverter/R10_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.485%)  route 0.435ns (75.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.430     1.688    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.714 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.583     2.297    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.435     2.873    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[3]
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.849     2.037    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.075     2.147    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.726    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -0.124ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.248ns  (logic 0.379ns (11.670%)  route 2.869ns (88.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.428 - 33.334 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 34.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.409    34.629    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.379    35.008 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/Q
                         net (fo=4, routed)           2.869    37.877    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]_0[0]
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    37.045    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.122 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.306    38.428    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000    38.428    
                         clock uncertainty           -0.035    38.392    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.044    38.348    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                         -37.877    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.104ns  (logic 0.379ns (12.210%)  route 2.725ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.428 - 33.334 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 34.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.409    34.629    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.379    35.008 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           2.725    37.733    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    37.045    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.122 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.306    38.428    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000    38.428    
                         clock uncertainty           -0.035    38.392    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.047    38.345    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         38.345    
                         arrival time                         -37.733    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.073ns  (logic 0.379ns (12.334%)  route 2.694ns (87.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 38.429 - 33.334 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 34.631 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.411    34.631    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.379    35.010 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           2.694    37.704    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    37.045    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.122 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.307    38.429    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000    38.429    
                         clock uncertainty           -0.035    38.393    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.073    38.320    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -37.704    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.922ns  (logic 0.379ns (12.969%)  route 2.543ns (87.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 38.429 - 33.334 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 34.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.409    34.629    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.379    35.008 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           2.543    37.551    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    37.045    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.122 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.307    38.429    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000    38.429    
                         clock uncertainty           -0.035    38.393    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.075    38.318    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -37.551    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.844ns  (logic 0.379ns (13.327%)  route 2.465ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 38.429 - 33.334 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 34.631 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        1.411    34.631    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.379    35.010 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           2.465    37.475    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.355    37.045    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.122 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.307    38.429    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000    38.429    
                         clock uncertainty           -0.035    38.393    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.073    38.320    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -37.475    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.141ns (9.672%)  route 1.317ns (90.328%))
  Logic Levels:           0  
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.582     1.525    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           1.317     2.983    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.852     2.969    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000     2.969    
                         clock uncertainty            0.035     3.004    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.047     3.051    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.141ns (9.538%)  route 1.337ns (90.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.581     1.524    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y71         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           1.337     3.003    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.852     2.969    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000     2.969    
                         clock uncertainty            0.035     3.004    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.046     3.050    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.141ns (9.290%)  route 1.377ns (90.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.582     1.525    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X63Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           1.377     3.043    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.852     2.969    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000     2.969    
                         clock uncertainty            0.035     3.004    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.047     3.051    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.141ns (9.001%)  route 1.426ns (90.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.581     1.524    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[4]/Q
                         net (fo=4, routed)           1.426     3.091    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]_0[0]
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.035     3.002    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.071     3.073    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.141ns (8.850%)  route 1.452ns (91.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=7004, routed)        0.581     1.524    PacmanWrapper_inst/AsyncFifo_inst/CLK
    SLICE_X59Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           1.452     3.117    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.087    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.116 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.850     2.967    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.035     3.002    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070     3.072    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.045    





