WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 3.99976 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500153 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500153 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 6985683 heartbeat IPC: 2.2294 cumulative IPC: 2.2294 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11512176 heartbeat IPC: 2.20922 cumulative IPC: 2.21926 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 16009055 heartbeat IPC: 2.22377 cumulative IPC: 2.22076 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20517397 heartbeat IPC: 2.21811 cumulative IPC: 2.2201 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 25017374 heartbeat IPC: 2.22224 cumulative IPC: 2.22053 (Simulation time: 0 hr 2 min 5 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 22517222 cumulative IPC: 2.22053 (Simulation time: 0 hr 2 min 5 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 22517222 (Simulation time: 0 hr 2 min 5 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.22053 instructions: 50000003 cycles: 22517222
CPU 0 Branch Prediction Accuracy: 94.3341% MPKI: 8.0992 Average ROB Occupancy at Mispredict: 52.1412
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.27594
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.82326
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      34576  HIT:      25332  MISS:       9244
LLC LOAD         ACCESS:      20141  HIT:      18505  MISS:       1636
LLC RFO          ACCESS:       7607  HIT:         33  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       6705  HIT:       6705  MISS:          0
LLC TRANSLATION  ACCESS:        123  HIT:         89  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.2859 cycles
cpu0_DTLB TOTAL       ACCESS:   10926952  HIT:   10910543  MISS:      16409
cpu0_DTLB LOAD         ACCESS:   10926952  HIT:   10910543  MISS:      16409
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.72796 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13655142  HIT:   13089392  MISS:     565750
cpu0_L1D LOAD         ACCESS:    8649027  HIT:    8220931  MISS:     428096
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5005975  HIT:    4868450  MISS:     137525
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:         11  MISS:        129
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.92933 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     324867  HIT:     296990  MISS:      27877
cpu0_L2C LOAD         ACCESS:     291511  HIT:     271370  MISS:      20141
cpu0_L2C RFO          ACCESS:      16687  HIT:       9080  MISS:       7607
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      16540  HIT:      16534  MISS:          6
cpu0_L2C TRANSLATION  ACCESS:        129  HIT:          6  MISS:        123
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 48.9404 cycles
cpu0_STLB TOTAL       ACCESS:      11013  HIT:      10873  MISS:        140
cpu0_STLB LOAD         ACCESS:      11013  HIT:      10873  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 275.286 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7767
  ROW_BUFFER_MISS:       1477
 AVG DBUS CONGESTED CYCLE:    3.59442
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
