Classic Timing Analyzer report for mux3-8
Fri Apr 26 16:07:12 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.985 ns   ; BY   ; Y0 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.985 ns       ; BY   ; Y0 ;
; N/A   ; None              ; 15.780 ns       ; BY   ; Y2 ;
; N/A   ; None              ; 15.727 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 15.649 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 15.594 ns       ; B7   ; Y7 ;
; N/A   ; None              ; 15.580 ns       ; BY   ; Y7 ;
; N/A   ; None              ; 15.362 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 15.237 ns       ; AY   ; Y7 ;
; N/A   ; None              ; 14.737 ns       ; AY   ; Y0 ;
; N/A   ; None              ; 14.636 ns       ; BY   ; Y1 ;
; N/A   ; None              ; 14.553 ns       ; C7   ; Y7 ;
; N/A   ; None              ; 14.522 ns       ; AY   ; Y2 ;
; N/A   ; None              ; 14.492 ns       ; CY   ; Y0 ;
; N/A   ; None              ; 14.444 ns       ; BY   ; Y4 ;
; N/A   ; None              ; 14.436 ns       ; CY   ; Y7 ;
; N/A   ; None              ; 14.431 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 14.429 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 14.282 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 14.270 ns       ; CY   ; Y2 ;
; N/A   ; None              ; 14.248 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 14.225 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 14.204 ns       ; B4   ; Y4 ;
; N/A   ; None              ; 14.105 ns       ; AY   ; Y4 ;
; N/A   ; None              ; 14.066 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 13.983 ns       ; BY   ; Y5 ;
; N/A   ; None              ; 13.937 ns       ; BY   ; Y6 ;
; N/A   ; None              ; 13.876 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 13.657 ns       ; B6   ; Y6 ;
; N/A   ; None              ; 13.588 ns       ; C4   ; Y4 ;
; N/A   ; None              ; 13.587 ns       ; AY   ; Y6 ;
; N/A   ; None              ; 13.558 ns       ; CY   ; Y4 ;
; N/A   ; None              ; 13.549 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 13.523 ns       ; AY   ; Y3 ;
; N/A   ; None              ; 13.376 ns       ; AY   ; Y1 ;
; N/A   ; None              ; 13.365 ns       ; B5   ; Y5 ;
; N/A   ; None              ; 13.344 ns       ; B1   ; Y1 ;
; N/A   ; None              ; 13.249 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 13.123 ns       ; CY   ; Y1 ;
; N/A   ; None              ; 13.066 ns       ; CY   ; Y6 ;
; N/A   ; None              ; 13.040 ns       ; CY   ; Y5 ;
; N/A   ; None              ; 12.790 ns       ; CY   ; Y3 ;
; N/A   ; None              ; 12.746 ns       ; AY   ; Y5 ;
; N/A   ; None              ; 10.363 ns       ; C0   ; Y0 ;
; N/A   ; None              ; 9.669 ns        ; C2   ; Y2 ;
; N/A   ; None              ; 8.774 ns        ; C6   ; Y6 ;
; N/A   ; None              ; 8.663 ns        ; C1   ; Y1 ;
; N/A   ; None              ; 8.488 ns        ; C5   ; Y5 ;
; N/A   ; None              ; 7.760 ns        ; C3   ; Y3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 26 16:07:12 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux3-8 -c mux3-8 --timing_analysis_only
Info: Longest tpd from source pin "BY" to destination pin "Y0" is 15.985 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_161; Fanout = 8; PIN Node = 'BY'
    Info: 2: + IC(7.200 ns) + CELL(0.624 ns) = 8.818 ns; Loc. = LCCOMB_X9_Y1_N28; Fanout = 1; COMB Node = 'inst38~6'
    Info: 3: + IC(0.357 ns) + CELL(0.624 ns) = 9.799 ns; Loc. = LCCOMB_X9_Y1_N22; Fanout = 1; COMB Node = 'inst38'
    Info: 4: + IC(3.080 ns) + CELL(3.106 ns) = 15.985 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'Y0'
    Info: Total cell delay = 5.348 ns ( 33.46 % )
    Info: Total interconnect delay = 10.637 ns ( 66.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri Apr 26 16:07:12 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


