 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:07:46 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U178/Y (AND2X1)                      2212697.500
                                                  2212697.500 r
  U179/Y (INVX1)                       709554.750 2922252.250 f
  U129/Y (AND2X1)                      2037094.750
                                                  4959347.000 f
  U130/Y (INVX1)                       -1343422.500
                                                  3615924.500 r
  U136/Y (AND2X1)                      2199116.500
                                                  5815041.000 r
  U137/Y (INVX1)                       707793.500 6522834.500 f
  U190/Y (NAND2X1)                     1291594.500
                                                  7814429.000 r
  U172/Y (XNOR2X1)                     6321475.000
                                                  14135904.000 r
  U173/Y (INVX1)                       775656.000 14911560.000 f
  U191/Y (OR2X1)                       2115260.000
                                                  17026820.000 f
  U71/Y (AND2X1)                       2048496.000
                                                  19075316.000 f
  U72/Y (INVX1)                        -1187578.000
                                                  17887738.000 r
  U67/Y (AND2X1)                       2199080.000
                                                  20086818.000 r
  U68/Y (INVX1)                        708254.000 20795072.000 f
  U222/Y (OR2X1)                       2115216.000
                                                  22910288.000 f
  U168/Y (AND2X1)                      2434372.000
                                                  25344660.000 f
  U169/Y (INVX1)                       -1327706.000
                                                  24016954.000 r
  U229/Y (OR2X1)                       1641268.000
                                                  25658222.000 r
  U97/Y (AND2X1)                       1875558.000
                                                  27533780.000 r
  U98/Y (INVX1)                        707706.000 28241486.000 f
  U36/Y (AND2X1)                       2458076.000
                                                  30699562.000 f
  U37/Y (INVX1)                        -1150598.000
                                                  29548964.000 r
  U231/Y (OR2X1)                       1651664.000
                                                  31200628.000 r
  U99/Y (AND2X1)                       2196852.000
                                                  33397480.000 r
  U100/Y (INVX1)                       708308.000 34105788.000 f
  U232/Y (NAND2X1)                     918864.000 35024652.000 r
  U69/Y (AND2X1)                       2174588.000
                                                  37199240.000 r
  U70/Y (INVX1)                        716000.000 37915240.000 f
  U75/Y (AND2X1)                       2458032.000
                                                  40373272.000 f
  U76/Y (INVX1)                        -1187512.000
                                                  39185760.000 r
  U180/Y (OR2X1)                       1777744.000
                                                  40963504.000 r
  U181/Y (INVX1)                       712600.000 41676104.000 f
  U234/Y (NOR2X1)                      1157552.000
                                                  42833656.000 r
  U95/Y (AND2X1)                       2183844.000
                                                  45017500.000 r
  U96/Y (INVX1)                        712544.000 45730044.000 f
  U103/Y (AND2X1)                      2034872.000
                                                  47764916.000 f
  U104/Y (INVX1)                       -1291628.000
                                                  46473288.000 r
  U160/Y (AND2X1)                      2202020.000
                                                  48675308.000 r
  U161/Y (INVX1)                       712240.000 49387548.000 f
  U238/Y (NAND2X1)                     918856.000 50306404.000 r
  U91/Y (AND2X1)                       1819196.000
                                                  52125600.000 r
  U92/Y (INVX1)                        713312.000 52838912.000 f
  U105/Y (AND2X1)                      2458080.000
                                                  55296992.000 f
  U106/Y (INVX1)                       -1187276.000
                                                  54109716.000 r
  U244/Y (AND2X1)                      1318784.000
                                                  55428500.000 r
  out[0] (out)                            0.000   55428500.000 r
  data arrival time                               55428500.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -55428500.000
  -----------------------------------------------------------
  slack (MET)                                     144571504.000


1
