
Designed an AXI4-Lite masterâ€“slave RTL interface implementing address, data, and response handshakes with protocol-accurate FSM sequencing and transaction control.
