





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-159707.html">
    <link rel="next" href="x86-161868.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-159707.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-161868.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">UD2             Undefined Instruction                Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">UD2</span>                                                  CPU: PPro+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   Generate invalid opcode exception</span><br /><span class="line"></span><br /><span class="line">    Generates an invalid opcode. This instruction is provided for</span><br /><span class="line">    software testing to explicitly generate an invalid opcode. The</span><br /><span class="line">    opcode for this instruction is reserved for this purpose.</span><br /><span class="line"></span><br /><span class="line">    Other than raising the invalid opcode exception, this instruction is</span><br /><span class="line">    the same as the NOP instruction.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    Exceptions (All Operating Modes)</span><br /><span class="line">    #UD Instruction is guaranteed to raise an invalid opcode exception</span><br /><span class="line">    in all operating modes).</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 0B       UD2</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    -           2       -       -       -       -       -       -</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-101366.html">NOP</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

