[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/AxiInterconnect/slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/arbiter.v:34:1: Compile module "work@arbiter".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:34:1: Compile module "work@axi_interconnect".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect_wrapper.v:23:1: Compile module "work@axi_interconnect_wrapper".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:34:1: Compile module "work@priority_encoder".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:229:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:231:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:229:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:231:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:229:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:231:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:229:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:231:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk2[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:237:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:239:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:237:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:239:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:237:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:239:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:237:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:239:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk3[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:249:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk4[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:251:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk4[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:249:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk4[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:249:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk4[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:249:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk4[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:264:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[1].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[2].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[0].genblk1[3].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:264:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[2].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[1].genblk1[3].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:264:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:265:57: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[2].genblk1[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:267:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[2].genblk1[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:269:21: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[2].genblk1[3].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:264:51: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk5[3]".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:34:1: Compile module "work@priority_encoder".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_in[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:72:40: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[1].loop_compress[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[1].loop_compress[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[1].loop_compress[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[1].loop_compress[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:72:40: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[2].loop_compress[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_inst.loop_levels[2].loop_compress[0].genblk1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:34:1: Compile module "work@priority_encoder".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[2].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:60:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:64:13: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_in[3].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:72:40: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[1].loop_compress[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[1].loop_compress[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[1].loop_compress[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[1].loop_compress[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:72:40: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:73:48: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[2].loop_compress[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/priority_encoder.v:77:17: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.arb_inst.priority_encoder_masked.loop_levels[2].loop_compress[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:508:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk6[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:508:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk6[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:508:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk6[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:508:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk6[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:516:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk7[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:516:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk7[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:516:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk7[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:516:37: Compile generate block "work@axi_interconnect_wrapper.axi_interconnect.genblk7[3]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect_wrapper.v:23:1: Top level module "work@axi_interconnect_wrapper".

[ERR:EL0547] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:231:13: Elaboration error "Error: address width out of range (instance %m)".

[ERR:EL0547] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:259:13: Elaboration error "Error: address range not aligned (instance %m)".

[ERR:EL0547] ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect.v:284:21: Elaboration error "Error: address ranges overlap (instance %m)".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 8
array_net                                              4
assign_stmt                                           12
assignment                                           269
begin                                                 98
bit_select                                           115
case_item                                              8
case_stmt                                              1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            8135
cont_assign                                          685
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          8
for_stmt                                               3
func_call                                              2
function                                              10
gen_for                                                4
gen_if                                                 4
gen_region                                             3
gen_scope                                            160
gen_scope_array                                      160
if_else                                               30
if_stmt                                               12
indexed_part_select                                  154
int_typespec                                         237
int_var                                                4
integer_typespec                                       4
integer_var                                            3
io_decl                                               12
logic_net                                           2089
logic_typespec                                      2519
logic_var                                              7
module_inst                                           17
operation                                           2306
package                                                2
param_assign                                         120
parameter                                            168
part_select                                           36
port                                                1013
range                                               2271
ref_module                                             4
ref_obj                                             3804
ref_var                                                7
sys_func_call                                          9
sys_task_call                                         47
task                                                   9
unsupported_typespec                                   4
var_select                                            52
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                16
array_net                                              4
assign_stmt                                           15
assignment                                           534
begin                                                185
bit_select                                           232
case_item                                             16
case_stmt                                              2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            8139
cont_assign                                         1280
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
event_control                                         16
for_stmt                                               6
func_call                                              2
function                                              20
gen_for                                                4
gen_if                                                 4
gen_region                                             3
gen_scope                                            237
gen_scope_array                                      237
if_else                                               60
if_stmt                                               24
indexed_part_select                                  218
int_typespec                                         237
int_var                                                4
integer_typespec                                       4
integer_var                                            5
io_decl                                               24
logic_net                                           2089
logic_typespec                                      2519
logic_var                                             15
module_inst                                           17
operation                                           3007
package                                                2
param_assign                                         120
parameter                                            168
part_select                                           70
port                                                1470
range                                               2271
ref_module                                             4
ref_obj                                             6385
ref_var                                               10
sys_func_call                                          9
sys_task_call                                         93
task                                                  18
unsupported_typespec                                   4
var_select                                           104
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AxiInterconnect/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/third_party/tests/AxiInterconnect/axi_interconnect_wrapper.v | ${SURELOG_DIR}/build/regression/AxiInterconnect/roundtrip/axi_interconnect_wrapper_000.v | 817 | 1216 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/AxiInterconnect/builtin.sv                 | ${SURELOG_DIR}/build/regression/AxiInterconnect/roundtrip/builtin_000.sv                 | 0 | 0 |