INFO: [v++ 60-1548] Creating build summary session with primary output /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/VitisDataflowDirective.hlscompile_summary, at Thu Jan  4 13:43:06 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective -config /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg -cmdlineconfig /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tls' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.2.0-39-generic) on Thu Jan 04 13:43:08 WET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/tls/Dev/Experiments/VitisDataflowDirective'
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective 
INFO: [HLS 200-1510] Running: open_project /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=dataflow_scenarios.c' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top_function' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-1-e' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-1-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 249.383 MB.
INFO: [HLS 200-10] Analyzing design file '/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.55 seconds; current allocated memory: 251.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_4_1> at /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4:21 
INFO: [HLS 214-115] Multiple burst reads of length 62500 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.18 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.38 seconds; current allocated memory: 253.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:9: in function 'f2': warning: out of bound array access on variable 'B'.
WARNING: [SYNCHK 200-77] The top function 'top_function' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:15) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.727 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'top_function' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:15), detected/extracted 2 process function(s): 
	 'f1.1'
	 'f2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.395 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 275.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
WARNING: [SYN 201-103] Legalizing function name 'f1.1' to 'f1_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_4_1'
WARNING: [HLS 200-871] Estimated clock period (7.341 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'f1_1' consists of the following:
	'store' operation 0 bit ('shiftreg_write_ln0') of constant 0 on local variable 'shiftreg' [9]  (0.489 ns)
	'load' operation 480 bit ('shiftreg_load', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4) on local variable 'shiftreg' [26]  (0.000 ns)
	multiplexor before 'phi' operation 512 bit ('empty_18', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) with incoming values : ('zext_ln4', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4) ('gmem_addr_read', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) [39]  (0.489 ns)
	'phi' operation 512 bit ('empty_18', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) with incoming values : ('zext_ln4', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4) ('gmem_addr_read', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) [39]  (0.000 ns)
	'mul' operation 31 bit ('mul_ln5', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) [42]  (3.820 ns)
	'add' operation 31 bit ('add_ln5', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) [43]  (1.191 ns)
	'store' operation 0 bit ('B_addr_write_ln5', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) of variable 'add_ln5', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5 on array 'B' [45]  (1.352 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 277.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 277.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 277.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'f1_1' pipeline 'VITIS_LOOP_4_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process f1.1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [RTMG 210-278] Implementing memory 'top_function_B_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 281.441 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 284.637 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 289.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.11 seconds. CPU system time: 1.14 seconds. Elapsed time: 8.82 seconds; current allocated memory: 40.586 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 4.37 seconds. Total CPU system time: 1.41 seconds. Total elapsed time: 10.2 seconds; peak allocated memory: 289.969 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan  4 13:43:17 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 13s
