<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll" module="pll" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2023 04 06 13:31:07.531" version="5.8" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="pll.lpc" type="lpc" modified="2023 04 06 13:31:04.824"/>
		<File name="pll.vhd" type="top_level_vhdl" modified="2023 04 06 13:31:04.934"/>
		<File name="pll_tmpl.vhd" type="template_vhdl" modified="2023 04 06 13:31:04.934"/>
  </Package>
</DiamondModule>
