Analysis & Synthesis report for MIPS
Fri Sep 01 18:44:13 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_vfr1:auto_generated
 14. Parameter Settings for User Entity Instance: regmem:regmem
 15. Parameter Settings for Inferred Entity Instance: regmem:regmem|altsyncram:regMemory_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "ulaCore:ula"
 18. Port Connectivity Checks: "ulaIn1Mux:ulaIn1"
 19. Port Connectivity Checks: "dual_out_sign_extend:sign_extend"
 20. Port Connectivity Checks: "control:control"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Sep 01 18:44:13 2023       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; MIPS                                        ;
; Top-level Entity Name           ; MIPS                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MIPS               ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; MIPS.v                           ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/MIPS.v                                       ;         ;
; ula.v                            ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/ula.v                                        ;         ;
; control.v                        ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/control.v                                    ;         ;
; dual_sign_extend.v               ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v                           ;         ;
; regMem.v                         ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/regMem.v                                     ;         ;
; dataMem.v                        ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/dataMem.v                                    ;         ;
; memToRegMux.v                    ; yes             ; User Verilog HDL File        ; D:/GitHub/Arquitetura-projeto-2/memToRegMux.v                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vfr1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/GitHub/Arquitetura-projeto-2/db/altsyncram_vfr1.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimate of Logic utilization (ALMs needed) ; 440                    ;
;                                             ;                        ;
; Combinational ALUT usage for logic          ; 615                    ;
;     -- 7 input functions                    ; 8                      ;
;     -- 6 input functions                    ; 256                    ;
;     -- 5 input functions                    ; 131                    ;
;     -- 4 input functions                    ; 124                    ;
;     -- <=3 input functions                  ; 96                     ;
;                                             ;                        ;
; Dedicated logic registers                   ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 66                     ;
; Total MLAB memory bits                      ; 0                      ;
; Total block memory bits                     ; 1024                   ;
;                                             ;                        ;
; Total DSP Blocks                            ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; control:control|in2Mux ;
; Maximum fan-out                             ; 117                    ;
; Total fan-out                               ; 3558                   ;
; Average fan-out                             ; 4.57                   ;
+---------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS                                     ; 615 (1)             ; 0 (0)                     ; 1024              ; 0          ; 66   ; 0            ; |MIPS                                                                         ; MIPS            ; work         ;
;    |control:control|                      ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|control:control                                                         ; control         ; work         ;
;    |memToRegMux:memToRegMux|              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|memToRegMux:memToRegMux                                                 ; memToRegMux     ; work         ;
;    |regmem:regmem|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|regmem:regmem                                                           ; regmem          ; work         ;
;       |altsyncram:regMemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|regmem:regmem|altsyncram:regMemory_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_vfr1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_vfr1:auto_generated ; altsyncram_vfr1 ; work         ;
;    |ulaCore:ula|                          ; 485 (485)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ulaCore:ula                                                             ; ulaCore         ; work         ;
;    |ulaIn1Mux:ulaIn1|                     ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ulaIn1Mux:ulaIn1                                                        ; ulaIn1Mux       ; work         ;
;    |ulaIn2Mux:ulaIn2|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ulaIn2Mux:ulaIn2                                                        ; ulaIn2Mux       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_vfr1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; control:control|aluOp[0]                            ; control:control|WideOr16 ; yes                    ;
; control:control|aluOp[1]                            ; control:control|WideOr16 ; yes                    ;
; control:control|in2Mux                              ; control:control|WideOr16 ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[0]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[2]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[1]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[3]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[4]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[6]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[5]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[7]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[8]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[10]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[9]                    ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[11]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[12]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[14]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[13]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[15]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[16]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[18]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[17]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[19]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[20]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[22]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[21]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[23]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[24]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[26]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[25]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[27]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[28]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[30]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[29]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; ulaIn1Mux:ulaIn1|ulaIn1MuxOut[31]                   ; ulaIn1Mux:ulaIn1|Mux32   ; yes                    ;
; control:control|aluOp[2]                            ; control:control|WideOr16 ; yes                    ;
; control:control|aluOp[3]                            ; control:control|WideOr16 ; yes                    ;
; control:control|in1Mux[0]                           ; control:control|WideOr16 ; yes                    ;
; control:control|in1Mux[1]                           ; control:control|WideOr16 ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+----------------------------------+-------------------------------+------+
; Register Name                    ; Megafunction                  ; Type ;
+----------------------------------+-------------------------------+------+
; regmem:regmem|outputData1[0..31] ; regmem:regmem|regMemory_rtl_0 ; RAM  ;
; regmem:regmem|outputData2[0..31] ; regmem:regmem|regMemory_rtl_0 ; RAM  ;
+----------------------------------+-------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftLeft0     ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftLeft0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftLeft0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftLeft0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftLeft0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftRight1    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|ShiftRight0    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS|ulaIn1Mux:ulaIn1|Mux22     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MIPS|ulaIn1Mux:ulaIn1|Mux6      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |MIPS|control:control|Selector18 ;
; 19:1               ; 5 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux27          ;
; 22:1               ; 8 bits    ; 112 LEs       ; 104 LEs              ; 8 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux14          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux22          ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux19          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux29          ;
; 25:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux1           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |MIPS|ulaCore:ula|Mux6           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_vfr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regmem:regmem ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; MEM_WIDTH      ; 32    ; Signed Integer                    ;
; DATA_WIDTH     ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regmem:regmem|altsyncram:regMemory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_vfr1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; regmem:regmem|altsyncram:regMemory_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 32                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 32                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ulaCore:ula"                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OP   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "OP[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ulaIn1Mux:ulaIn1"                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ulaIn1Imm ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_out_sign_extend:sign_extend"                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; outImm[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:control"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; regDst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regWrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; branch   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 615                         ;
;     arith             ; 33                          ;
;         1 data inputs ; 1                           ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 5                           ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 574                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 97                          ;
;         5 data inputs ; 126                         ;
;         6 data inputs ; 256                         ;
; boundary_port         ; 66                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 6.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Sep 01 18:44:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (12019): Can't analyze file -- file ../quartus/ula.v is missing
Warning (12019): Can't analyze file -- file ../quartus/ram.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: MIPS File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file ula.v
    Info (12023): Found entity 1: ulaCore File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 1
    Info (12023): Found entity 2: ulaIn1Mux File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 38
    Info (12023): Found entity 3: ulaIn2Mux File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 56
Info (12021): Found 0 design units, including 0 entities, in source file ram.v
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dual_sign_extend.v
    Info (12023): Found entity 1: dual_out_sign_extend File: D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v Line: 2
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file regmem.v
    Info (12023): Found entity 1: regmem File: D:/GitHub/Arquitetura-projeto-2/regMem.v Line: 2
    Info (12023): Found entity 2: regMemMux File: D:/GitHub/Arquitetura-projeto-2/regMem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: dataMem File: D:/GitHub/Arquitetura-projeto-2/dataMem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memtoregmux.v
    Info (12023): Found entity 1: memToRegMux File: D:/GitHub/Arquitetura-projeto-2/memToRegMux.v Line: 1
Warning (12019): Can't analyze file -- file mipsControl.v is missing
Warning (10236): Verilog HDL Implicit Net warning at MIPS.v(45): created implicit net for "regDst" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at MIPS.v(45): created implicit net for "regWrite" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 45
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS.v(23): object "rt" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at MIPS.v(24): object "rs" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at MIPS.v(27): object "rtMem" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at MIPS.v(28): object "rsMem" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at MIPS.v(29): object "rdMem" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 29
Info (12128): Elaborating entity "control" for hierarchy "control:control" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 45
Warning (10270): Verilog HDL Case Statement warning at control.v(15): incomplete case statement has no default case item File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "in1Mux", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "in2Mux", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "aluOp", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "regDst", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable "regWrite", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "regWrite" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "branch" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "regDst" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "aluOp[0]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "aluOp[1]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "aluOp[2]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "aluOp[3]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "in2Mux" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "in1Mux[0]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (10041): Inferred latch for "in1Mux[1]" at control.v(11) File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Info (12128): Elaborating entity "regMemMux" for hierarchy "regMemMux:regMemWriteMux" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 51
Info (12128): Elaborating entity "regmem" for hierarchy "regmem:regmem" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 52
Info (12128): Elaborating entity "dual_out_sign_extend" for hierarchy "dual_out_sign_extend:sign_extend" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 58
Info (12128): Elaborating entity "ulaIn1Mux" for hierarchy "ulaIn1Mux:ulaIn1" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 62
Warning (10270): Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable "ulaIn1MuxOut", which holds its previous value in one or more paths through the always construct File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[0]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[1]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[2]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[3]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[4]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[5]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[6]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[7]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[8]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[9]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[10]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[11]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[12]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[13]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[14]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[15]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[16]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[17]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[18]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[19]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[20]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[21]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[22]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[23]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[24]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[25]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[26]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[27]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[28]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[29]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[30]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (10041): Inferred latch for "ulaIn1MuxOut[31]" at ula.v(46) File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
Info (12128): Elaborating entity "ulaIn2Mux" for hierarchy "ulaIn2Mux:ulaIn2" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 66
Info (12128): Elaborating entity "ulaCore" for hierarchy "ulaCore:ula" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 69
Warning (10764): Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 18
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dataMem" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at dataMem.v(6): object "mainMemory" assigned a value but never read File: D:/GitHub/Arquitetura-projeto-2/dataMem.v Line: 6
Warning (10034): Output port "readData" at dataMem.v(5) has no driver File: D:/GitHub/Arquitetura-projeto-2/dataMem.v Line: 5
Info (12128): Elaborating entity "memToRegMux" for hierarchy "memToRegMux:memToRegMux" File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 76
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regmem:regmem|regMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (12130): Elaborated megafunction instantiation "regmem:regmem|altsyncram:regMemory_rtl_0"
Info (12133): Instantiated megafunction "regmem:regmem|altsyncram:regMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vfr1.tdf
    Info (12023): Found entity 1: altsyncram_vfr1 File: D:/GitHub/Arquitetura-projeto-2/db/altsyncram_vfr1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:control|aluOp[0] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[28] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch control:control|aluOp[1] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[28] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch control:control|in2Mux has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[26] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[0] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[2] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[1] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[3] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[4] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[6] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[5] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[7] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[8] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[10] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[9] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[11] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[12] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[14] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[13] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[15] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[0] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[16] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[18] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[17] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[19] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[20] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[22] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[21] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[23] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[24] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[26] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[25] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[27] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[28] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[30] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[29] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch ulaIn1Mux:ulaIn1|ulaIn1MuxOut[31] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/ula.v Line: 46
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:control|in1Mux[1] File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
Warning (13012): Latch control:control|aluOp[2] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[28] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch control:control|aluOp[3] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[29] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch control:control|in1Mux[0] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[30] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Warning (13012): Latch control:control|in1Mux[1] has unsafe behavior File: D:/GitHub/Arquitetura-projeto-2/control.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[28] File: D:/GitHub/Arquitetura-projeto-2/MIPS.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 713 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 615 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Fri Sep 01 18:44:13 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


