#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028f7d6f9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000028f7d95ee80_0 .net "PC", 31 0, L_0000028f7d9e7670;  1 drivers
v0000028f7d95f060_0 .net "cycles_consumed", 31 0, v0000028f7d95f1a0_0;  1 drivers
v0000028f7d95fa60_0 .var "input_clk", 0 0;
v0000028f7d960780_0 .var "rst", 0 0;
S_0000028f7d7096f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000028f7d6f9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000028f7d8a1130 .functor NOR 1, v0000028f7d95fa60_0, v0000028f7d94b750_0, C4<0>, C4<0>;
L_0000028f7d89fd10 .functor AND 1, v0000028f7d931ff0_0, v0000028f7d932d10_0, C4<1>, C4<1>;
L_0000028f7d8a09c0 .functor AND 1, L_0000028f7d89fd10, L_0000028f7d95ff60, C4<1>, C4<1>;
L_0000028f7d8a01e0 .functor AND 1, v0000028f7d920e10_0, v0000028f7d921090_0, C4<1>, C4<1>;
L_0000028f7d8a0a30 .functor AND 1, L_0000028f7d8a01e0, L_0000028f7d95f240, C4<1>, C4<1>;
L_0000028f7d8a0800 .functor AND 1, v0000028f7d94b570_0, v0000028f7d94af30_0, C4<1>, C4<1>;
L_0000028f7d8a05d0 .functor AND 1, L_0000028f7d8a0800, L_0000028f7d95fce0, C4<1>, C4<1>;
L_0000028f7d89fa00 .functor AND 1, v0000028f7d931ff0_0, v0000028f7d932d10_0, C4<1>, C4<1>;
L_0000028f7d8a0b80 .functor AND 1, L_0000028f7d89fa00, L_0000028f7d95fec0, C4<1>, C4<1>;
L_0000028f7d89fdf0 .functor AND 1, v0000028f7d920e10_0, v0000028f7d921090_0, C4<1>, C4<1>;
L_0000028f7d8a0bf0 .functor AND 1, L_0000028f7d89fdf0, L_0000028f7d9601e0, C4<1>, C4<1>;
L_0000028f7d8a0c60 .functor AND 1, v0000028f7d94b570_0, v0000028f7d94af30_0, C4<1>, C4<1>;
L_0000028f7d8a1520 .functor AND 1, L_0000028f7d8a0c60, L_0000028f7d9606e0, C4<1>, C4<1>;
L_0000028f7d9655a0 .functor NOT 1, L_0000028f7d8a1130, C4<0>, C4<0>, C4<0>;
L_0000028f7d9657d0 .functor NOT 1, L_0000028f7d8a1130, C4<0>, C4<0>, C4<0>;
L_0000028f7d9caf90 .functor NOT 1, L_0000028f7d8a1130, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cbd20 .functor NOT 1, L_0000028f7d8a1130, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cbcb0 .functor NOT 1, L_0000028f7d8a1130, C4<0>, C4<0>, C4<0>;
L_0000028f7d9e7670 .functor BUFZ 32, v0000028f7d951010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d949d10_0 .net "EX1_ALU_OPER1", 31 0, L_0000028f7d966020;  1 drivers
v0000028f7d94b6b0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028f7d9cab30;  1 drivers
v0000028f7d94bb10_0 .net "EX1_PC", 31 0, v0000028f7d933e90_0;  1 drivers
v0000028f7d94b7f0_0 .net "EX1_PFC", 31 0, v0000028f7d933b70_0;  1 drivers
v0000028f7d94bbb0_0 .net "EX1_PFC_to_IF", 31 0, L_0000028f7d95d080;  1 drivers
v0000028f7d949db0_0 .net "EX1_forward_to_B", 31 0, v0000028f7d933f30_0;  1 drivers
v0000028f7d949e50_0 .net "EX1_is_beq", 0 0, v0000028f7d9342f0_0;  1 drivers
v0000028f7d949f90_0 .net "EX1_is_bne", 0 0, v0000028f7d934390_0;  1 drivers
v0000028f7d94d0f0_0 .net "EX1_is_jal", 0 0, v0000028f7d933350_0;  1 drivers
v0000028f7d94cb50_0 .net "EX1_is_jr", 0 0, v0000028f7d933710_0;  1 drivers
v0000028f7d94ea90_0 .net "EX1_is_oper2_immed", 0 0, v0000028f7d9333f0_0;  1 drivers
v0000028f7d94e630_0 .net "EX1_memread", 0 0, v0000028f7d933c10_0;  1 drivers
v0000028f7d94e6d0_0 .net "EX1_memwrite", 0 0, v0000028f7d933490_0;  1 drivers
v0000028f7d94deb0_0 .net "EX1_opcode", 11 0, v0000028f7d933cb0_0;  1 drivers
v0000028f7d94d9b0_0 .net "EX1_predicted", 0 0, v0000028f7d934430_0;  1 drivers
v0000028f7d94c830_0 .net "EX1_rd_ind", 4 0, v0000028f7d9341b0_0;  1 drivers
v0000028f7d94e950_0 .net "EX1_rd_indzero", 0 0, v0000028f7d9337b0_0;  1 drivers
v0000028f7d94cf10_0 .net "EX1_regwrite", 0 0, v0000028f7d933fd0_0;  1 drivers
v0000028f7d94c6f0_0 .net "EX1_rs1", 31 0, v0000028f7d934070_0;  1 drivers
v0000028f7d94d4b0_0 .net "EX1_rs1_ind", 4 0, v0000028f7d933d50_0;  1 drivers
v0000028f7d94e4f0_0 .net "EX1_rs2", 31 0, v0000028f7d933850_0;  1 drivers
v0000028f7d94e450_0 .net "EX1_rs2_ind", 4 0, v0000028f7d934110_0;  1 drivers
v0000028f7d94df50_0 .net "EX1_rs2_out", 31 0, L_0000028f7d9c9f60;  1 drivers
v0000028f7d94e770_0 .net "EX2_ALU_OPER1", 31 0, v0000028f7d932e50_0;  1 drivers
v0000028f7d94e590_0 .net "EX2_ALU_OPER2", 31 0, v0000028f7d932c70_0;  1 drivers
v0000028f7d94cbf0_0 .net "EX2_ALU_OUT", 31 0, L_0000028f7d95e7a0;  1 drivers
v0000028f7d94ce70_0 .net "EX2_PC", 31 0, v0000028f7d931550_0;  1 drivers
v0000028f7d94cc90_0 .net "EX2_PFC_to_IF", 31 0, v0000028f7d931910_0;  1 drivers
v0000028f7d94cfb0_0 .net "EX2_forward_to_B", 31 0, v0000028f7d931eb0_0;  1 drivers
v0000028f7d94d5f0_0 .net "EX2_is_beq", 0 0, v0000028f7d9319b0_0;  1 drivers
v0000028f7d94e9f0_0 .net "EX2_is_bne", 0 0, v0000028f7d931c30_0;  1 drivers
v0000028f7d94de10_0 .net "EX2_is_jal", 0 0, v0000028f7d931a50_0;  1 drivers
v0000028f7d94cd30_0 .net "EX2_is_jr", 0 0, v0000028f7d932450_0;  1 drivers
v0000028f7d94d050_0 .net "EX2_is_oper2_immed", 0 0, v0000028f7d932310_0;  1 drivers
v0000028f7d94d190_0 .net "EX2_memread", 0 0, v0000028f7d932950_0;  1 drivers
v0000028f7d94da50_0 .net "EX2_memwrite", 0 0, v0000028f7d931af0_0;  1 drivers
v0000028f7d94e810_0 .net "EX2_opcode", 11 0, v0000028f7d932bd0_0;  1 drivers
v0000028f7d94daf0_0 .net "EX2_predicted", 0 0, v0000028f7d931b90_0;  1 drivers
v0000028f7d94e8b0_0 .net "EX2_rd_ind", 4 0, v0000028f7d931f50_0;  1 drivers
v0000028f7d94eb30_0 .net "EX2_rd_indzero", 0 0, v0000028f7d932d10_0;  1 drivers
v0000028f7d94e3b0_0 .net "EX2_regwrite", 0 0, v0000028f7d931ff0_0;  1 drivers
v0000028f7d94cdd0_0 .net "EX2_rs1", 31 0, v0000028f7d932090_0;  1 drivers
v0000028f7d94e090_0 .net "EX2_rs1_ind", 4 0, v0000028f7d932130_0;  1 drivers
v0000028f7d94c3d0_0 .net "EX2_rs2_ind", 4 0, v0000028f7d9321d0_0;  1 drivers
v0000028f7d94c470_0 .net "EX2_rs2_out", 31 0, v0000028f7d932270_0;  1 drivers
v0000028f7d94d690_0 .net "ID_INST", 31 0, v0000028f7d9373c0_0;  1 drivers
v0000028f7d94d230_0 .net "ID_PC", 31 0, v0000028f7d937460_0;  1 drivers
v0000028f7d94c510_0 .net "ID_PFC_to_EX", 31 0, L_0000028f7d961f40;  1 drivers
v0000028f7d94c5b0_0 .net "ID_PFC_to_IF", 31 0, L_0000028f7d962300;  1 drivers
v0000028f7d94c650_0 .net "ID_forward_to_B", 31 0, L_0000028f7d962260;  1 drivers
v0000028f7d94c790_0 .net "ID_is_beq", 0 0, L_0000028f7d962a80;  1 drivers
v0000028f7d94cab0_0 .net "ID_is_bne", 0 0, L_0000028f7d962b20;  1 drivers
v0000028f7d94c8d0_0 .net "ID_is_j", 0 0, L_0000028f7d963de0;  1 drivers
v0000028f7d94dcd0_0 .net "ID_is_jal", 0 0, L_0000028f7d963c00;  1 drivers
v0000028f7d94c970_0 .net "ID_is_jr", 0 0, L_0000028f7d963480;  1 drivers
v0000028f7d94dff0_0 .net "ID_is_oper2_immed", 0 0, L_0000028f7d9651b0;  1 drivers
v0000028f7d94ca10_0 .net "ID_memread", 0 0, L_0000028f7d963fc0;  1 drivers
v0000028f7d94d2d0_0 .net "ID_memwrite", 0 0, L_0000028f7d964060;  1 drivers
v0000028f7d94db90_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  1 drivers
v0000028f7d94e130_0 .net "ID_predicted", 0 0, v0000028f7d9384a0_0;  1 drivers
v0000028f7d94d370_0 .net "ID_rd_ind", 4 0, v0000028f7d94f990_0;  1 drivers
v0000028f7d94e1d0_0 .net "ID_regwrite", 0 0, L_0000028f7d963f20;  1 drivers
v0000028f7d94d410_0 .net "ID_rs1", 31 0, v0000028f7d93ce60_0;  1 drivers
v0000028f7d94e270_0 .net "ID_rs1_ind", 4 0, v0000028f7d94fcb0_0;  1 drivers
v0000028f7d94d550_0 .net "ID_rs2", 31 0, v0000028f7d93cf00_0;  1 drivers
v0000028f7d94d730_0 .net "ID_rs2_ind", 4 0, v0000028f7d94ff30_0;  1 drivers
v0000028f7d94d7d0_0 .net "IF_INST", 31 0, L_0000028f7d965b50;  1 drivers
v0000028f7d94d870_0 .net "IF_pc", 31 0, v0000028f7d951010_0;  1 drivers
v0000028f7d94d910_0 .net "MEM_ALU_OUT", 31 0, v0000028f7d921950_0;  1 drivers
v0000028f7d94dc30_0 .net "MEM_Data_mem_out", 31 0, v0000028f7d94ae90_0;  1 drivers
v0000028f7d94dd70_0 .net "MEM_memread", 0 0, v0000028f7d9232f0_0;  1 drivers
v0000028f7d94e310_0 .net "MEM_memwrite", 0 0, v0000028f7d921d10_0;  1 drivers
v0000028f7d960dc0_0 .net "MEM_opcode", 11 0, v0000028f7d922210_0;  1 drivers
v0000028f7d95f420_0 .net "MEM_rd_ind", 4 0, v0000028f7d920c30_0;  1 drivers
v0000028f7d95f4c0_0 .net "MEM_rd_indzero", 0 0, v0000028f7d921090_0;  1 drivers
v0000028f7d960500_0 .net "MEM_regwrite", 0 0, v0000028f7d920e10_0;  1 drivers
v0000028f7d95f9c0_0 .net "MEM_rs2", 31 0, v0000028f7d921270_0;  1 drivers
v0000028f7d95f560_0 .net "PC", 31 0, L_0000028f7d9e7670;  alias, 1 drivers
v0000028f7d960000_0 .net "STALL_ID1_FLUSH", 0 0, v0000028f7d9394e0_0;  1 drivers
v0000028f7d960280_0 .net "STALL_ID2_FLUSH", 0 0, v0000028f7d93a3e0_0;  1 drivers
v0000028f7d960d20_0 .net "STALL_IF_FLUSH", 0 0, v0000028f7d93c1e0_0;  1 drivers
v0000028f7d95f2e0_0 .net "WB_ALU_OUT", 31 0, v0000028f7d94b930_0;  1 drivers
v0000028f7d95fd80_0 .net "WB_Data_mem_out", 31 0, v0000028f7d94b430_0;  1 drivers
v0000028f7d960c80_0 .net "WB_memread", 0 0, v0000028f7d94c150_0;  1 drivers
v0000028f7d95ef20_0 .net "WB_rd_ind", 4 0, v0000028f7d94c290_0;  1 drivers
v0000028f7d95ea20_0 .net "WB_rd_indzero", 0 0, v0000028f7d94af30_0;  1 drivers
v0000028f7d960820_0 .net "WB_regwrite", 0 0, v0000028f7d94b570_0;  1 drivers
v0000028f7d95f600_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  1 drivers
v0000028f7d9610e0_0 .net *"_ivl_1", 0 0, L_0000028f7d89fd10;  1 drivers
v0000028f7d9608c0_0 .net *"_ivl_13", 0 0, L_0000028f7d8a0800;  1 drivers
v0000028f7d95ede0_0 .net *"_ivl_14", 0 0, L_0000028f7d95fce0;  1 drivers
v0000028f7d9603c0_0 .net *"_ivl_19", 0 0, L_0000028f7d89fa00;  1 drivers
v0000028f7d960320_0 .net *"_ivl_2", 0 0, L_0000028f7d95ff60;  1 drivers
v0000028f7d960960_0 .net *"_ivl_20", 0 0, L_0000028f7d95fec0;  1 drivers
v0000028f7d961040_0 .net *"_ivl_25", 0 0, L_0000028f7d89fdf0;  1 drivers
v0000028f7d960a00_0 .net *"_ivl_26", 0 0, L_0000028f7d9601e0;  1 drivers
v0000028f7d960e60_0 .net *"_ivl_31", 0 0, L_0000028f7d8a0c60;  1 drivers
v0000028f7d95f740_0 .net *"_ivl_32", 0 0, L_0000028f7d9606e0;  1 drivers
v0000028f7d960fa0_0 .net *"_ivl_40", 31 0, L_0000028f7d963e80;  1 drivers
L_0000028f7d980c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d95f100_0 .net *"_ivl_43", 26 0, L_0000028f7d980c58;  1 drivers
L_0000028f7d980ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d960460_0 .net/2u *"_ivl_44", 31 0, L_0000028f7d980ca0;  1 drivers
v0000028f7d95e980_0 .net *"_ivl_52", 31 0, L_0000028f7d9d53d0;  1 drivers
L_0000028f7d980d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d95f6a0_0 .net *"_ivl_55", 26 0, L_0000028f7d980d30;  1 drivers
L_0000028f7d980d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d9605a0_0 .net/2u *"_ivl_56", 31 0, L_0000028f7d980d78;  1 drivers
v0000028f7d9600a0_0 .net *"_ivl_7", 0 0, L_0000028f7d8a01e0;  1 drivers
v0000028f7d960be0_0 .net *"_ivl_8", 0 0, L_0000028f7d95f240;  1 drivers
v0000028f7d95efc0_0 .net "alu_selA", 1 0, L_0000028f7d95fe20;  1 drivers
v0000028f7d960aa0_0 .net "alu_selB", 1 0, L_0000028f7d962c60;  1 drivers
v0000028f7d95f380_0 .net "clk", 0 0, L_0000028f7d8a1130;  1 drivers
v0000028f7d95f1a0_0 .var "cycles_consumed", 31 0;
v0000028f7d95fc40_0 .net "exhaz", 0 0, L_0000028f7d8a0a30;  1 drivers
v0000028f7d960f00_0 .net "exhaz2", 0 0, L_0000028f7d8a0bf0;  1 drivers
v0000028f7d960140_0 .net "hlt", 0 0, v0000028f7d94b750_0;  1 drivers
v0000028f7d95fb00_0 .net "idhaz", 0 0, L_0000028f7d8a09c0;  1 drivers
v0000028f7d95fba0_0 .net "idhaz2", 0 0, L_0000028f7d8a0b80;  1 drivers
v0000028f7d95f7e0_0 .net "if_id_write", 0 0, v0000028f7d93b7e0_0;  1 drivers
v0000028f7d95f880_0 .net "input_clk", 0 0, v0000028f7d95fa60_0;  1 drivers
v0000028f7d95f920_0 .net "is_branch_and_taken", 0 0, L_0000028f7d965610;  1 drivers
v0000028f7d960b40_0 .net "memhaz", 0 0, L_0000028f7d8a05d0;  1 drivers
v0000028f7d95eac0_0 .net "memhaz2", 0 0, L_0000028f7d8a1520;  1 drivers
v0000028f7d95eb60_0 .net "pc_src", 2 0, L_0000028f7d961e00;  1 drivers
v0000028f7d95ec00_0 .net "pc_write", 0 0, v0000028f7d93b920_0;  1 drivers
v0000028f7d960640_0 .net "rst", 0 0, v0000028f7d960780_0;  1 drivers
v0000028f7d95eca0_0 .net "store_rs2_forward", 1 0, L_0000028f7d961ea0;  1 drivers
v0000028f7d95ed40_0 .net "wdata_to_reg_file", 31 0, L_0000028f7d9e6e90;  1 drivers
E_0000028f7d8a9040/0 .event negedge, v0000028f7d938400_0;
E_0000028f7d8a9040/1 .event posedge, v0000028f7d922350_0;
E_0000028f7d8a9040 .event/or E_0000028f7d8a9040/0, E_0000028f7d8a9040/1;
L_0000028f7d95ff60 .cmp/eq 5, v0000028f7d931f50_0, v0000028f7d933d50_0;
L_0000028f7d95f240 .cmp/eq 5, v0000028f7d920c30_0, v0000028f7d933d50_0;
L_0000028f7d95fce0 .cmp/eq 5, v0000028f7d94c290_0, v0000028f7d933d50_0;
L_0000028f7d95fec0 .cmp/eq 5, v0000028f7d931f50_0, v0000028f7d934110_0;
L_0000028f7d9601e0 .cmp/eq 5, v0000028f7d920c30_0, v0000028f7d934110_0;
L_0000028f7d9606e0 .cmp/eq 5, v0000028f7d94c290_0, v0000028f7d934110_0;
L_0000028f7d963e80 .concat [ 5 27 0 0], v0000028f7d94f990_0, L_0000028f7d980c58;
L_0000028f7d963980 .cmp/ne 32, L_0000028f7d963e80, L_0000028f7d980ca0;
L_0000028f7d9d53d0 .concat [ 5 27 0 0], v0000028f7d931f50_0, L_0000028f7d980d30;
L_0000028f7d9d5470 .cmp/ne 32, L_0000028f7d9d53d0, L_0000028f7d980d78;
S_0000028f7d8dbfb0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000028f7d89fe60 .functor NOT 1, L_0000028f7d8a0a30, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a06b0 .functor AND 1, L_0000028f7d8a05d0, L_0000028f7d89fe60, C4<1>, C4<1>;
L_0000028f7d8a1440 .functor OR 1, L_0000028f7d8a09c0, L_0000028f7d8a06b0, C4<0>, C4<0>;
L_0000028f7d8a0870 .functor OR 1, L_0000028f7d8a09c0, L_0000028f7d8a0a30, C4<0>, C4<0>;
v0000028f7d8c5f80_0 .net *"_ivl_12", 0 0, L_0000028f7d8a0870;  1 drivers
v0000028f7d8c6fc0_0 .net *"_ivl_2", 0 0, L_0000028f7d89fe60;  1 drivers
v0000028f7d8c7060_0 .net *"_ivl_5", 0 0, L_0000028f7d8a06b0;  1 drivers
v0000028f7d8c5c60_0 .net *"_ivl_7", 0 0, L_0000028f7d8a1440;  1 drivers
v0000028f7d8c6700_0 .net "alu_selA", 1 0, L_0000028f7d95fe20;  alias, 1 drivers
v0000028f7d8c76a0_0 .net "exhaz", 0 0, L_0000028f7d8a0a30;  alias, 1 drivers
v0000028f7d8c7740_0 .net "idhaz", 0 0, L_0000028f7d8a09c0;  alias, 1 drivers
v0000028f7d8c67a0_0 .net "memhaz", 0 0, L_0000028f7d8a05d0;  alias, 1 drivers
L_0000028f7d95fe20 .concat8 [ 1 1 0 0], L_0000028f7d8a1440, L_0000028f7d8a0870;
S_0000028f7d8dc140 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000028f7d89f990 .functor NOT 1, L_0000028f7d8a0bf0, C4<0>, C4<0>, C4<0>;
L_0000028f7d89ff40 .functor AND 1, L_0000028f7d8a1520, L_0000028f7d89f990, C4<1>, C4<1>;
L_0000028f7d8a0020 .functor OR 1, L_0000028f7d8a0b80, L_0000028f7d89ff40, C4<0>, C4<0>;
L_0000028f7d89fa70 .functor NOT 1, v0000028f7d9333f0_0, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a0090 .functor AND 1, L_0000028f7d8a0020, L_0000028f7d89fa70, C4<1>, C4<1>;
L_0000028f7d89fb50 .functor OR 1, L_0000028f7d8a0b80, L_0000028f7d8a0bf0, C4<0>, C4<0>;
L_0000028f7d8a0100 .functor NOT 1, v0000028f7d9333f0_0, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a1670 .functor AND 1, L_0000028f7d89fb50, L_0000028f7d8a0100, C4<1>, C4<1>;
v0000028f7d8c6de0_0 .net "EX1_is_oper2_immed", 0 0, v0000028f7d9333f0_0;  alias, 1 drivers
v0000028f7d8c6b60_0 .net *"_ivl_11", 0 0, L_0000028f7d8a0090;  1 drivers
v0000028f7d8c7100_0 .net *"_ivl_16", 0 0, L_0000028f7d89fb50;  1 drivers
v0000028f7d8c5d00_0 .net *"_ivl_17", 0 0, L_0000028f7d8a0100;  1 drivers
v0000028f7d8c6c00_0 .net *"_ivl_2", 0 0, L_0000028f7d89f990;  1 drivers
v0000028f7d8c6480_0 .net *"_ivl_20", 0 0, L_0000028f7d8a1670;  1 drivers
v0000028f7d8c5da0_0 .net *"_ivl_5", 0 0, L_0000028f7d89ff40;  1 drivers
v0000028f7d8c71a0_0 .net *"_ivl_7", 0 0, L_0000028f7d8a0020;  1 drivers
v0000028f7d8c72e0_0 .net *"_ivl_8", 0 0, L_0000028f7d89fa70;  1 drivers
v0000028f7d8c6520_0 .net "alu_selB", 1 0, L_0000028f7d962c60;  alias, 1 drivers
v0000028f7d8c7240_0 .net "exhaz", 0 0, L_0000028f7d8a0bf0;  alias, 1 drivers
v0000028f7d8c5e40_0 .net "idhaz", 0 0, L_0000028f7d8a0b80;  alias, 1 drivers
v0000028f7d8c7380_0 .net "memhaz", 0 0, L_0000028f7d8a1520;  alias, 1 drivers
L_0000028f7d962c60 .concat8 [ 1 1 0 0], L_0000028f7d8a0090, L_0000028f7d8a1670;
S_0000028f7d6c6040 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000028f7d8a1590 .functor NOT 1, L_0000028f7d8a0bf0, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a1830 .functor AND 1, L_0000028f7d8a1520, L_0000028f7d8a1590, C4<1>, C4<1>;
L_0000028f7d8a1750 .functor OR 1, L_0000028f7d8a0b80, L_0000028f7d8a1830, C4<0>, C4<0>;
L_0000028f7d8a1600 .functor OR 1, L_0000028f7d8a0b80, L_0000028f7d8a0bf0, C4<0>, C4<0>;
v0000028f7d8c74c0_0 .net *"_ivl_12", 0 0, L_0000028f7d8a1600;  1 drivers
v0000028f7d8c7560_0 .net *"_ivl_2", 0 0, L_0000028f7d8a1590;  1 drivers
v0000028f7d8c65c0_0 .net *"_ivl_5", 0 0, L_0000028f7d8a1830;  1 drivers
v0000028f7d8c77e0_0 .net *"_ivl_7", 0 0, L_0000028f7d8a1750;  1 drivers
v0000028f7d8c6660_0 .net "exhaz", 0 0, L_0000028f7d8a0bf0;  alias, 1 drivers
v0000028f7d8c5ee0_0 .net "idhaz", 0 0, L_0000028f7d8a0b80;  alias, 1 drivers
v0000028f7d845760_0 .net "memhaz", 0 0, L_0000028f7d8a1520;  alias, 1 drivers
v0000028f7d845d00_0 .net "store_rs2_forward", 1 0, L_0000028f7d961ea0;  alias, 1 drivers
L_0000028f7d961ea0 .concat8 [ 1 1 0 0], L_0000028f7d8a1750, L_0000028f7d8a1600;
S_0000028f7d6c61d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000028f7d8467a0_0 .net "EX_ALU_OUT", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d846480_0 .net "EX_memread", 0 0, v0000028f7d932950_0;  alias, 1 drivers
v0000028f7d82d590_0 .net "EX_memwrite", 0 0, v0000028f7d931af0_0;  alias, 1 drivers
v0000028f7d82d630_0 .net "EX_opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
v0000028f7d9228f0_0 .net "EX_rd_ind", 4 0, v0000028f7d931f50_0;  alias, 1 drivers
v0000028f7d921e50_0 .net "EX_rd_indzero", 0 0, L_0000028f7d9d5470;  1 drivers
v0000028f7d922cb0_0 .net "EX_regwrite", 0 0, v0000028f7d931ff0_0;  alias, 1 drivers
v0000028f7d922850_0 .net "EX_rs2_out", 31 0, v0000028f7d932270_0;  alias, 1 drivers
v0000028f7d921950_0 .var "MEM_ALU_OUT", 31 0;
v0000028f7d9232f0_0 .var "MEM_memread", 0 0;
v0000028f7d921d10_0 .var "MEM_memwrite", 0 0;
v0000028f7d922210_0 .var "MEM_opcode", 11 0;
v0000028f7d920c30_0 .var "MEM_rd_ind", 4 0;
v0000028f7d921090_0 .var "MEM_rd_indzero", 0 0;
v0000028f7d920e10_0 .var "MEM_regwrite", 0 0;
v0000028f7d921270_0 .var "MEM_rs2", 31 0;
v0000028f7d920eb0_0 .net "clk", 0 0, L_0000028f7d9cbd20;  1 drivers
v0000028f7d922350_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a9240 .event posedge, v0000028f7d922350_0, v0000028f7d920eb0_0;
S_0000028f7d6929c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000028f7d6d14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d6d1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d6d1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d6d1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d6d15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d6d15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d6d1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d6d1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d6d16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d6d16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d6d1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d6d1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d6d1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d6d17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d6d17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d6d1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d6d1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d6d1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d6d18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d6d1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d6d1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d6d1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d6d19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d6d19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d6d1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028f7d9cba10 .functor XOR 1, L_0000028f7d9cb9a0, v0000028f7d931b90_0, C4<0>, C4<0>;
L_0000028f7d9cbbd0 .functor NOT 1, L_0000028f7d9cba10, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cbc40 .functor OR 1, v0000028f7d960780_0, L_0000028f7d9cbbd0, C4<0>, C4<0>;
L_0000028f7d9cbd90 .functor NOT 1, L_0000028f7d9cbc40, C4<0>, C4<0>, C4<0>;
v0000028f7d924ec0_0 .net "ALU_OP", 3 0, v0000028f7d9258c0_0;  1 drivers
v0000028f7d928980_0 .net "BranchDecision", 0 0, L_0000028f7d9cb9a0;  1 drivers
v0000028f7d9274e0_0 .net "CF", 0 0, v0000028f7d926680_0;  1 drivers
v0000028f7d928a20_0 .net "EX_opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
v0000028f7d927580_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  alias, 1 drivers
v0000028f7d9288e0_0 .net "ZF", 0 0, L_0000028f7d9cb850;  1 drivers
L_0000028f7d980ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f7d927800_0 .net/2u *"_ivl_0", 31 0, L_0000028f7d980ce8;  1 drivers
v0000028f7d9282a0_0 .net *"_ivl_11", 0 0, L_0000028f7d9cbc40;  1 drivers
v0000028f7d9287a0_0 .net *"_ivl_2", 31 0, L_0000028f7d95d9e0;  1 drivers
v0000028f7d927620_0 .net *"_ivl_6", 0 0, L_0000028f7d9cba10;  1 drivers
v0000028f7d928ac0_0 .net *"_ivl_8", 0 0, L_0000028f7d9cbbd0;  1 drivers
v0000028f7d928480_0 .net "alu_out", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d927a80_0 .net "alu_outw", 31 0, v0000028f7d924f60_0;  1 drivers
v0000028f7d927b20_0 .net "is_beq", 0 0, v0000028f7d9319b0_0;  alias, 1 drivers
v0000028f7d9276c0_0 .net "is_bne", 0 0, v0000028f7d931c30_0;  alias, 1 drivers
v0000028f7d928700_0 .net "is_jal", 0 0, v0000028f7d931a50_0;  alias, 1 drivers
v0000028f7d928160_0 .net "oper1", 31 0, v0000028f7d932e50_0;  alias, 1 drivers
v0000028f7d928200_0 .net "oper2", 31 0, v0000028f7d932c70_0;  alias, 1 drivers
v0000028f7d928520_0 .net "pc", 31 0, v0000028f7d931550_0;  alias, 1 drivers
v0000028f7d927760_0 .net "predicted", 0 0, v0000028f7d931b90_0;  alias, 1 drivers
v0000028f7d927440_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
L_0000028f7d95d9e0 .arith/sum 32, v0000028f7d931550_0, L_0000028f7d980ce8;
L_0000028f7d95e7a0 .functor MUXZ 32, v0000028f7d924f60_0, L_0000028f7d95d9e0, v0000028f7d931a50_0, C4<>;
S_0000028f7d692b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000028f7d6929c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000028f7d9cb4d0 .functor AND 1, v0000028f7d9319b0_0, L_0000028f7d9cb460, C4<1>, C4<1>;
L_0000028f7d9cb540 .functor NOT 1, L_0000028f7d9cb460, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cb5b0 .functor AND 1, v0000028f7d931c30_0, L_0000028f7d9cb540, C4<1>, C4<1>;
L_0000028f7d9cb9a0 .functor OR 1, L_0000028f7d9cb4d0, L_0000028f7d9cb5b0, C4<0>, C4<0>;
v0000028f7d926540_0 .net "BranchDecision", 0 0, L_0000028f7d9cb9a0;  alias, 1 drivers
v0000028f7d9255a0_0 .net *"_ivl_2", 0 0, L_0000028f7d9cb540;  1 drivers
v0000028f7d926cc0_0 .net "is_beq", 0 0, v0000028f7d9319b0_0;  alias, 1 drivers
v0000028f7d926d60_0 .net "is_beq_taken", 0 0, L_0000028f7d9cb4d0;  1 drivers
v0000028f7d927120_0 .net "is_bne", 0 0, v0000028f7d931c30_0;  alias, 1 drivers
v0000028f7d925640_0 .net "is_bne_taken", 0 0, L_0000028f7d9cb5b0;  1 drivers
v0000028f7d926e00_0 .net "is_eq", 0 0, L_0000028f7d9cb460;  1 drivers
v0000028f7d925dc0_0 .net "oper1", 31 0, v0000028f7d932e50_0;  alias, 1 drivers
v0000028f7d9251e0_0 .net "oper2", 31 0, v0000028f7d932c70_0;  alias, 1 drivers
S_0000028f7d6e9b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000028f7d692b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000028f7d9ca0b0 .functor XOR 1, L_0000028f7d95e840, L_0000028f7d95d1c0, C4<0>, C4<0>;
L_0000028f7d9ca2e0 .functor XOR 1, L_0000028f7d95c180, L_0000028f7d95d440, C4<0>, C4<0>;
L_0000028f7d9cb8c0 .functor XOR 1, L_0000028f7d95d4e0, L_0000028f7d95d580, C4<0>, C4<0>;
L_0000028f7d9cacf0 .functor XOR 1, L_0000028f7d95c400, L_0000028f7d95d620, C4<0>, C4<0>;
L_0000028f7d9cb3f0 .functor XOR 1, L_0000028f7d95d6c0, L_0000028f7d95da80, C4<0>, C4<0>;
L_0000028f7d9cb150 .functor XOR 1, L_0000028f7d95db20, L_0000028f7d95c540, C4<0>, C4<0>;
L_0000028f7d9ca7b0 .functor XOR 1, L_0000028f7d9d24f0, L_0000028f7d9d1690, C4<0>, C4<0>;
L_0000028f7d9cb310 .functor XOR 1, L_0000028f7d9d2630, L_0000028f7d9d2a90, C4<0>, C4<0>;
L_0000028f7d9ca660 .functor XOR 1, L_0000028f7d9d2b30, L_0000028f7d9d0790, C4<0>, C4<0>;
L_0000028f7d9cac10 .functor XOR 1, L_0000028f7d9d1d70, L_0000028f7d9d2810, C4<0>, C4<0>;
L_0000028f7d9ca120 .functor XOR 1, L_0000028f7d9d2310, L_0000028f7d9d1e10, C4<0>, C4<0>;
L_0000028f7d9cb930 .functor XOR 1, L_0000028f7d9d2270, L_0000028f7d9d10f0, C4<0>, C4<0>;
L_0000028f7d9ca6d0 .functor XOR 1, L_0000028f7d9d0d30, L_0000028f7d9d2ef0, C4<0>, C4<0>;
L_0000028f7d9ca350 .functor XOR 1, L_0000028f7d9d23b0, L_0000028f7d9d1eb0, C4<0>, C4<0>;
L_0000028f7d9ca820 .functor XOR 1, L_0000028f7d9d2bd0, L_0000028f7d9d2c70, C4<0>, C4<0>;
L_0000028f7d9ca9e0 .functor XOR 1, L_0000028f7d9d0f10, L_0000028f7d9d1410, C4<0>, C4<0>;
L_0000028f7d9ca190 .functor XOR 1, L_0000028f7d9d19b0, L_0000028f7d9d14b0, C4<0>, C4<0>;
L_0000028f7d9ca580 .functor XOR 1, L_0000028f7d9d2d10, L_0000028f7d9d1730, C4<0>, C4<0>;
L_0000028f7d9cb2a0 .functor XOR 1, L_0000028f7d9d0c90, L_0000028f7d9d0e70, C4<0>, C4<0>;
L_0000028f7d9cb620 .functor XOR 1, L_0000028f7d9d1230, L_0000028f7d9d2db0, C4<0>, C4<0>;
L_0000028f7d9ca4a0 .functor XOR 1, L_0000028f7d9d28b0, L_0000028f7d9d1870, C4<0>, C4<0>;
L_0000028f7d9cb070 .functor XOR 1, L_0000028f7d9d1550, L_0000028f7d9d15f0, C4<0>, C4<0>;
L_0000028f7d9cb000 .functor XOR 1, L_0000028f7d9d1c30, L_0000028f7d9d1f50, C4<0>, C4<0>;
L_0000028f7d9cad60 .functor XOR 1, L_0000028f7d9d0fb0, L_0000028f7d9d21d0, C4<0>, C4<0>;
L_0000028f7d9cb770 .functor XOR 1, L_0000028f7d9d0830, L_0000028f7d9d2450, C4<0>, C4<0>;
L_0000028f7d9ca510 .functor XOR 1, L_0000028f7d9d08d0, L_0000028f7d9d17d0, C4<0>, C4<0>;
L_0000028f7d9cb7e0 .functor XOR 1, L_0000028f7d9d1910, L_0000028f7d9d2590, C4<0>, C4<0>;
L_0000028f7d9caac0 .functor XOR 1, L_0000028f7d9d1ff0, L_0000028f7d9d0bf0, C4<0>, C4<0>;
L_0000028f7d9caba0 .functor XOR 1, L_0000028f7d9d0970, L_0000028f7d9d1370, C4<0>, C4<0>;
L_0000028f7d9cae40 .functor XOR 1, L_0000028f7d9d2950, L_0000028f7d9d26d0, C4<0>, C4<0>;
L_0000028f7d9cb1c0 .functor XOR 1, L_0000028f7d9d1af0, L_0000028f7d9d2e50, C4<0>, C4<0>;
L_0000028f7d9cb380 .functor XOR 1, L_0000028f7d9d1050, L_0000028f7d9d1a50, C4<0>, C4<0>;
L_0000028f7d9cb460/0/0 .functor OR 1, L_0000028f7d9d0ab0, L_0000028f7d9d1b90, L_0000028f7d9d0a10, L_0000028f7d9d29f0;
L_0000028f7d9cb460/0/4 .functor OR 1, L_0000028f7d9d0b50, L_0000028f7d9d2090, L_0000028f7d9d2130, L_0000028f7d9d1190;
L_0000028f7d9cb460/0/8 .functor OR 1, L_0000028f7d9d12d0, L_0000028f7d9d1cd0, L_0000028f7d9d0dd0, L_0000028f7d9d33f0;
L_0000028f7d9cb460/0/12 .functor OR 1, L_0000028f7d9d41b0, L_0000028f7d9d3850, L_0000028f7d9d4cf0, L_0000028f7d9d3490;
L_0000028f7d9cb460/0/16 .functor OR 1, L_0000028f7d9d5510, L_0000028f7d9d4bb0, L_0000028f7d9d3d50, L_0000028f7d9d4c50;
L_0000028f7d9cb460/0/20 .functor OR 1, L_0000028f7d9d4e30, L_0000028f7d9d35d0, L_0000028f7d9d4f70, L_0000028f7d9d3990;
L_0000028f7d9cb460/0/24 .functor OR 1, L_0000028f7d9d5330, L_0000028f7d9d4250, L_0000028f7d9d5290, L_0000028f7d9d4610;
L_0000028f7d9cb460/0/28 .functor OR 1, L_0000028f7d9d4110, L_0000028f7d9d4430, L_0000028f7d9d5650, L_0000028f7d9d3c10;
L_0000028f7d9cb460/1/0 .functor OR 1, L_0000028f7d9cb460/0/0, L_0000028f7d9cb460/0/4, L_0000028f7d9cb460/0/8, L_0000028f7d9cb460/0/12;
L_0000028f7d9cb460/1/4 .functor OR 1, L_0000028f7d9cb460/0/16, L_0000028f7d9cb460/0/20, L_0000028f7d9cb460/0/24, L_0000028f7d9cb460/0/28;
L_0000028f7d9cb460 .functor NOR 1, L_0000028f7d9cb460/1/0, L_0000028f7d9cb460/1/4, C4<0>, C4<0>;
v0000028f7d921770_0 .net *"_ivl_0", 0 0, L_0000028f7d9ca0b0;  1 drivers
v0000028f7d922fd0_0 .net *"_ivl_101", 0 0, L_0000028f7d9d14b0;  1 drivers
v0000028f7d923070_0 .net *"_ivl_102", 0 0, L_0000028f7d9ca580;  1 drivers
v0000028f7d9219f0_0 .net *"_ivl_105", 0 0, L_0000028f7d9d2d10;  1 drivers
v0000028f7d922c10_0 .net *"_ivl_107", 0 0, L_0000028f7d9d1730;  1 drivers
v0000028f7d921a90_0 .net *"_ivl_108", 0 0, L_0000028f7d9cb2a0;  1 drivers
v0000028f7d9213b0_0 .net *"_ivl_11", 0 0, L_0000028f7d95d440;  1 drivers
v0000028f7d921450_0 .net *"_ivl_111", 0 0, L_0000028f7d9d0c90;  1 drivers
v0000028f7d921310_0 .net *"_ivl_113", 0 0, L_0000028f7d9d0e70;  1 drivers
v0000028f7d9220d0_0 .net *"_ivl_114", 0 0, L_0000028f7d9cb620;  1 drivers
v0000028f7d922030_0 .net *"_ivl_117", 0 0, L_0000028f7d9d1230;  1 drivers
v0000028f7d920f50_0 .net *"_ivl_119", 0 0, L_0000028f7d9d2db0;  1 drivers
v0000028f7d921630_0 .net *"_ivl_12", 0 0, L_0000028f7d9cb8c0;  1 drivers
v0000028f7d922490_0 .net *"_ivl_120", 0 0, L_0000028f7d9ca4a0;  1 drivers
v0000028f7d921f90_0 .net *"_ivl_123", 0 0, L_0000028f7d9d28b0;  1 drivers
v0000028f7d921ef0_0 .net *"_ivl_125", 0 0, L_0000028f7d9d1870;  1 drivers
v0000028f7d922170_0 .net *"_ivl_126", 0 0, L_0000028f7d9cb070;  1 drivers
v0000028f7d9222b0_0 .net *"_ivl_129", 0 0, L_0000028f7d9d1550;  1 drivers
v0000028f7d922990_0 .net *"_ivl_131", 0 0, L_0000028f7d9d15f0;  1 drivers
v0000028f7d921b30_0 .net *"_ivl_132", 0 0, L_0000028f7d9cb000;  1 drivers
v0000028f7d9214f0_0 .net *"_ivl_135", 0 0, L_0000028f7d9d1c30;  1 drivers
v0000028f7d9223f0_0 .net *"_ivl_137", 0 0, L_0000028f7d9d1f50;  1 drivers
v0000028f7d922710_0 .net *"_ivl_138", 0 0, L_0000028f7d9cad60;  1 drivers
v0000028f7d922530_0 .net *"_ivl_141", 0 0, L_0000028f7d9d0fb0;  1 drivers
v0000028f7d9225d0_0 .net *"_ivl_143", 0 0, L_0000028f7d9d21d0;  1 drivers
v0000028f7d921590_0 .net *"_ivl_144", 0 0, L_0000028f7d9cb770;  1 drivers
v0000028f7d920ff0_0 .net *"_ivl_147", 0 0, L_0000028f7d9d0830;  1 drivers
v0000028f7d922670_0 .net *"_ivl_149", 0 0, L_0000028f7d9d2450;  1 drivers
v0000028f7d920cd0_0 .net *"_ivl_15", 0 0, L_0000028f7d95d4e0;  1 drivers
v0000028f7d922d50_0 .net *"_ivl_150", 0 0, L_0000028f7d9ca510;  1 drivers
v0000028f7d9227b0_0 .net *"_ivl_153", 0 0, L_0000028f7d9d08d0;  1 drivers
v0000028f7d922a30_0 .net *"_ivl_155", 0 0, L_0000028f7d9d17d0;  1 drivers
v0000028f7d9216d0_0 .net *"_ivl_156", 0 0, L_0000028f7d9cb7e0;  1 drivers
v0000028f7d921bd0_0 .net *"_ivl_159", 0 0, L_0000028f7d9d1910;  1 drivers
v0000028f7d922e90_0 .net *"_ivl_161", 0 0, L_0000028f7d9d2590;  1 drivers
v0000028f7d922ad0_0 .net *"_ivl_162", 0 0, L_0000028f7d9caac0;  1 drivers
v0000028f7d922b70_0 .net *"_ivl_165", 0 0, L_0000028f7d9d1ff0;  1 drivers
v0000028f7d923390_0 .net *"_ivl_167", 0 0, L_0000028f7d9d0bf0;  1 drivers
v0000028f7d921c70_0 .net *"_ivl_168", 0 0, L_0000028f7d9caba0;  1 drivers
v0000028f7d922df0_0 .net *"_ivl_17", 0 0, L_0000028f7d95d580;  1 drivers
v0000028f7d922f30_0 .net *"_ivl_171", 0 0, L_0000028f7d9d0970;  1 drivers
v0000028f7d923110_0 .net *"_ivl_173", 0 0, L_0000028f7d9d1370;  1 drivers
v0000028f7d9231b0_0 .net *"_ivl_174", 0 0, L_0000028f7d9cae40;  1 drivers
v0000028f7d921810_0 .net *"_ivl_177", 0 0, L_0000028f7d9d2950;  1 drivers
v0000028f7d923250_0 .net *"_ivl_179", 0 0, L_0000028f7d9d26d0;  1 drivers
v0000028f7d920d70_0 .net *"_ivl_18", 0 0, L_0000028f7d9cacf0;  1 drivers
v0000028f7d921130_0 .net *"_ivl_180", 0 0, L_0000028f7d9cb1c0;  1 drivers
v0000028f7d9218b0_0 .net *"_ivl_183", 0 0, L_0000028f7d9d1af0;  1 drivers
v0000028f7d9211d0_0 .net *"_ivl_185", 0 0, L_0000028f7d9d2e50;  1 drivers
v0000028f7d9246f0_0 .net *"_ivl_186", 0 0, L_0000028f7d9cb380;  1 drivers
v0000028f7d924650_0 .net *"_ivl_190", 0 0, L_0000028f7d9d1050;  1 drivers
v0000028f7d924830_0 .net *"_ivl_192", 0 0, L_0000028f7d9d1a50;  1 drivers
v0000028f7d923f70_0 .net *"_ivl_194", 0 0, L_0000028f7d9d0ab0;  1 drivers
v0000028f7d924330_0 .net *"_ivl_196", 0 0, L_0000028f7d9d1b90;  1 drivers
v0000028f7d924ab0_0 .net *"_ivl_198", 0 0, L_0000028f7d9d0a10;  1 drivers
v0000028f7d923bb0_0 .net *"_ivl_200", 0 0, L_0000028f7d9d29f0;  1 drivers
v0000028f7d9243d0_0 .net *"_ivl_202", 0 0, L_0000028f7d9d0b50;  1 drivers
v0000028f7d924150_0 .net *"_ivl_204", 0 0, L_0000028f7d9d2090;  1 drivers
v0000028f7d924470_0 .net *"_ivl_206", 0 0, L_0000028f7d9d2130;  1 drivers
v0000028f7d924790_0 .net *"_ivl_208", 0 0, L_0000028f7d9d1190;  1 drivers
v0000028f7d9237f0_0 .net *"_ivl_21", 0 0, L_0000028f7d95c400;  1 drivers
v0000028f7d923ed0_0 .net *"_ivl_210", 0 0, L_0000028f7d9d12d0;  1 drivers
v0000028f7d924a10_0 .net *"_ivl_212", 0 0, L_0000028f7d9d1cd0;  1 drivers
v0000028f7d923e30_0 .net *"_ivl_214", 0 0, L_0000028f7d9d0dd0;  1 drivers
v0000028f7d9239d0_0 .net *"_ivl_216", 0 0, L_0000028f7d9d33f0;  1 drivers
v0000028f7d923b10_0 .net *"_ivl_218", 0 0, L_0000028f7d9d41b0;  1 drivers
v0000028f7d9248d0_0 .net *"_ivl_220", 0 0, L_0000028f7d9d3850;  1 drivers
v0000028f7d924970_0 .net *"_ivl_222", 0 0, L_0000028f7d9d4cf0;  1 drivers
v0000028f7d923890_0 .net *"_ivl_224", 0 0, L_0000028f7d9d3490;  1 drivers
v0000028f7d924290_0 .net *"_ivl_226", 0 0, L_0000028f7d9d5510;  1 drivers
v0000028f7d923930_0 .net *"_ivl_228", 0 0, L_0000028f7d9d4bb0;  1 drivers
v0000028f7d923570_0 .net *"_ivl_23", 0 0, L_0000028f7d95d620;  1 drivers
v0000028f7d923430_0 .net *"_ivl_230", 0 0, L_0000028f7d9d3d50;  1 drivers
v0000028f7d924510_0 .net *"_ivl_232", 0 0, L_0000028f7d9d4c50;  1 drivers
v0000028f7d923c50_0 .net *"_ivl_234", 0 0, L_0000028f7d9d4e30;  1 drivers
v0000028f7d923cf0_0 .net *"_ivl_236", 0 0, L_0000028f7d9d35d0;  1 drivers
v0000028f7d9245b0_0 .net *"_ivl_238", 0 0, L_0000028f7d9d4f70;  1 drivers
v0000028f7d9241f0_0 .net *"_ivl_24", 0 0, L_0000028f7d9cb3f0;  1 drivers
v0000028f7d9234d0_0 .net *"_ivl_240", 0 0, L_0000028f7d9d3990;  1 drivers
v0000028f7d923610_0 .net *"_ivl_242", 0 0, L_0000028f7d9d5330;  1 drivers
v0000028f7d9236b0_0 .net *"_ivl_244", 0 0, L_0000028f7d9d4250;  1 drivers
v0000028f7d924010_0 .net *"_ivl_246", 0 0, L_0000028f7d9d5290;  1 drivers
v0000028f7d923750_0 .net *"_ivl_248", 0 0, L_0000028f7d9d4610;  1 drivers
v0000028f7d923a70_0 .net *"_ivl_250", 0 0, L_0000028f7d9d4110;  1 drivers
v0000028f7d923d90_0 .net *"_ivl_252", 0 0, L_0000028f7d9d4430;  1 drivers
v0000028f7d9240b0_0 .net *"_ivl_254", 0 0, L_0000028f7d9d5650;  1 drivers
v0000028f7d845120_0 .net *"_ivl_256", 0 0, L_0000028f7d9d3c10;  1 drivers
v0000028f7d926040_0 .net *"_ivl_27", 0 0, L_0000028f7d95d6c0;  1 drivers
v0000028f7d926f40_0 .net *"_ivl_29", 0 0, L_0000028f7d95da80;  1 drivers
v0000028f7d925f00_0 .net *"_ivl_3", 0 0, L_0000028f7d95e840;  1 drivers
v0000028f7d9271c0_0 .net *"_ivl_30", 0 0, L_0000028f7d9cb150;  1 drivers
v0000028f7d925b40_0 .net *"_ivl_33", 0 0, L_0000028f7d95db20;  1 drivers
v0000028f7d925820_0 .net *"_ivl_35", 0 0, L_0000028f7d95c540;  1 drivers
v0000028f7d926fe0_0 .net *"_ivl_36", 0 0, L_0000028f7d9ca7b0;  1 drivers
v0000028f7d926ae0_0 .net *"_ivl_39", 0 0, L_0000028f7d9d24f0;  1 drivers
v0000028f7d925280_0 .net *"_ivl_41", 0 0, L_0000028f7d9d1690;  1 drivers
v0000028f7d927080_0 .net *"_ivl_42", 0 0, L_0000028f7d9cb310;  1 drivers
v0000028f7d925320_0 .net *"_ivl_45", 0 0, L_0000028f7d9d2630;  1 drivers
v0000028f7d925be0_0 .net *"_ivl_47", 0 0, L_0000028f7d9d2a90;  1 drivers
v0000028f7d925aa0_0 .net *"_ivl_48", 0 0, L_0000028f7d9ca660;  1 drivers
v0000028f7d925780_0 .net *"_ivl_5", 0 0, L_0000028f7d95d1c0;  1 drivers
v0000028f7d924ce0_0 .net *"_ivl_51", 0 0, L_0000028f7d9d2b30;  1 drivers
v0000028f7d9267c0_0 .net *"_ivl_53", 0 0, L_0000028f7d9d0790;  1 drivers
v0000028f7d925c80_0 .net *"_ivl_54", 0 0, L_0000028f7d9cac10;  1 drivers
v0000028f7d925960_0 .net *"_ivl_57", 0 0, L_0000028f7d9d1d70;  1 drivers
v0000028f7d926c20_0 .net *"_ivl_59", 0 0, L_0000028f7d9d2810;  1 drivers
v0000028f7d925000_0 .net *"_ivl_6", 0 0, L_0000028f7d9ca2e0;  1 drivers
v0000028f7d925460_0 .net *"_ivl_60", 0 0, L_0000028f7d9ca120;  1 drivers
v0000028f7d9250a0_0 .net *"_ivl_63", 0 0, L_0000028f7d9d2310;  1 drivers
v0000028f7d9260e0_0 .net *"_ivl_65", 0 0, L_0000028f7d9d1e10;  1 drivers
v0000028f7d9269a0_0 .net *"_ivl_66", 0 0, L_0000028f7d9cb930;  1 drivers
v0000028f7d926900_0 .net *"_ivl_69", 0 0, L_0000028f7d9d2270;  1 drivers
v0000028f7d926180_0 .net *"_ivl_71", 0 0, L_0000028f7d9d10f0;  1 drivers
v0000028f7d924c40_0 .net *"_ivl_72", 0 0, L_0000028f7d9ca6d0;  1 drivers
v0000028f7d925fa0_0 .net *"_ivl_75", 0 0, L_0000028f7d9d0d30;  1 drivers
v0000028f7d9273a0_0 .net *"_ivl_77", 0 0, L_0000028f7d9d2ef0;  1 drivers
v0000028f7d926860_0 .net *"_ivl_78", 0 0, L_0000028f7d9ca350;  1 drivers
v0000028f7d926220_0 .net *"_ivl_81", 0 0, L_0000028f7d9d23b0;  1 drivers
v0000028f7d926b80_0 .net *"_ivl_83", 0 0, L_0000028f7d9d1eb0;  1 drivers
v0000028f7d9262c0_0 .net *"_ivl_84", 0 0, L_0000028f7d9ca820;  1 drivers
v0000028f7d926a40_0 .net *"_ivl_87", 0 0, L_0000028f7d9d2bd0;  1 drivers
v0000028f7d925a00_0 .net *"_ivl_89", 0 0, L_0000028f7d9d2c70;  1 drivers
v0000028f7d9253c0_0 .net *"_ivl_9", 0 0, L_0000028f7d95c180;  1 drivers
v0000028f7d925d20_0 .net *"_ivl_90", 0 0, L_0000028f7d9ca9e0;  1 drivers
v0000028f7d926720_0 .net *"_ivl_93", 0 0, L_0000028f7d9d0f10;  1 drivers
v0000028f7d926360_0 .net *"_ivl_95", 0 0, L_0000028f7d9d1410;  1 drivers
v0000028f7d926400_0 .net *"_ivl_96", 0 0, L_0000028f7d9ca190;  1 drivers
v0000028f7d925500_0 .net *"_ivl_99", 0 0, L_0000028f7d9d19b0;  1 drivers
v0000028f7d924e20_0 .net "a", 31 0, v0000028f7d932e50_0;  alias, 1 drivers
v0000028f7d9264a0_0 .net "b", 31 0, v0000028f7d932c70_0;  alias, 1 drivers
v0000028f7d924d80_0 .net "out", 0 0, L_0000028f7d9cb460;  alias, 1 drivers
v0000028f7d925140_0 .net "temp", 31 0, L_0000028f7d9d2770;  1 drivers
L_0000028f7d95e840 .part v0000028f7d932e50_0, 0, 1;
L_0000028f7d95d1c0 .part v0000028f7d932c70_0, 0, 1;
L_0000028f7d95c180 .part v0000028f7d932e50_0, 1, 1;
L_0000028f7d95d440 .part v0000028f7d932c70_0, 1, 1;
L_0000028f7d95d4e0 .part v0000028f7d932e50_0, 2, 1;
L_0000028f7d95d580 .part v0000028f7d932c70_0, 2, 1;
L_0000028f7d95c400 .part v0000028f7d932e50_0, 3, 1;
L_0000028f7d95d620 .part v0000028f7d932c70_0, 3, 1;
L_0000028f7d95d6c0 .part v0000028f7d932e50_0, 4, 1;
L_0000028f7d95da80 .part v0000028f7d932c70_0, 4, 1;
L_0000028f7d95db20 .part v0000028f7d932e50_0, 5, 1;
L_0000028f7d95c540 .part v0000028f7d932c70_0, 5, 1;
L_0000028f7d9d24f0 .part v0000028f7d932e50_0, 6, 1;
L_0000028f7d9d1690 .part v0000028f7d932c70_0, 6, 1;
L_0000028f7d9d2630 .part v0000028f7d932e50_0, 7, 1;
L_0000028f7d9d2a90 .part v0000028f7d932c70_0, 7, 1;
L_0000028f7d9d2b30 .part v0000028f7d932e50_0, 8, 1;
L_0000028f7d9d0790 .part v0000028f7d932c70_0, 8, 1;
L_0000028f7d9d1d70 .part v0000028f7d932e50_0, 9, 1;
L_0000028f7d9d2810 .part v0000028f7d932c70_0, 9, 1;
L_0000028f7d9d2310 .part v0000028f7d932e50_0, 10, 1;
L_0000028f7d9d1e10 .part v0000028f7d932c70_0, 10, 1;
L_0000028f7d9d2270 .part v0000028f7d932e50_0, 11, 1;
L_0000028f7d9d10f0 .part v0000028f7d932c70_0, 11, 1;
L_0000028f7d9d0d30 .part v0000028f7d932e50_0, 12, 1;
L_0000028f7d9d2ef0 .part v0000028f7d932c70_0, 12, 1;
L_0000028f7d9d23b0 .part v0000028f7d932e50_0, 13, 1;
L_0000028f7d9d1eb0 .part v0000028f7d932c70_0, 13, 1;
L_0000028f7d9d2bd0 .part v0000028f7d932e50_0, 14, 1;
L_0000028f7d9d2c70 .part v0000028f7d932c70_0, 14, 1;
L_0000028f7d9d0f10 .part v0000028f7d932e50_0, 15, 1;
L_0000028f7d9d1410 .part v0000028f7d932c70_0, 15, 1;
L_0000028f7d9d19b0 .part v0000028f7d932e50_0, 16, 1;
L_0000028f7d9d14b0 .part v0000028f7d932c70_0, 16, 1;
L_0000028f7d9d2d10 .part v0000028f7d932e50_0, 17, 1;
L_0000028f7d9d1730 .part v0000028f7d932c70_0, 17, 1;
L_0000028f7d9d0c90 .part v0000028f7d932e50_0, 18, 1;
L_0000028f7d9d0e70 .part v0000028f7d932c70_0, 18, 1;
L_0000028f7d9d1230 .part v0000028f7d932e50_0, 19, 1;
L_0000028f7d9d2db0 .part v0000028f7d932c70_0, 19, 1;
L_0000028f7d9d28b0 .part v0000028f7d932e50_0, 20, 1;
L_0000028f7d9d1870 .part v0000028f7d932c70_0, 20, 1;
L_0000028f7d9d1550 .part v0000028f7d932e50_0, 21, 1;
L_0000028f7d9d15f0 .part v0000028f7d932c70_0, 21, 1;
L_0000028f7d9d1c30 .part v0000028f7d932e50_0, 22, 1;
L_0000028f7d9d1f50 .part v0000028f7d932c70_0, 22, 1;
L_0000028f7d9d0fb0 .part v0000028f7d932e50_0, 23, 1;
L_0000028f7d9d21d0 .part v0000028f7d932c70_0, 23, 1;
L_0000028f7d9d0830 .part v0000028f7d932e50_0, 24, 1;
L_0000028f7d9d2450 .part v0000028f7d932c70_0, 24, 1;
L_0000028f7d9d08d0 .part v0000028f7d932e50_0, 25, 1;
L_0000028f7d9d17d0 .part v0000028f7d932c70_0, 25, 1;
L_0000028f7d9d1910 .part v0000028f7d932e50_0, 26, 1;
L_0000028f7d9d2590 .part v0000028f7d932c70_0, 26, 1;
L_0000028f7d9d1ff0 .part v0000028f7d932e50_0, 27, 1;
L_0000028f7d9d0bf0 .part v0000028f7d932c70_0, 27, 1;
L_0000028f7d9d0970 .part v0000028f7d932e50_0, 28, 1;
L_0000028f7d9d1370 .part v0000028f7d932c70_0, 28, 1;
L_0000028f7d9d2950 .part v0000028f7d932e50_0, 29, 1;
L_0000028f7d9d26d0 .part v0000028f7d932c70_0, 29, 1;
L_0000028f7d9d1af0 .part v0000028f7d932e50_0, 30, 1;
L_0000028f7d9d2e50 .part v0000028f7d932c70_0, 30, 1;
LS_0000028f7d9d2770_0_0 .concat8 [ 1 1 1 1], L_0000028f7d9ca0b0, L_0000028f7d9ca2e0, L_0000028f7d9cb8c0, L_0000028f7d9cacf0;
LS_0000028f7d9d2770_0_4 .concat8 [ 1 1 1 1], L_0000028f7d9cb3f0, L_0000028f7d9cb150, L_0000028f7d9ca7b0, L_0000028f7d9cb310;
LS_0000028f7d9d2770_0_8 .concat8 [ 1 1 1 1], L_0000028f7d9ca660, L_0000028f7d9cac10, L_0000028f7d9ca120, L_0000028f7d9cb930;
LS_0000028f7d9d2770_0_12 .concat8 [ 1 1 1 1], L_0000028f7d9ca6d0, L_0000028f7d9ca350, L_0000028f7d9ca820, L_0000028f7d9ca9e0;
LS_0000028f7d9d2770_0_16 .concat8 [ 1 1 1 1], L_0000028f7d9ca190, L_0000028f7d9ca580, L_0000028f7d9cb2a0, L_0000028f7d9cb620;
LS_0000028f7d9d2770_0_20 .concat8 [ 1 1 1 1], L_0000028f7d9ca4a0, L_0000028f7d9cb070, L_0000028f7d9cb000, L_0000028f7d9cad60;
LS_0000028f7d9d2770_0_24 .concat8 [ 1 1 1 1], L_0000028f7d9cb770, L_0000028f7d9ca510, L_0000028f7d9cb7e0, L_0000028f7d9caac0;
LS_0000028f7d9d2770_0_28 .concat8 [ 1 1 1 1], L_0000028f7d9caba0, L_0000028f7d9cae40, L_0000028f7d9cb1c0, L_0000028f7d9cb380;
LS_0000028f7d9d2770_1_0 .concat8 [ 4 4 4 4], LS_0000028f7d9d2770_0_0, LS_0000028f7d9d2770_0_4, LS_0000028f7d9d2770_0_8, LS_0000028f7d9d2770_0_12;
LS_0000028f7d9d2770_1_4 .concat8 [ 4 4 4 4], LS_0000028f7d9d2770_0_16, LS_0000028f7d9d2770_0_20, LS_0000028f7d9d2770_0_24, LS_0000028f7d9d2770_0_28;
L_0000028f7d9d2770 .concat8 [ 16 16 0 0], LS_0000028f7d9d2770_1_0, LS_0000028f7d9d2770_1_4;
L_0000028f7d9d1050 .part v0000028f7d932e50_0, 31, 1;
L_0000028f7d9d1a50 .part v0000028f7d932c70_0, 31, 1;
L_0000028f7d9d0ab0 .part L_0000028f7d9d2770, 0, 1;
L_0000028f7d9d1b90 .part L_0000028f7d9d2770, 1, 1;
L_0000028f7d9d0a10 .part L_0000028f7d9d2770, 2, 1;
L_0000028f7d9d29f0 .part L_0000028f7d9d2770, 3, 1;
L_0000028f7d9d0b50 .part L_0000028f7d9d2770, 4, 1;
L_0000028f7d9d2090 .part L_0000028f7d9d2770, 5, 1;
L_0000028f7d9d2130 .part L_0000028f7d9d2770, 6, 1;
L_0000028f7d9d1190 .part L_0000028f7d9d2770, 7, 1;
L_0000028f7d9d12d0 .part L_0000028f7d9d2770, 8, 1;
L_0000028f7d9d1cd0 .part L_0000028f7d9d2770, 9, 1;
L_0000028f7d9d0dd0 .part L_0000028f7d9d2770, 10, 1;
L_0000028f7d9d33f0 .part L_0000028f7d9d2770, 11, 1;
L_0000028f7d9d41b0 .part L_0000028f7d9d2770, 12, 1;
L_0000028f7d9d3850 .part L_0000028f7d9d2770, 13, 1;
L_0000028f7d9d4cf0 .part L_0000028f7d9d2770, 14, 1;
L_0000028f7d9d3490 .part L_0000028f7d9d2770, 15, 1;
L_0000028f7d9d5510 .part L_0000028f7d9d2770, 16, 1;
L_0000028f7d9d4bb0 .part L_0000028f7d9d2770, 17, 1;
L_0000028f7d9d3d50 .part L_0000028f7d9d2770, 18, 1;
L_0000028f7d9d4c50 .part L_0000028f7d9d2770, 19, 1;
L_0000028f7d9d4e30 .part L_0000028f7d9d2770, 20, 1;
L_0000028f7d9d35d0 .part L_0000028f7d9d2770, 21, 1;
L_0000028f7d9d4f70 .part L_0000028f7d9d2770, 22, 1;
L_0000028f7d9d3990 .part L_0000028f7d9d2770, 23, 1;
L_0000028f7d9d5330 .part L_0000028f7d9d2770, 24, 1;
L_0000028f7d9d4250 .part L_0000028f7d9d2770, 25, 1;
L_0000028f7d9d5290 .part L_0000028f7d9d2770, 26, 1;
L_0000028f7d9d4610 .part L_0000028f7d9d2770, 27, 1;
L_0000028f7d9d4110 .part L_0000028f7d9d2770, 28, 1;
L_0000028f7d9d4430 .part L_0000028f7d9d2770, 29, 1;
L_0000028f7d9d5650 .part L_0000028f7d9d2770, 30, 1;
L_0000028f7d9d3c10 .part L_0000028f7d9d2770, 31, 1;
S_0000028f7d6e9cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000028f7d6929c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000028f7d8a8f00 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000028f7d9cb850 .functor NOT 1, L_0000028f7d95e660, C4<0>, C4<0>, C4<0>;
v0000028f7d925e60_0 .net "A", 31 0, v0000028f7d932e50_0;  alias, 1 drivers
v0000028f7d9256e0_0 .net "ALUOP", 3 0, v0000028f7d9258c0_0;  alias, 1 drivers
v0000028f7d9265e0_0 .net "B", 31 0, v0000028f7d932c70_0;  alias, 1 drivers
v0000028f7d926680_0 .var "CF", 0 0;
v0000028f7d926ea0_0 .net "ZF", 0 0, L_0000028f7d9cb850;  alias, 1 drivers
v0000028f7d927260_0 .net *"_ivl_1", 0 0, L_0000028f7d95e660;  1 drivers
v0000028f7d924f60_0 .var "res", 31 0;
E_0000028f7d8a9480 .event anyedge, v0000028f7d9256e0_0, v0000028f7d924e20_0, v0000028f7d9264a0_0, v0000028f7d926680_0;
L_0000028f7d95e660 .reduce/or v0000028f7d924f60_0;
S_0000028f7d7331c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000028f7d6929c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000028f7d929400 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d929438 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d929470 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d9294a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d9294e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d929518 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d929550 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d929588 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d9295c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d9295f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d929630 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d929668 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d9296a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d9296d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d929710 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d929748 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d929780 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d9297b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d9297f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d929828 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d929860 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d929898 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d9298d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d929908 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d929940 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d9258c0_0 .var "ALU_OP", 3 0;
v0000028f7d927300_0 .net "opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
E_0000028f7d8a94c0 .event anyedge, v0000028f7d82d630_0;
S_0000028f7d733350 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000028f7d934610_0 .net "EX1_forward_to_B", 31 0, v0000028f7d933f30_0;  alias, 1 drivers
v0000028f7d933210_0 .net "EX_PFC", 31 0, v0000028f7d933b70_0;  alias, 1 drivers
v0000028f7d933670_0 .net "EX_PFC_to_IF", 31 0, L_0000028f7d95d080;  alias, 1 drivers
v0000028f7d933990_0 .net "alu_selA", 1 0, L_0000028f7d95fe20;  alias, 1 drivers
v0000028f7d9346b0_0 .net "alu_selB", 1 0, L_0000028f7d962c60;  alias, 1 drivers
v0000028f7d934250_0 .net "ex_haz", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d9344d0_0 .net "id_haz", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d9347f0_0 .net "is_jr", 0 0, v0000028f7d933710_0;  alias, 1 drivers
v0000028f7d933a30_0 .net "mem_haz", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d934570_0 .net "oper1", 31 0, L_0000028f7d966020;  alias, 1 drivers
v0000028f7d934890_0 .net "oper2", 31 0, L_0000028f7d9cab30;  alias, 1 drivers
v0000028f7d9338f0_0 .net "pc", 31 0, v0000028f7d933e90_0;  alias, 1 drivers
v0000028f7d933df0_0 .net "rs1", 31 0, v0000028f7d934070_0;  alias, 1 drivers
v0000028f7d933ad0_0 .net "rs2_in", 31 0, v0000028f7d933850_0;  alias, 1 drivers
v0000028f7d9332b0_0 .net "rs2_out", 31 0, L_0000028f7d9c9f60;  alias, 1 drivers
v0000028f7d933530_0 .net "store_rs2_forward", 1 0, L_0000028f7d961ea0;  alias, 1 drivers
L_0000028f7d95d080 .functor MUXZ 32, v0000028f7d933b70_0, L_0000028f7d966020, v0000028f7d933710_0, C4<>;
S_0000028f7d72c910 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000028f7d733350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028f7d8a8d80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028f7d964570 .functor NOT 1, L_0000028f7d95ca40, C4<0>, C4<0>, C4<0>;
L_0000028f7d965840 .functor NOT 1, L_0000028f7d95e0c0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9653e0 .functor NOT 1, L_0000028f7d95c720, C4<0>, C4<0>, C4<0>;
L_0000028f7d964a40 .functor NOT 1, L_0000028f7d95c2c0, C4<0>, C4<0>, C4<0>;
L_0000028f7d965a70 .functor AND 32, L_0000028f7d964730, v0000028f7d934070_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d964ce0 .functor AND 32, L_0000028f7d965a00, L_0000028f7d9e6e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d965ae0 .functor OR 32, L_0000028f7d965a70, L_0000028f7d964ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d965bc0 .functor AND 32, L_0000028f7d965c30, v0000028f7d921950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d966090 .functor OR 32, L_0000028f7d965ae0, L_0000028f7d965bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d965d80 .functor AND 32, L_0000028f7d964c00, L_0000028f7d95e7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d966020 .functor OR 32, L_0000028f7d966090, L_0000028f7d965d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d927f80_0 .net *"_ivl_1", 0 0, L_0000028f7d95ca40;  1 drivers
v0000028f7d928020_0 .net *"_ivl_13", 0 0, L_0000028f7d95c720;  1 drivers
v0000028f7d9285c0_0 .net *"_ivl_14", 0 0, L_0000028f7d9653e0;  1 drivers
v0000028f7d928660_0 .net *"_ivl_19", 0 0, L_0000028f7d95d120;  1 drivers
v0000028f7d928840_0 .net *"_ivl_2", 0 0, L_0000028f7d964570;  1 drivers
v0000028f7d92d3d0_0 .net *"_ivl_23", 0 0, L_0000028f7d95c5e0;  1 drivers
v0000028f7d92dd30_0 .net *"_ivl_27", 0 0, L_0000028f7d95c2c0;  1 drivers
v0000028f7d92e190_0 .net *"_ivl_28", 0 0, L_0000028f7d964a40;  1 drivers
v0000028f7d92d970_0 .net *"_ivl_33", 0 0, L_0000028f7d95dda0;  1 drivers
v0000028f7d92e4b0_0 .net *"_ivl_37", 0 0, L_0000028f7d95e520;  1 drivers
v0000028f7d92dbf0_0 .net *"_ivl_40", 31 0, L_0000028f7d965a70;  1 drivers
v0000028f7d92da10_0 .net *"_ivl_42", 31 0, L_0000028f7d964ce0;  1 drivers
v0000028f7d92df10_0 .net *"_ivl_44", 31 0, L_0000028f7d965ae0;  1 drivers
v0000028f7d92d6f0_0 .net *"_ivl_46", 31 0, L_0000028f7d965bc0;  1 drivers
v0000028f7d92ddd0_0 .net *"_ivl_48", 31 0, L_0000028f7d966090;  1 drivers
v0000028f7d92e5f0_0 .net *"_ivl_50", 31 0, L_0000028f7d965d80;  1 drivers
v0000028f7d92dc90_0 .net *"_ivl_7", 0 0, L_0000028f7d95e0c0;  1 drivers
v0000028f7d92dfb0_0 .net *"_ivl_8", 0 0, L_0000028f7d965840;  1 drivers
v0000028f7d92de70_0 .net "ina", 31 0, v0000028f7d934070_0;  alias, 1 drivers
v0000028f7d92d5b0_0 .net "inb", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d92e050_0 .net "inc", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d92e230_0 .net "ind", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d92e410_0 .net "out", 31 0, L_0000028f7d966020;  alias, 1 drivers
v0000028f7d92d510_0 .net "s0", 31 0, L_0000028f7d964730;  1 drivers
v0000028f7d92e7d0_0 .net "s1", 31 0, L_0000028f7d965a00;  1 drivers
v0000028f7d92dab0_0 .net "s2", 31 0, L_0000028f7d965c30;  1 drivers
v0000028f7d92d470_0 .net "s3", 31 0, L_0000028f7d964c00;  1 drivers
v0000028f7d92e690_0 .net "sel", 1 0, L_0000028f7d95fe20;  alias, 1 drivers
L_0000028f7d95ca40 .part L_0000028f7d95fe20, 1, 1;
LS_0000028f7d95d760_0_0 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_4 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_8 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_12 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_16 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_20 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_24 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_0_28 .concat [ 1 1 1 1], L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570, L_0000028f7d964570;
LS_0000028f7d95d760_1_0 .concat [ 4 4 4 4], LS_0000028f7d95d760_0_0, LS_0000028f7d95d760_0_4, LS_0000028f7d95d760_0_8, LS_0000028f7d95d760_0_12;
LS_0000028f7d95d760_1_4 .concat [ 4 4 4 4], LS_0000028f7d95d760_0_16, LS_0000028f7d95d760_0_20, LS_0000028f7d95d760_0_24, LS_0000028f7d95d760_0_28;
L_0000028f7d95d760 .concat [ 16 16 0 0], LS_0000028f7d95d760_1_0, LS_0000028f7d95d760_1_4;
L_0000028f7d95e0c0 .part L_0000028f7d95fe20, 0, 1;
LS_0000028f7d95ccc0_0_0 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_4 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_8 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_12 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_16 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_20 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_24 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_0_28 .concat [ 1 1 1 1], L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840, L_0000028f7d965840;
LS_0000028f7d95ccc0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95ccc0_0_0, LS_0000028f7d95ccc0_0_4, LS_0000028f7d95ccc0_0_8, LS_0000028f7d95ccc0_0_12;
LS_0000028f7d95ccc0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95ccc0_0_16, LS_0000028f7d95ccc0_0_20, LS_0000028f7d95ccc0_0_24, LS_0000028f7d95ccc0_0_28;
L_0000028f7d95ccc0 .concat [ 16 16 0 0], LS_0000028f7d95ccc0_1_0, LS_0000028f7d95ccc0_1_4;
L_0000028f7d95c720 .part L_0000028f7d95fe20, 1, 1;
LS_0000028f7d95e020_0_0 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_4 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_8 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_12 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_16 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_20 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_24 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_0_28 .concat [ 1 1 1 1], L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0, L_0000028f7d9653e0;
LS_0000028f7d95e020_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e020_0_0, LS_0000028f7d95e020_0_4, LS_0000028f7d95e020_0_8, LS_0000028f7d95e020_0_12;
LS_0000028f7d95e020_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e020_0_16, LS_0000028f7d95e020_0_20, LS_0000028f7d95e020_0_24, LS_0000028f7d95e020_0_28;
L_0000028f7d95e020 .concat [ 16 16 0 0], LS_0000028f7d95e020_1_0, LS_0000028f7d95e020_1_4;
L_0000028f7d95d120 .part L_0000028f7d95fe20, 0, 1;
LS_0000028f7d95c7c0_0_0 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_4 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_8 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_12 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_16 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_20 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_24 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_0_28 .concat [ 1 1 1 1], L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120, L_0000028f7d95d120;
LS_0000028f7d95c7c0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95c7c0_0_0, LS_0000028f7d95c7c0_0_4, LS_0000028f7d95c7c0_0_8, LS_0000028f7d95c7c0_0_12;
LS_0000028f7d95c7c0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95c7c0_0_16, LS_0000028f7d95c7c0_0_20, LS_0000028f7d95c7c0_0_24, LS_0000028f7d95c7c0_0_28;
L_0000028f7d95c7c0 .concat [ 16 16 0 0], LS_0000028f7d95c7c0_1_0, LS_0000028f7d95c7c0_1_4;
L_0000028f7d95c5e0 .part L_0000028f7d95fe20, 1, 1;
LS_0000028f7d95e480_0_0 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_4 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_8 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_12 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_16 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_20 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_24 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_0_28 .concat [ 1 1 1 1], L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0, L_0000028f7d95c5e0;
LS_0000028f7d95e480_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e480_0_0, LS_0000028f7d95e480_0_4, LS_0000028f7d95e480_0_8, LS_0000028f7d95e480_0_12;
LS_0000028f7d95e480_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e480_0_16, LS_0000028f7d95e480_0_20, LS_0000028f7d95e480_0_24, LS_0000028f7d95e480_0_28;
L_0000028f7d95e480 .concat [ 16 16 0 0], LS_0000028f7d95e480_1_0, LS_0000028f7d95e480_1_4;
L_0000028f7d95c2c0 .part L_0000028f7d95fe20, 0, 1;
LS_0000028f7d95e700_0_0 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_4 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_8 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_12 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_16 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_20 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_24 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_0_28 .concat [ 1 1 1 1], L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40, L_0000028f7d964a40;
LS_0000028f7d95e700_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e700_0_0, LS_0000028f7d95e700_0_4, LS_0000028f7d95e700_0_8, LS_0000028f7d95e700_0_12;
LS_0000028f7d95e700_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e700_0_16, LS_0000028f7d95e700_0_20, LS_0000028f7d95e700_0_24, LS_0000028f7d95e700_0_28;
L_0000028f7d95e700 .concat [ 16 16 0 0], LS_0000028f7d95e700_1_0, LS_0000028f7d95e700_1_4;
L_0000028f7d95dda0 .part L_0000028f7d95fe20, 1, 1;
LS_0000028f7d95de40_0_0 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_4 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_8 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_12 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_16 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_20 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_24 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_0_28 .concat [ 1 1 1 1], L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0, L_0000028f7d95dda0;
LS_0000028f7d95de40_1_0 .concat [ 4 4 4 4], LS_0000028f7d95de40_0_0, LS_0000028f7d95de40_0_4, LS_0000028f7d95de40_0_8, LS_0000028f7d95de40_0_12;
LS_0000028f7d95de40_1_4 .concat [ 4 4 4 4], LS_0000028f7d95de40_0_16, LS_0000028f7d95de40_0_20, LS_0000028f7d95de40_0_24, LS_0000028f7d95de40_0_28;
L_0000028f7d95de40 .concat [ 16 16 0 0], LS_0000028f7d95de40_1_0, LS_0000028f7d95de40_1_4;
L_0000028f7d95e520 .part L_0000028f7d95fe20, 0, 1;
LS_0000028f7d95cae0_0_0 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_4 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_8 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_12 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_16 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_20 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_24 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_0_28 .concat [ 1 1 1 1], L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520, L_0000028f7d95e520;
LS_0000028f7d95cae0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95cae0_0_0, LS_0000028f7d95cae0_0_4, LS_0000028f7d95cae0_0_8, LS_0000028f7d95cae0_0_12;
LS_0000028f7d95cae0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95cae0_0_16, LS_0000028f7d95cae0_0_20, LS_0000028f7d95cae0_0_24, LS_0000028f7d95cae0_0_28;
L_0000028f7d95cae0 .concat [ 16 16 0 0], LS_0000028f7d95cae0_1_0, LS_0000028f7d95cae0_1_4;
S_0000028f7d72caa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028f7d72c910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d964730 .functor AND 32, L_0000028f7d95d760, L_0000028f7d95ccc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d9283e0_0 .net "in1", 31 0, L_0000028f7d95d760;  1 drivers
v0000028f7d928340_0 .net "in2", 31 0, L_0000028f7d95ccc0;  1 drivers
v0000028f7d927c60_0 .net "out", 31 0, L_0000028f7d964730;  alias, 1 drivers
S_0000028f7d6e8280 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028f7d72c910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d965a00 .functor AND 32, L_0000028f7d95e020, L_0000028f7d95c7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d9278a0_0 .net "in1", 31 0, L_0000028f7d95e020;  1 drivers
v0000028f7d927e40_0 .net "in2", 31 0, L_0000028f7d95c7c0;  1 drivers
v0000028f7d9280c0_0 .net "out", 31 0, L_0000028f7d965a00;  alias, 1 drivers
S_0000028f7d6e8410 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028f7d72c910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d965c30 .functor AND 32, L_0000028f7d95e480, L_0000028f7d95e700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d927940_0 .net "in1", 31 0, L_0000028f7d95e480;  1 drivers
v0000028f7d9279e0_0 .net "in2", 31 0, L_0000028f7d95e700;  1 drivers
v0000028f7d927bc0_0 .net "out", 31 0, L_0000028f7d965c30;  alias, 1 drivers
S_0000028f7d929cf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028f7d72c910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d964c00 .functor AND 32, L_0000028f7d95de40, L_0000028f7d95cae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d927d00_0 .net "in1", 31 0, L_0000028f7d95de40;  1 drivers
v0000028f7d927da0_0 .net "in2", 31 0, L_0000028f7d95cae0;  1 drivers
v0000028f7d927ee0_0 .net "out", 31 0, L_0000028f7d964c00;  alias, 1 drivers
S_0000028f7d9299d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000028f7d733350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028f7d8a9500 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028f7d965df0 .functor NOT 1, L_0000028f7d95e8e0, C4<0>, C4<0>, C4<0>;
L_0000028f7d965e60 .functor NOT 1, L_0000028f7d95cc20, C4<0>, C4<0>, C4<0>;
L_0000028f7d965f40 .functor NOT 1, L_0000028f7d95d3a0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9ca900 .functor NOT 1, L_0000028f7d95dee0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9c9fd0 .functor AND 32, L_0000028f7d965fb0, v0000028f7d933f30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9ca890 .functor AND 32, L_0000028f7d965ed0, L_0000028f7d9e6e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9cba80 .functor OR 32, L_0000028f7d9c9fd0, L_0000028f7d9ca890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9ca200 .functor AND 32, L_0000028f7d8a0cd0, v0000028f7d921950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9ca270 .functor OR 32, L_0000028f7d9cba80, L_0000028f7d9ca200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9ca740 .functor AND 32, L_0000028f7d9cac80, L_0000028f7d95e7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9cab30 .functor OR 32, L_0000028f7d9ca270, L_0000028f7d9ca740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d92d8d0_0 .net *"_ivl_1", 0 0, L_0000028f7d95e8e0;  1 drivers
v0000028f7d92db50_0 .net *"_ivl_13", 0 0, L_0000028f7d95d3a0;  1 drivers
v0000028f7d92bd50_0 .net *"_ivl_14", 0 0, L_0000028f7d965f40;  1 drivers
v0000028f7d92c570_0 .net *"_ivl_19", 0 0, L_0000028f7d95c9a0;  1 drivers
v0000028f7d92b990_0 .net *"_ivl_2", 0 0, L_0000028f7d965df0;  1 drivers
v0000028f7d92b2b0_0 .net *"_ivl_23", 0 0, L_0000028f7d95c220;  1 drivers
v0000028f7d92c070_0 .net *"_ivl_27", 0 0, L_0000028f7d95dee0;  1 drivers
v0000028f7d92b7b0_0 .net *"_ivl_28", 0 0, L_0000028f7d9ca900;  1 drivers
v0000028f7d92b170_0 .net *"_ivl_33", 0 0, L_0000028f7d95e200;  1 drivers
v0000028f7d92ccf0_0 .net *"_ivl_37", 0 0, L_0000028f7d95df80;  1 drivers
v0000028f7d92c1b0_0 .net *"_ivl_40", 31 0, L_0000028f7d9c9fd0;  1 drivers
v0000028f7d92be90_0 .net *"_ivl_42", 31 0, L_0000028f7d9ca890;  1 drivers
v0000028f7d92bdf0_0 .net *"_ivl_44", 31 0, L_0000028f7d9cba80;  1 drivers
v0000028f7d92ad10_0 .net *"_ivl_46", 31 0, L_0000028f7d9ca200;  1 drivers
v0000028f7d92b3f0_0 .net *"_ivl_48", 31 0, L_0000028f7d9ca270;  1 drivers
v0000028f7d92c250_0 .net *"_ivl_50", 31 0, L_0000028f7d9ca740;  1 drivers
v0000028f7d92bf30_0 .net *"_ivl_7", 0 0, L_0000028f7d95cc20;  1 drivers
v0000028f7d92bfd0_0 .net *"_ivl_8", 0 0, L_0000028f7d965e60;  1 drivers
v0000028f7d92c930_0 .net "ina", 31 0, v0000028f7d933f30_0;  alias, 1 drivers
v0000028f7d92bcb0_0 .net "inb", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d92c610_0 .net "inc", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d92b710_0 .net "ind", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d92aef0_0 .net "out", 31 0, L_0000028f7d9cab30;  alias, 1 drivers
v0000028f7d92cc50_0 .net "s0", 31 0, L_0000028f7d965fb0;  1 drivers
v0000028f7d92c110_0 .net "s1", 31 0, L_0000028f7d965ed0;  1 drivers
v0000028f7d92a9f0_0 .net "s2", 31 0, L_0000028f7d8a0cd0;  1 drivers
v0000028f7d92ae50_0 .net "s3", 31 0, L_0000028f7d9cac80;  1 drivers
v0000028f7d92cf70_0 .net "sel", 1 0, L_0000028f7d962c60;  alias, 1 drivers
L_0000028f7d95e8e0 .part L_0000028f7d962c60, 1, 1;
LS_0000028f7d95dc60_0_0 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_4 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_8 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_12 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_16 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_20 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_24 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_0_28 .concat [ 1 1 1 1], L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0, L_0000028f7d965df0;
LS_0000028f7d95dc60_1_0 .concat [ 4 4 4 4], LS_0000028f7d95dc60_0_0, LS_0000028f7d95dc60_0_4, LS_0000028f7d95dc60_0_8, LS_0000028f7d95dc60_0_12;
LS_0000028f7d95dc60_1_4 .concat [ 4 4 4 4], LS_0000028f7d95dc60_0_16, LS_0000028f7d95dc60_0_20, LS_0000028f7d95dc60_0_24, LS_0000028f7d95dc60_0_28;
L_0000028f7d95dc60 .concat [ 16 16 0 0], LS_0000028f7d95dc60_1_0, LS_0000028f7d95dc60_1_4;
L_0000028f7d95cc20 .part L_0000028f7d962c60, 0, 1;
LS_0000028f7d95c860_0_0 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_4 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_8 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_12 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_16 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_20 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_24 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_0_28 .concat [ 1 1 1 1], L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60, L_0000028f7d965e60;
LS_0000028f7d95c860_1_0 .concat [ 4 4 4 4], LS_0000028f7d95c860_0_0, LS_0000028f7d95c860_0_4, LS_0000028f7d95c860_0_8, LS_0000028f7d95c860_0_12;
LS_0000028f7d95c860_1_4 .concat [ 4 4 4 4], LS_0000028f7d95c860_0_16, LS_0000028f7d95c860_0_20, LS_0000028f7d95c860_0_24, LS_0000028f7d95c860_0_28;
L_0000028f7d95c860 .concat [ 16 16 0 0], LS_0000028f7d95c860_1_0, LS_0000028f7d95c860_1_4;
L_0000028f7d95d3a0 .part L_0000028f7d962c60, 1, 1;
LS_0000028f7d95c900_0_0 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_4 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_8 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_12 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_16 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_20 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_24 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_0_28 .concat [ 1 1 1 1], L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40, L_0000028f7d965f40;
LS_0000028f7d95c900_1_0 .concat [ 4 4 4 4], LS_0000028f7d95c900_0_0, LS_0000028f7d95c900_0_4, LS_0000028f7d95c900_0_8, LS_0000028f7d95c900_0_12;
LS_0000028f7d95c900_1_4 .concat [ 4 4 4 4], LS_0000028f7d95c900_0_16, LS_0000028f7d95c900_0_20, LS_0000028f7d95c900_0_24, LS_0000028f7d95c900_0_28;
L_0000028f7d95c900 .concat [ 16 16 0 0], LS_0000028f7d95c900_1_0, LS_0000028f7d95c900_1_4;
L_0000028f7d95c9a0 .part L_0000028f7d962c60, 0, 1;
LS_0000028f7d95c680_0_0 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_4 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_8 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_12 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_16 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_20 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_24 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_0_28 .concat [ 1 1 1 1], L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0, L_0000028f7d95c9a0;
LS_0000028f7d95c680_1_0 .concat [ 4 4 4 4], LS_0000028f7d95c680_0_0, LS_0000028f7d95c680_0_4, LS_0000028f7d95c680_0_8, LS_0000028f7d95c680_0_12;
LS_0000028f7d95c680_1_4 .concat [ 4 4 4 4], LS_0000028f7d95c680_0_16, LS_0000028f7d95c680_0_20, LS_0000028f7d95c680_0_24, LS_0000028f7d95c680_0_28;
L_0000028f7d95c680 .concat [ 16 16 0 0], LS_0000028f7d95c680_1_0, LS_0000028f7d95c680_1_4;
L_0000028f7d95c220 .part L_0000028f7d962c60, 1, 1;
LS_0000028f7d95dd00_0_0 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_4 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_8 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_12 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_16 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_20 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_24 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_0_28 .concat [ 1 1 1 1], L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220, L_0000028f7d95c220;
LS_0000028f7d95dd00_1_0 .concat [ 4 4 4 4], LS_0000028f7d95dd00_0_0, LS_0000028f7d95dd00_0_4, LS_0000028f7d95dd00_0_8, LS_0000028f7d95dd00_0_12;
LS_0000028f7d95dd00_1_4 .concat [ 4 4 4 4], LS_0000028f7d95dd00_0_16, LS_0000028f7d95dd00_0_20, LS_0000028f7d95dd00_0_24, LS_0000028f7d95dd00_0_28;
L_0000028f7d95dd00 .concat [ 16 16 0 0], LS_0000028f7d95dd00_1_0, LS_0000028f7d95dd00_1_4;
L_0000028f7d95dee0 .part L_0000028f7d962c60, 0, 1;
LS_0000028f7d95cfe0_0_0 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_4 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_8 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_12 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_16 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_20 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_24 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_0_28 .concat [ 1 1 1 1], L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900, L_0000028f7d9ca900;
LS_0000028f7d95cfe0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95cfe0_0_0, LS_0000028f7d95cfe0_0_4, LS_0000028f7d95cfe0_0_8, LS_0000028f7d95cfe0_0_12;
LS_0000028f7d95cfe0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95cfe0_0_16, LS_0000028f7d95cfe0_0_20, LS_0000028f7d95cfe0_0_24, LS_0000028f7d95cfe0_0_28;
L_0000028f7d95cfe0 .concat [ 16 16 0 0], LS_0000028f7d95cfe0_1_0, LS_0000028f7d95cfe0_1_4;
L_0000028f7d95e200 .part L_0000028f7d962c60, 1, 1;
LS_0000028f7d95e2a0_0_0 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_4 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_8 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_12 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_16 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_20 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_24 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_0_28 .concat [ 1 1 1 1], L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200, L_0000028f7d95e200;
LS_0000028f7d95e2a0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e2a0_0_0, LS_0000028f7d95e2a0_0_4, LS_0000028f7d95e2a0_0_8, LS_0000028f7d95e2a0_0_12;
LS_0000028f7d95e2a0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e2a0_0_16, LS_0000028f7d95e2a0_0_20, LS_0000028f7d95e2a0_0_24, LS_0000028f7d95e2a0_0_28;
L_0000028f7d95e2a0 .concat [ 16 16 0 0], LS_0000028f7d95e2a0_1_0, LS_0000028f7d95e2a0_1_4;
L_0000028f7d95df80 .part L_0000028f7d962c60, 0, 1;
LS_0000028f7d95d800_0_0 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_4 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_8 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_12 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_16 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_20 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_24 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_0_28 .concat [ 1 1 1 1], L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80, L_0000028f7d95df80;
LS_0000028f7d95d800_1_0 .concat [ 4 4 4 4], LS_0000028f7d95d800_0_0, LS_0000028f7d95d800_0_4, LS_0000028f7d95d800_0_8, LS_0000028f7d95d800_0_12;
LS_0000028f7d95d800_1_4 .concat [ 4 4 4 4], LS_0000028f7d95d800_0_16, LS_0000028f7d95d800_0_20, LS_0000028f7d95d800_0_24, LS_0000028f7d95d800_0_28;
L_0000028f7d95d800 .concat [ 16 16 0 0], LS_0000028f7d95d800_1_0, LS_0000028f7d95d800_1_4;
S_0000028f7d92a330 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028f7d9299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d965fb0 .functor AND 32, L_0000028f7d95dc60, L_0000028f7d95c860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92d650_0 .net "in1", 31 0, L_0000028f7d95dc60;  1 drivers
v0000028f7d92e0f0_0 .net "in2", 31 0, L_0000028f7d95c860;  1 drivers
v0000028f7d92e2d0_0 .net "out", 31 0, L_0000028f7d965fb0;  alias, 1 drivers
S_0000028f7d929e80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028f7d9299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d965ed0 .functor AND 32, L_0000028f7d95c900, L_0000028f7d95c680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92e370_0 .net "in1", 31 0, L_0000028f7d95c900;  1 drivers
v0000028f7d92e550_0 .net "in2", 31 0, L_0000028f7d95c680;  1 drivers
v0000028f7d92e730_0 .net "out", 31 0, L_0000028f7d965ed0;  alias, 1 drivers
S_0000028f7d92a010 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028f7d9299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d8a0cd0 .functor AND 32, L_0000028f7d95dd00, L_0000028f7d95cfe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92e870_0 .net "in1", 31 0, L_0000028f7d95dd00;  1 drivers
v0000028f7d92d1f0_0 .net "in2", 31 0, L_0000028f7d95cfe0;  1 drivers
v0000028f7d92d290_0 .net "out", 31 0, L_0000028f7d8a0cd0;  alias, 1 drivers
S_0000028f7d92a1a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028f7d9299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d9cac80 .functor AND 32, L_0000028f7d95e2a0, L_0000028f7d95d800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92d330_0 .net "in1", 31 0, L_0000028f7d95e2a0;  1 drivers
v0000028f7d92d790_0 .net "in2", 31 0, L_0000028f7d95d800;  1 drivers
v0000028f7d92d830_0 .net "out", 31 0, L_0000028f7d9cac80;  alias, 1 drivers
S_0000028f7d929b60 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000028f7d733350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028f7d8a9740 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028f7d9cadd0 .functor NOT 1, L_0000028f7d95d940, C4<0>, C4<0>, C4<0>;
L_0000028f7d9ca3c0 .functor NOT 1, L_0000028f7d95cb80, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cb230 .functor NOT 1, L_0000028f7d95d260, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cbaf0 .functor NOT 1, L_0000028f7d95dbc0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9ca040 .functor AND 32, L_0000028f7d9caa50, v0000028f7d933850_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9cb690 .functor AND 32, L_0000028f7d9ca970, L_0000028f7d9e6e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9caeb0 .functor OR 32, L_0000028f7d9ca040, L_0000028f7d9cb690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9caf20 .functor AND 32, L_0000028f7d9cb0e0, v0000028f7d921950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9ca5f0 .functor OR 32, L_0000028f7d9caeb0, L_0000028f7d9caf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9cb700 .functor AND 32, L_0000028f7d9ca430, L_0000028f7d95e7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9c9f60 .functor OR 32, L_0000028f7d9ca5f0, L_0000028f7d9cb700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d92c7f0_0 .net *"_ivl_1", 0 0, L_0000028f7d95d940;  1 drivers
v0000028f7d92ac70_0 .net *"_ivl_13", 0 0, L_0000028f7d95d260;  1 drivers
v0000028f7d92c2f0_0 .net *"_ivl_14", 0 0, L_0000028f7d9cb230;  1 drivers
v0000028f7d92c890_0 .net *"_ivl_19", 0 0, L_0000028f7d95c4a0;  1 drivers
v0000028f7d92b850_0 .net *"_ivl_2", 0 0, L_0000028f7d9cadd0;  1 drivers
v0000028f7d92ca70_0 .net *"_ivl_23", 0 0, L_0000028f7d95ce00;  1 drivers
v0000028f7d92c390_0 .net *"_ivl_27", 0 0, L_0000028f7d95dbc0;  1 drivers
v0000028f7d92b8f0_0 .net *"_ivl_28", 0 0, L_0000028f7d9cbaf0;  1 drivers
v0000028f7d92c430_0 .net *"_ivl_33", 0 0, L_0000028f7d95e5c0;  1 drivers
v0000028f7d92b210_0 .net *"_ivl_37", 0 0, L_0000028f7d95d8a0;  1 drivers
v0000028f7d92c9d0_0 .net *"_ivl_40", 31 0, L_0000028f7d9ca040;  1 drivers
v0000028f7d92af90_0 .net *"_ivl_42", 31 0, L_0000028f7d9cb690;  1 drivers
v0000028f7d92b030_0 .net *"_ivl_44", 31 0, L_0000028f7d9caeb0;  1 drivers
v0000028f7d92cb10_0 .net *"_ivl_46", 31 0, L_0000028f7d9caf20;  1 drivers
v0000028f7d92cbb0_0 .net *"_ivl_48", 31 0, L_0000028f7d9ca5f0;  1 drivers
v0000028f7d92b0d0_0 .net *"_ivl_50", 31 0, L_0000028f7d9cb700;  1 drivers
v0000028f7d92ce30_0 .net *"_ivl_7", 0 0, L_0000028f7d95cb80;  1 drivers
v0000028f7d92d0b0_0 .net *"_ivl_8", 0 0, L_0000028f7d9ca3c0;  1 drivers
v0000028f7d92b350_0 .net "ina", 31 0, v0000028f7d933850_0;  alias, 1 drivers
v0000028f7d92ba30_0 .net "inb", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d92ced0_0 .net "inc", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d92bad0_0 .net "ind", 31 0, L_0000028f7d95e7a0;  alias, 1 drivers
v0000028f7d92b530_0 .net "out", 31 0, L_0000028f7d9c9f60;  alias, 1 drivers
v0000028f7d92b5d0_0 .net "s0", 31 0, L_0000028f7d9caa50;  1 drivers
v0000028f7d92b670_0 .net "s1", 31 0, L_0000028f7d9ca970;  1 drivers
v0000028f7d92bb70_0 .net "s2", 31 0, L_0000028f7d9cb0e0;  1 drivers
v0000028f7d934750_0 .net "s3", 31 0, L_0000028f7d9ca430;  1 drivers
v0000028f7d9335d0_0 .net "sel", 1 0, L_0000028f7d961ea0;  alias, 1 drivers
L_0000028f7d95d940 .part L_0000028f7d961ea0, 1, 1;
LS_0000028f7d95e340_0_0 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_4 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_8 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_12 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_16 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_20 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_24 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_0_28 .concat [ 1 1 1 1], L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0, L_0000028f7d9cadd0;
LS_0000028f7d95e340_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e340_0_0, LS_0000028f7d95e340_0_4, LS_0000028f7d95e340_0_8, LS_0000028f7d95e340_0_12;
LS_0000028f7d95e340_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e340_0_16, LS_0000028f7d95e340_0_20, LS_0000028f7d95e340_0_24, LS_0000028f7d95e340_0_28;
L_0000028f7d95e340 .concat [ 16 16 0 0], LS_0000028f7d95e340_1_0, LS_0000028f7d95e340_1_4;
L_0000028f7d95cb80 .part L_0000028f7d961ea0, 0, 1;
LS_0000028f7d95e160_0_0 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_4 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_8 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_12 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_16 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_20 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_24 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_0_28 .concat [ 1 1 1 1], L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0, L_0000028f7d9ca3c0;
LS_0000028f7d95e160_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e160_0_0, LS_0000028f7d95e160_0_4, LS_0000028f7d95e160_0_8, LS_0000028f7d95e160_0_12;
LS_0000028f7d95e160_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e160_0_16, LS_0000028f7d95e160_0_20, LS_0000028f7d95e160_0_24, LS_0000028f7d95e160_0_28;
L_0000028f7d95e160 .concat [ 16 16 0 0], LS_0000028f7d95e160_1_0, LS_0000028f7d95e160_1_4;
L_0000028f7d95d260 .part L_0000028f7d961ea0, 1, 1;
LS_0000028f7d95cd60_0_0 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_4 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_8 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_12 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_16 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_20 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_24 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_0_28 .concat [ 1 1 1 1], L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230, L_0000028f7d9cb230;
LS_0000028f7d95cd60_1_0 .concat [ 4 4 4 4], LS_0000028f7d95cd60_0_0, LS_0000028f7d95cd60_0_4, LS_0000028f7d95cd60_0_8, LS_0000028f7d95cd60_0_12;
LS_0000028f7d95cd60_1_4 .concat [ 4 4 4 4], LS_0000028f7d95cd60_0_16, LS_0000028f7d95cd60_0_20, LS_0000028f7d95cd60_0_24, LS_0000028f7d95cd60_0_28;
L_0000028f7d95cd60 .concat [ 16 16 0 0], LS_0000028f7d95cd60_1_0, LS_0000028f7d95cd60_1_4;
L_0000028f7d95c4a0 .part L_0000028f7d961ea0, 0, 1;
LS_0000028f7d95d300_0_0 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_4 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_8 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_12 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_16 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_20 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_24 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_0_28 .concat [ 1 1 1 1], L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0, L_0000028f7d95c4a0;
LS_0000028f7d95d300_1_0 .concat [ 4 4 4 4], LS_0000028f7d95d300_0_0, LS_0000028f7d95d300_0_4, LS_0000028f7d95d300_0_8, LS_0000028f7d95d300_0_12;
LS_0000028f7d95d300_1_4 .concat [ 4 4 4 4], LS_0000028f7d95d300_0_16, LS_0000028f7d95d300_0_20, LS_0000028f7d95d300_0_24, LS_0000028f7d95d300_0_28;
L_0000028f7d95d300 .concat [ 16 16 0 0], LS_0000028f7d95d300_1_0, LS_0000028f7d95d300_1_4;
L_0000028f7d95ce00 .part L_0000028f7d961ea0, 1, 1;
LS_0000028f7d95cea0_0_0 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_4 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_8 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_12 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_16 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_20 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_24 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_0_28 .concat [ 1 1 1 1], L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00, L_0000028f7d95ce00;
LS_0000028f7d95cea0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95cea0_0_0, LS_0000028f7d95cea0_0_4, LS_0000028f7d95cea0_0_8, LS_0000028f7d95cea0_0_12;
LS_0000028f7d95cea0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95cea0_0_16, LS_0000028f7d95cea0_0_20, LS_0000028f7d95cea0_0_24, LS_0000028f7d95cea0_0_28;
L_0000028f7d95cea0 .concat [ 16 16 0 0], LS_0000028f7d95cea0_1_0, LS_0000028f7d95cea0_1_4;
L_0000028f7d95dbc0 .part L_0000028f7d961ea0, 0, 1;
LS_0000028f7d95e3e0_0_0 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_4 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_8 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_12 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_16 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_20 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_24 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_0_28 .concat [ 1 1 1 1], L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0, L_0000028f7d9cbaf0;
LS_0000028f7d95e3e0_1_0 .concat [ 4 4 4 4], LS_0000028f7d95e3e0_0_0, LS_0000028f7d95e3e0_0_4, LS_0000028f7d95e3e0_0_8, LS_0000028f7d95e3e0_0_12;
LS_0000028f7d95e3e0_1_4 .concat [ 4 4 4 4], LS_0000028f7d95e3e0_0_16, LS_0000028f7d95e3e0_0_20, LS_0000028f7d95e3e0_0_24, LS_0000028f7d95e3e0_0_28;
L_0000028f7d95e3e0 .concat [ 16 16 0 0], LS_0000028f7d95e3e0_1_0, LS_0000028f7d95e3e0_1_4;
L_0000028f7d95e5c0 .part L_0000028f7d961ea0, 1, 1;
LS_0000028f7d95cf40_0_0 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_4 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_8 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_12 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_16 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_20 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_24 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_0_28 .concat [ 1 1 1 1], L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0, L_0000028f7d95e5c0;
LS_0000028f7d95cf40_1_0 .concat [ 4 4 4 4], LS_0000028f7d95cf40_0_0, LS_0000028f7d95cf40_0_4, LS_0000028f7d95cf40_0_8, LS_0000028f7d95cf40_0_12;
LS_0000028f7d95cf40_1_4 .concat [ 4 4 4 4], LS_0000028f7d95cf40_0_16, LS_0000028f7d95cf40_0_20, LS_0000028f7d95cf40_0_24, LS_0000028f7d95cf40_0_28;
L_0000028f7d95cf40 .concat [ 16 16 0 0], LS_0000028f7d95cf40_1_0, LS_0000028f7d95cf40_1_4;
L_0000028f7d95d8a0 .part L_0000028f7d961ea0, 0, 1;
LS_0000028f7d95c360_0_0 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_4 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_8 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_12 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_16 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_20 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_24 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_0_28 .concat [ 1 1 1 1], L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0, L_0000028f7d95d8a0;
LS_0000028f7d95c360_1_0 .concat [ 4 4 4 4], LS_0000028f7d95c360_0_0, LS_0000028f7d95c360_0_4, LS_0000028f7d95c360_0_8, LS_0000028f7d95c360_0_12;
LS_0000028f7d95c360_1_4 .concat [ 4 4 4 4], LS_0000028f7d95c360_0_16, LS_0000028f7d95c360_0_20, LS_0000028f7d95c360_0_24, LS_0000028f7d95c360_0_28;
L_0000028f7d95c360 .concat [ 16 16 0 0], LS_0000028f7d95c360_1_0, LS_0000028f7d95c360_1_4;
S_0000028f7d92a4c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028f7d929b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d9caa50 .functor AND 32, L_0000028f7d95e340, L_0000028f7d95e160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92b490_0 .net "in1", 31 0, L_0000028f7d95e340;  1 drivers
v0000028f7d92cd90_0 .net "in2", 31 0, L_0000028f7d95e160;  1 drivers
v0000028f7d92d010_0 .net "out", 31 0, L_0000028f7d9caa50;  alias, 1 drivers
S_0000028f7d92a650 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028f7d929b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d9ca970 .functor AND 32, L_0000028f7d95cd60, L_0000028f7d95d300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92c6b0_0 .net "in1", 31 0, L_0000028f7d95cd60;  1 drivers
v0000028f7d92c750_0 .net "in2", 31 0, L_0000028f7d95d300;  1 drivers
v0000028f7d92aa90_0 .net "out", 31 0, L_0000028f7d9ca970;  alias, 1 drivers
S_0000028f7d92a7e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028f7d929b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d9cb0e0 .functor AND 32, L_0000028f7d95cea0, L_0000028f7d95e3e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92bc10_0 .net "in1", 31 0, L_0000028f7d95cea0;  1 drivers
v0000028f7d92ab30_0 .net "in2", 31 0, L_0000028f7d95e3e0;  1 drivers
v0000028f7d92abd0_0 .net "out", 31 0, L_0000028f7d9cb0e0;  alias, 1 drivers
S_0000028f7d92f030 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028f7d929b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028f7d9ca430 .functor AND 32, L_0000028f7d95cf40, L_0000028f7d95c360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028f7d92adb0_0 .net "in1", 31 0, L_0000028f7d95cf40;  1 drivers
v0000028f7d92d150_0 .net "in2", 31 0, L_0000028f7d95c360;  1 drivers
v0000028f7d92c4d0_0 .net "out", 31 0, L_0000028f7d9ca430;  alias, 1 drivers
S_0000028f7d92f800 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000028f7d9349c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d9349f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d934a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d934a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d934aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d934ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d934b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d934b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d934b80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d934bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d934bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d934c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d934c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d934c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d934cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d934d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d934d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d934d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d934db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d934de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d934e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d934e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d934e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d934ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d934f00 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d933e90_0 .var "EX1_PC", 31 0;
v0000028f7d933b70_0 .var "EX1_PFC", 31 0;
v0000028f7d933f30_0 .var "EX1_forward_to_B", 31 0;
v0000028f7d9342f0_0 .var "EX1_is_beq", 0 0;
v0000028f7d934390_0 .var "EX1_is_bne", 0 0;
v0000028f7d933350_0 .var "EX1_is_jal", 0 0;
v0000028f7d933710_0 .var "EX1_is_jr", 0 0;
v0000028f7d9333f0_0 .var "EX1_is_oper2_immed", 0 0;
v0000028f7d933c10_0 .var "EX1_memread", 0 0;
v0000028f7d933490_0 .var "EX1_memwrite", 0 0;
v0000028f7d933cb0_0 .var "EX1_opcode", 11 0;
v0000028f7d934430_0 .var "EX1_predicted", 0 0;
v0000028f7d9341b0_0 .var "EX1_rd_ind", 4 0;
v0000028f7d9337b0_0 .var "EX1_rd_indzero", 0 0;
v0000028f7d933fd0_0 .var "EX1_regwrite", 0 0;
v0000028f7d934070_0 .var "EX1_rs1", 31 0;
v0000028f7d933d50_0 .var "EX1_rs1_ind", 4 0;
v0000028f7d933850_0 .var "EX1_rs2", 31 0;
v0000028f7d934110_0 .var "EX1_rs2_ind", 4 0;
v0000028f7d933030_0 .net "FLUSH", 0 0, v0000028f7d9394e0_0;  alias, 1 drivers
v0000028f7d930f10_0 .net "ID_PC", 31 0, v0000028f7d937460_0;  alias, 1 drivers
v0000028f7d932ef0_0 .net "ID_PFC_to_EX", 31 0, L_0000028f7d961f40;  alias, 1 drivers
v0000028f7d932b30_0 .net "ID_forward_to_B", 31 0, L_0000028f7d962260;  alias, 1 drivers
v0000028f7d9324f0_0 .net "ID_is_beq", 0 0, L_0000028f7d962a80;  alias, 1 drivers
v0000028f7d9315f0_0 .net "ID_is_bne", 0 0, L_0000028f7d962b20;  alias, 1 drivers
v0000028f7d9323b0_0 .net "ID_is_jal", 0 0, L_0000028f7d963c00;  alias, 1 drivers
v0000028f7d930a10_0 .net "ID_is_jr", 0 0, L_0000028f7d963480;  alias, 1 drivers
v0000028f7d932810_0 .net "ID_is_oper2_immed", 0 0, L_0000028f7d9651b0;  alias, 1 drivers
v0000028f7d930fb0_0 .net "ID_memread", 0 0, L_0000028f7d963fc0;  alias, 1 drivers
v0000028f7d933170_0 .net "ID_memwrite", 0 0, L_0000028f7d964060;  alias, 1 drivers
v0000028f7d930d30_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
v0000028f7d931d70_0 .net "ID_predicted", 0 0, v0000028f7d9384a0_0;  alias, 1 drivers
v0000028f7d931730_0 .net "ID_rd_ind", 4 0, v0000028f7d94f990_0;  alias, 1 drivers
v0000028f7d9329f0_0 .net "ID_rd_indzero", 0 0, L_0000028f7d963980;  1 drivers
v0000028f7d931690_0 .net "ID_regwrite", 0 0, L_0000028f7d963f20;  alias, 1 drivers
v0000028f7d9317d0_0 .net "ID_rs1", 31 0, v0000028f7d93ce60_0;  alias, 1 drivers
v0000028f7d931190_0 .net "ID_rs1_ind", 4 0, v0000028f7d94fcb0_0;  alias, 1 drivers
v0000028f7d931230_0 .net "ID_rs2", 31 0, v0000028f7d93cf00_0;  alias, 1 drivers
v0000028f7d931050_0 .net "ID_rs2_ind", 4 0, v0000028f7d94ff30_0;  alias, 1 drivers
v0000028f7d931cd0_0 .net "clk", 0 0, L_0000028f7d9657d0;  1 drivers
v0000028f7d9326d0_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a9980 .event posedge, v0000028f7d922350_0, v0000028f7d931cd0_0;
S_0000028f7d92e9f0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000028f7d934f40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d934f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d934fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d934fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d935020 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d935058 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d935090 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d9350c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d935100 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d935138 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d935170 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d9351a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d9351e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d935218 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d935250 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d935288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d9352c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d9352f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d935330 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d935368 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d9353a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d9353d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d935410 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d935448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d935480 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d932a90_0 .net "EX1_ALU_OPER1", 31 0, L_0000028f7d966020;  alias, 1 drivers
v0000028f7d932db0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028f7d9cab30;  alias, 1 drivers
v0000028f7d9330d0_0 .net "EX1_PC", 31 0, v0000028f7d933e90_0;  alias, 1 drivers
v0000028f7d930ab0_0 .net "EX1_PFC_to_IF", 31 0, L_0000028f7d95d080;  alias, 1 drivers
v0000028f7d930b50_0 .net "EX1_forward_to_B", 31 0, v0000028f7d933f30_0;  alias, 1 drivers
v0000028f7d932770_0 .net "EX1_is_beq", 0 0, v0000028f7d9342f0_0;  alias, 1 drivers
v0000028f7d930bf0_0 .net "EX1_is_bne", 0 0, v0000028f7d934390_0;  alias, 1 drivers
v0000028f7d932590_0 .net "EX1_is_jal", 0 0, v0000028f7d933350_0;  alias, 1 drivers
v0000028f7d931870_0 .net "EX1_is_jr", 0 0, v0000028f7d933710_0;  alias, 1 drivers
v0000028f7d9328b0_0 .net "EX1_is_oper2_immed", 0 0, v0000028f7d9333f0_0;  alias, 1 drivers
v0000028f7d9310f0_0 .net "EX1_memread", 0 0, v0000028f7d933c10_0;  alias, 1 drivers
v0000028f7d930c90_0 .net "EX1_memwrite", 0 0, v0000028f7d933490_0;  alias, 1 drivers
v0000028f7d930dd0_0 .net "EX1_opcode", 11 0, v0000028f7d933cb0_0;  alias, 1 drivers
v0000028f7d931e10_0 .net "EX1_predicted", 0 0, v0000028f7d934430_0;  alias, 1 drivers
v0000028f7d9312d0_0 .net "EX1_rd_ind", 4 0, v0000028f7d9341b0_0;  alias, 1 drivers
v0000028f7d930e70_0 .net "EX1_rd_indzero", 0 0, v0000028f7d9337b0_0;  alias, 1 drivers
v0000028f7d931370_0 .net "EX1_regwrite", 0 0, v0000028f7d933fd0_0;  alias, 1 drivers
v0000028f7d9314b0_0 .net "EX1_rs1", 31 0, v0000028f7d934070_0;  alias, 1 drivers
v0000028f7d932630_0 .net "EX1_rs1_ind", 4 0, v0000028f7d933d50_0;  alias, 1 drivers
v0000028f7d932f90_0 .net "EX1_rs2_ind", 4 0, v0000028f7d934110_0;  alias, 1 drivers
v0000028f7d931410_0 .net "EX1_rs2_out", 31 0, L_0000028f7d9c9f60;  alias, 1 drivers
v0000028f7d932e50_0 .var "EX2_ALU_OPER1", 31 0;
v0000028f7d932c70_0 .var "EX2_ALU_OPER2", 31 0;
v0000028f7d931550_0 .var "EX2_PC", 31 0;
v0000028f7d931910_0 .var "EX2_PFC_to_IF", 31 0;
v0000028f7d931eb0_0 .var "EX2_forward_to_B", 31 0;
v0000028f7d9319b0_0 .var "EX2_is_beq", 0 0;
v0000028f7d931c30_0 .var "EX2_is_bne", 0 0;
v0000028f7d931a50_0 .var "EX2_is_jal", 0 0;
v0000028f7d932450_0 .var "EX2_is_jr", 0 0;
v0000028f7d932310_0 .var "EX2_is_oper2_immed", 0 0;
v0000028f7d932950_0 .var "EX2_memread", 0 0;
v0000028f7d931af0_0 .var "EX2_memwrite", 0 0;
v0000028f7d932bd0_0 .var "EX2_opcode", 11 0;
v0000028f7d931b90_0 .var "EX2_predicted", 0 0;
v0000028f7d931f50_0 .var "EX2_rd_ind", 4 0;
v0000028f7d932d10_0 .var "EX2_rd_indzero", 0 0;
v0000028f7d931ff0_0 .var "EX2_regwrite", 0 0;
v0000028f7d932090_0 .var "EX2_rs1", 31 0;
v0000028f7d932130_0 .var "EX2_rs1_ind", 4 0;
v0000028f7d9321d0_0 .var "EX2_rs2_ind", 4 0;
v0000028f7d932270_0 .var "EX2_rs2_out", 31 0;
v0000028f7d9389a0_0 .net "FLUSH", 0 0, v0000028f7d93a3e0_0;  alias, 1 drivers
v0000028f7d939620_0 .net "clk", 0 0, L_0000028f7d9caf90;  1 drivers
v0000028f7d939940_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a97c0 .event posedge, v0000028f7d922350_0, v0000028f7d939620_0;
S_0000028f7d92ffd0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000028f7d93d4d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d93d508 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d93d540 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d93d578 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d93d5b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d93d5e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d93d620 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d93d658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d93d690 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d93d6c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d93d700 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d93d738 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d93d770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d93d7a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d93d7e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d93d818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d93d850 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d93d888 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d93d8c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d93d8f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d93d930 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d93d968 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d93d9a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d93d9d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d93da10 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028f7d965d10 .functor OR 1, L_0000028f7d962a80, L_0000028f7d962b20, C4<0>, C4<0>;
L_0000028f7d965610 .functor AND 1, L_0000028f7d965d10, L_0000028f7d964420, C4<1>, C4<1>;
L_0000028f7d965680 .functor OR 1, L_0000028f7d962a80, L_0000028f7d962b20, C4<0>, C4<0>;
L_0000028f7d9648f0 .functor AND 1, L_0000028f7d965680, L_0000028f7d964420, C4<1>, C4<1>;
L_0000028f7d964880 .functor OR 1, L_0000028f7d962a80, L_0000028f7d962b20, C4<0>, C4<0>;
L_0000028f7d964650 .functor AND 1, L_0000028f7d964880, v0000028f7d9384a0_0, C4<1>, C4<1>;
v0000028f7d935de0_0 .net "EX1_memread", 0 0, v0000028f7d933c10_0;  alias, 1 drivers
v0000028f7d936c40_0 .net "EX1_opcode", 11 0, v0000028f7d933cb0_0;  alias, 1 drivers
v0000028f7d935660_0 .net "EX1_rd_ind", 4 0, v0000028f7d9341b0_0;  alias, 1 drivers
v0000028f7d937640_0 .net "EX1_rd_indzero", 0 0, v0000028f7d9337b0_0;  alias, 1 drivers
v0000028f7d935700_0 .net "EX2_memread", 0 0, v0000028f7d932950_0;  alias, 1 drivers
v0000028f7d937500_0 .net "EX2_opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
v0000028f7d9355c0_0 .net "EX2_rd_ind", 4 0, v0000028f7d931f50_0;  alias, 1 drivers
v0000028f7d9378c0_0 .net "EX2_rd_indzero", 0 0, v0000028f7d932d10_0;  alias, 1 drivers
v0000028f7d936880_0 .net "ID_EX1_flush", 0 0, v0000028f7d9394e0_0;  alias, 1 drivers
v0000028f7d9370a0_0 .net "ID_EX2_flush", 0 0, v0000028f7d93a3e0_0;  alias, 1 drivers
v0000028f7d935840_0 .net "ID_is_beq", 0 0, L_0000028f7d962a80;  alias, 1 drivers
v0000028f7d937a00_0 .net "ID_is_bne", 0 0, L_0000028f7d962b20;  alias, 1 drivers
v0000028f7d937c80_0 .net "ID_is_j", 0 0, L_0000028f7d963de0;  alias, 1 drivers
v0000028f7d936ba0_0 .net "ID_is_jal", 0 0, L_0000028f7d963c00;  alias, 1 drivers
v0000028f7d937000_0 .net "ID_is_jr", 0 0, L_0000028f7d963480;  alias, 1 drivers
v0000028f7d936100_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
v0000028f7d936ec0_0 .net "ID_rs1_ind", 4 0, v0000028f7d94fcb0_0;  alias, 1 drivers
v0000028f7d935980_0 .net "ID_rs2_ind", 4 0, v0000028f7d94ff30_0;  alias, 1 drivers
v0000028f7d9375a0_0 .net "IF_ID_flush", 0 0, v0000028f7d93c1e0_0;  alias, 1 drivers
v0000028f7d935e80_0 .net "IF_ID_write", 0 0, v0000028f7d93b7e0_0;  alias, 1 drivers
v0000028f7d936740_0 .net "PC_src", 2 0, L_0000028f7d961e00;  alias, 1 drivers
v0000028f7d9367e0_0 .net "PFC_to_EX", 31 0, L_0000028f7d961f40;  alias, 1 drivers
v0000028f7d936380_0 .net "PFC_to_IF", 31 0, L_0000028f7d962300;  alias, 1 drivers
v0000028f7d937140_0 .net "WB_rd_ind", 4 0, v0000028f7d94c290_0;  alias, 1 drivers
v0000028f7d935f20_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  alias, 1 drivers
v0000028f7d935fc0_0 .net *"_ivl_11", 0 0, L_0000028f7d9648f0;  1 drivers
v0000028f7d9358e0_0 .net *"_ivl_13", 9 0, L_0000028f7d9637a0;  1 drivers
v0000028f7d935520_0 .net *"_ivl_15", 9 0, L_0000028f7d961cc0;  1 drivers
v0000028f7d9357a0_0 .net *"_ivl_16", 9 0, L_0000028f7d963840;  1 drivers
v0000028f7d937820_0 .net *"_ivl_19", 9 0, L_0000028f7d9619a0;  1 drivers
v0000028f7d935a20_0 .net *"_ivl_20", 9 0, L_0000028f7d961a40;  1 drivers
v0000028f7d936600_0 .net *"_ivl_25", 0 0, L_0000028f7d964880;  1 drivers
v0000028f7d935ac0_0 .net *"_ivl_27", 0 0, L_0000028f7d964650;  1 drivers
v0000028f7d935b60_0 .net *"_ivl_29", 9 0, L_0000028f7d963020;  1 drivers
v0000028f7d937320_0 .net *"_ivl_3", 0 0, L_0000028f7d965d10;  1 drivers
L_0000028f7d9801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000028f7d936e20_0 .net/2u *"_ivl_30", 9 0, L_0000028f7d9801f0;  1 drivers
v0000028f7d9376e0_0 .net *"_ivl_32", 9 0, L_0000028f7d9633e0;  1 drivers
v0000028f7d936060_0 .net *"_ivl_35", 9 0, L_0000028f7d9638e0;  1 drivers
v0000028f7d936240_0 .net *"_ivl_37", 9 0, L_0000028f7d962120;  1 drivers
v0000028f7d9361a0_0 .net *"_ivl_38", 9 0, L_0000028f7d9615e0;  1 drivers
v0000028f7d936920_0 .net *"_ivl_40", 9 0, L_0000028f7d961180;  1 drivers
L_0000028f7d980238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d9362e0_0 .net/2s *"_ivl_45", 21 0, L_0000028f7d980238;  1 drivers
L_0000028f7d980280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d936420_0 .net/2s *"_ivl_50", 21 0, L_0000028f7d980280;  1 drivers
v0000028f7d937780_0 .net *"_ivl_9", 0 0, L_0000028f7d965680;  1 drivers
v0000028f7d936f60_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d937960_0 .net "forward_to_B", 31 0, L_0000028f7d962260;  alias, 1 drivers
v0000028f7d9371e0_0 .net "imm", 31 0, v0000028f7d93c780_0;  1 drivers
v0000028f7d935c00_0 .net "inst", 31 0, v0000028f7d9373c0_0;  alias, 1 drivers
v0000028f7d935ca0_0 .net "is_branch_and_taken", 0 0, L_0000028f7d965610;  alias, 1 drivers
v0000028f7d935d40_0 .net "is_oper2_immed", 0 0, L_0000028f7d9651b0;  alias, 1 drivers
v0000028f7d937280_0 .net "mem_read", 0 0, L_0000028f7d963fc0;  alias, 1 drivers
v0000028f7d9364c0_0 .net "mem_write", 0 0, L_0000028f7d964060;  alias, 1 drivers
v0000028f7d937b40_0 .net "pc", 31 0, v0000028f7d937460_0;  alias, 1 drivers
v0000028f7d9366a0_0 .net "pc_write", 0 0, v0000028f7d93b920_0;  alias, 1 drivers
v0000028f7d9369c0_0 .net "predicted", 0 0, L_0000028f7d964420;  1 drivers
v0000028f7d936560_0 .net "predicted_to_EX", 0 0, v0000028f7d9384a0_0;  alias, 1 drivers
v0000028f7d936a60_0 .net "reg_write", 0 0, L_0000028f7d963f20;  alias, 1 drivers
v0000028f7d936b00_0 .net "reg_write_from_wb", 0 0, v0000028f7d94b570_0;  alias, 1 drivers
v0000028f7d937aa0_0 .net "rs1", 31 0, v0000028f7d93ce60_0;  alias, 1 drivers
v0000028f7d937be0_0 .net "rs2", 31 0, v0000028f7d93cf00_0;  alias, 1 drivers
v0000028f7d936ce0_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
v0000028f7d936d80_0 .net "wr_reg_data", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
L_0000028f7d962260 .functor MUXZ 32, v0000028f7d93cf00_0, v0000028f7d93c780_0, L_0000028f7d9651b0, C4<>;
L_0000028f7d9637a0 .part v0000028f7d937460_0, 0, 10;
L_0000028f7d961cc0 .part v0000028f7d9373c0_0, 0, 10;
L_0000028f7d963840 .arith/sum 10, L_0000028f7d9637a0, L_0000028f7d961cc0;
L_0000028f7d9619a0 .part v0000028f7d9373c0_0, 0, 10;
L_0000028f7d961a40 .functor MUXZ 10, L_0000028f7d9619a0, L_0000028f7d963840, L_0000028f7d9648f0, C4<>;
L_0000028f7d963020 .part v0000028f7d937460_0, 0, 10;
L_0000028f7d9633e0 .arith/sum 10, L_0000028f7d963020, L_0000028f7d9801f0;
L_0000028f7d9638e0 .part v0000028f7d937460_0, 0, 10;
L_0000028f7d962120 .part v0000028f7d9373c0_0, 0, 10;
L_0000028f7d9615e0 .arith/sum 10, L_0000028f7d9638e0, L_0000028f7d962120;
L_0000028f7d961180 .functor MUXZ 10, L_0000028f7d9615e0, L_0000028f7d9633e0, L_0000028f7d964650, C4<>;
L_0000028f7d962300 .concat8 [ 10 22 0 0], L_0000028f7d961a40, L_0000028f7d980238;
L_0000028f7d961f40 .concat8 [ 10 22 0 0], L_0000028f7d961180, L_0000028f7d980280;
S_0000028f7d92f670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000028f7d92ffd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000028f7d93da50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d93da88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d93dac0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d93daf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d93db30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d93db68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d93dba0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d93dbd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d93dc10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d93dc48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d93dc80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d93dcb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d93dcf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d93dd28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d93dd60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d93dd98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d93ddd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d93de08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d93de40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d93de78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d93deb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d93dee8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d93df20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d93df58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d93df90 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028f7d965760 .functor OR 1, L_0000028f7d964420, L_0000028f7d961680, C4<0>, C4<0>;
L_0000028f7d964b90 .functor OR 1, L_0000028f7d965760, L_0000028f7d961c20, C4<0>, C4<0>;
v0000028f7d938540_0 .net "EX1_opcode", 11 0, v0000028f7d933cb0_0;  alias, 1 drivers
v0000028f7d93a020_0 .net "EX2_opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
v0000028f7d939bc0_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
v0000028f7d939d00_0 .net "PC_src", 2 0, L_0000028f7d961e00;  alias, 1 drivers
v0000028f7d938220_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  alias, 1 drivers
L_0000028f7d9803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a340_0 .net/2u *"_ivl_0", 2 0, L_0000028f7d9803e8;  1 drivers
v0000028f7d938cc0_0 .net *"_ivl_10", 0 0, L_0000028f7d9614a0;  1 drivers
L_0000028f7d980508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000028f7d938b80_0 .net/2u *"_ivl_12", 2 0, L_0000028f7d980508;  1 drivers
L_0000028f7d980550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d938860_0 .net/2u *"_ivl_14", 11 0, L_0000028f7d980550;  1 drivers
v0000028f7d93a160_0 .net *"_ivl_16", 0 0, L_0000028f7d961680;  1 drivers
v0000028f7d939a80_0 .net *"_ivl_19", 0 0, L_0000028f7d965760;  1 drivers
L_0000028f7d980430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a2a0_0 .net/2u *"_ivl_2", 11 0, L_0000028f7d980430;  1 drivers
L_0000028f7d980598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d938e00_0 .net/2u *"_ivl_20", 11 0, L_0000028f7d980598;  1 drivers
v0000028f7d939da0_0 .net *"_ivl_22", 0 0, L_0000028f7d961c20;  1 drivers
v0000028f7d9385e0_0 .net *"_ivl_25", 0 0, L_0000028f7d964b90;  1 drivers
L_0000028f7d9805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028f7d938180_0 .net/2u *"_ivl_26", 2 0, L_0000028f7d9805e0;  1 drivers
L_0000028f7d980628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028f7d938680_0 .net/2u *"_ivl_28", 2 0, L_0000028f7d980628;  1 drivers
v0000028f7d938720_0 .net *"_ivl_30", 2 0, L_0000028f7d962bc0;  1 drivers
v0000028f7d938a40_0 .net *"_ivl_32", 2 0, L_0000028f7d961220;  1 drivers
v0000028f7d938fe0_0 .net *"_ivl_34", 2 0, L_0000028f7d9630c0;  1 drivers
v0000028f7d939e40_0 .net *"_ivl_4", 0 0, L_0000028f7d961360;  1 drivers
L_0000028f7d980478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028f7d9391c0_0 .net/2u *"_ivl_6", 2 0, L_0000028f7d980478;  1 drivers
L_0000028f7d9804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028f7d937dc0_0 .net/2u *"_ivl_8", 11 0, L_0000028f7d9804c0;  1 drivers
v0000028f7d939080_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d939580_0 .net "predicted", 0 0, L_0000028f7d964420;  alias, 1 drivers
v0000028f7d939ee0_0 .net "predicted_to_EX", 0 0, v0000028f7d9384a0_0;  alias, 1 drivers
v0000028f7d939f80_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
v0000028f7d938ae0_0 .net "state", 1 0, v0000028f7d938360_0;  1 drivers
L_0000028f7d961360 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980430;
L_0000028f7d9614a0 .cmp/eq 12, v0000028f7d933cb0_0, L_0000028f7d9804c0;
L_0000028f7d961680 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980550;
L_0000028f7d961c20 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980598;
L_0000028f7d962bc0 .functor MUXZ 3, L_0000028f7d980628, L_0000028f7d9805e0, L_0000028f7d964b90, C4<>;
L_0000028f7d961220 .functor MUXZ 3, L_0000028f7d962bc0, L_0000028f7d980508, L_0000028f7d9614a0, C4<>;
L_0000028f7d9630c0 .functor MUXZ 3, L_0000028f7d961220, L_0000028f7d980478, L_0000028f7d961360, C4<>;
L_0000028f7d961e00 .functor MUXZ 3, L_0000028f7d9630c0, L_0000028f7d9803e8, L_0000028f7d9cbd90, C4<>;
S_0000028f7d92eea0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000028f7d92f670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000028f7d93dfd0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d93e008 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d93e040 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d93e078 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d93e0b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d93e0e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d93e120 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d93e158 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d93e190 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d93e1c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d93e200 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d93e238 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d93e270 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d93e2a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d93e2e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d93e318 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d93e350 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d93e388 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d93e3c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d93e3f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d93e430 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d93e468 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d93e4a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d93e4d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d93e510 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028f7d9656f0 .functor OR 1, L_0000028f7d961ae0, L_0000028f7d962ee0, C4<0>, C4<0>;
L_0000028f7d9650d0 .functor OR 1, L_0000028f7d961b80, L_0000028f7d9624e0, C4<0>, C4<0>;
L_0000028f7d964f10 .functor AND 1, L_0000028f7d9656f0, L_0000028f7d9650d0, C4<1>, C4<1>;
L_0000028f7d964b20 .functor NOT 1, L_0000028f7d964f10, C4<0>, C4<0>, C4<0>;
L_0000028f7d965990 .functor OR 1, v0000028f7d960780_0, L_0000028f7d964b20, C4<0>, C4<0>;
L_0000028f7d964420 .functor NOT 1, L_0000028f7d965990, C4<0>, C4<0>, C4<0>;
v0000028f7d9398a0_0 .net "EX_opcode", 11 0, v0000028f7d932bd0_0;  alias, 1 drivers
v0000028f7d93a200_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
v0000028f7d9393a0_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  alias, 1 drivers
L_0000028f7d9802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a480_0 .net/2u *"_ivl_0", 11 0, L_0000028f7d9802c8;  1 drivers
L_0000028f7d980358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028f7d9396c0_0 .net/2u *"_ivl_10", 1 0, L_0000028f7d980358;  1 drivers
v0000028f7d939b20_0 .net *"_ivl_12", 0 0, L_0000028f7d961b80;  1 drivers
L_0000028f7d9803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028f7d9382c0_0 .net/2u *"_ivl_14", 1 0, L_0000028f7d9803a0;  1 drivers
v0000028f7d938f40_0 .net *"_ivl_16", 0 0, L_0000028f7d9624e0;  1 drivers
v0000028f7d9399e0_0 .net *"_ivl_19", 0 0, L_0000028f7d9650d0;  1 drivers
v0000028f7d939760_0 .net *"_ivl_2", 0 0, L_0000028f7d961ae0;  1 drivers
v0000028f7d939800_0 .net *"_ivl_21", 0 0, L_0000028f7d964f10;  1 drivers
v0000028f7d9380e0_0 .net *"_ivl_22", 0 0, L_0000028f7d964b20;  1 drivers
v0000028f7d939c60_0 .net *"_ivl_25", 0 0, L_0000028f7d965990;  1 drivers
L_0000028f7d980310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d938900_0 .net/2u *"_ivl_4", 11 0, L_0000028f7d980310;  1 drivers
v0000028f7d938d60_0 .net *"_ivl_6", 0 0, L_0000028f7d962ee0;  1 drivers
v0000028f7d9387c0_0 .net *"_ivl_9", 0 0, L_0000028f7d9656f0;  1 drivers
v0000028f7d938400_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d93a0c0_0 .net "predicted", 0 0, L_0000028f7d964420;  alias, 1 drivers
v0000028f7d9384a0_0 .var "predicted_to_EX", 0 0;
v0000028f7d939120_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
v0000028f7d938360_0 .var "state", 1 0;
E_0000028f7d8a9540 .event posedge, v0000028f7d938400_0, v0000028f7d922350_0;
L_0000028f7d961ae0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9802c8;
L_0000028f7d962ee0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980310;
L_0000028f7d961b80 .cmp/eq 2, v0000028f7d938360_0, L_0000028f7d980358;
L_0000028f7d9624e0 .cmp/eq 2, v0000028f7d938360_0, L_0000028f7d9803a0;
S_0000028f7d92f990 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000028f7d92ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000028f7d940560 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d940598 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d9405d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d940608 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d940640 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d940678 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d9406b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d9406e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d940720 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d940758 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d940790 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d9407c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d940800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d940838 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d940870 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d9408a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d9408e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d940918 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d940950 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d940988 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d9409c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d9409f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d940a30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d940a68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d940aa0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d938c20_0 .net "EX1_memread", 0 0, v0000028f7d933c10_0;  alias, 1 drivers
v0000028f7d937e60_0 .net "EX1_rd_ind", 4 0, v0000028f7d9341b0_0;  alias, 1 drivers
v0000028f7d938ea0_0 .net "EX1_rd_indzero", 0 0, v0000028f7d9337b0_0;  alias, 1 drivers
v0000028f7d939260_0 .net "EX2_memread", 0 0, v0000028f7d932950_0;  alias, 1 drivers
v0000028f7d939300_0 .net "EX2_rd_ind", 4 0, v0000028f7d931f50_0;  alias, 1 drivers
v0000028f7d939440_0 .net "EX2_rd_indzero", 0 0, v0000028f7d932d10_0;  alias, 1 drivers
v0000028f7d9394e0_0 .var "ID_EX1_flush", 0 0;
v0000028f7d93a3e0_0 .var "ID_EX2_flush", 0 0;
v0000028f7d937f00_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
v0000028f7d937fa0_0 .net "ID_rs1_ind", 4 0, v0000028f7d94fcb0_0;  alias, 1 drivers
v0000028f7d938040_0 .net "ID_rs2_ind", 4 0, v0000028f7d94ff30_0;  alias, 1 drivers
v0000028f7d93b7e0_0 .var "IF_ID_Write", 0 0;
v0000028f7d93c1e0_0 .var "IF_ID_flush", 0 0;
v0000028f7d93b920_0 .var "PC_Write", 0 0;
v0000028f7d93a660_0 .net "Wrong_prediction", 0 0, L_0000028f7d9cbd90;  alias, 1 drivers
E_0000028f7d8a9580/0 .event anyedge, v0000028f7d927580_0, v0000028f7d933c10_0, v0000028f7d9337b0_0, v0000028f7d931190_0;
E_0000028f7d8a9580/1 .event anyedge, v0000028f7d9341b0_0, v0000028f7d931050_0, v0000028f7d846480_0, v0000028f7d932d10_0;
E_0000028f7d8a9580/2 .event anyedge, v0000028f7d9228f0_0, v0000028f7d930d30_0;
E_0000028f7d8a9580 .event/or E_0000028f7d8a9580/0, E_0000028f7d8a9580/1, E_0000028f7d8a9580/2;
S_0000028f7d9302f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000028f7d92ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000028f7d948af0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d948b28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d948b60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d948b98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d948bd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d948c08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d948c40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d948c78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d948cb0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d948ce8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d948d20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d948d58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d948d90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d948dc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d948e00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d948e38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d948e70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d948ea8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d948ee0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d948f18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d948f50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d948f88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d948fc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d948ff8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d949030 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028f7d9643b0 .functor OR 1, L_0000028f7d961400, L_0000028f7d962440, C4<0>, C4<0>;
L_0000028f7d965920 .functor OR 1, L_0000028f7d9643b0, L_0000028f7d961fe0, C4<0>, C4<0>;
L_0000028f7d964f80 .functor OR 1, L_0000028f7d965920, L_0000028f7d9621c0, C4<0>, C4<0>;
L_0000028f7d964ff0 .functor OR 1, L_0000028f7d964f80, L_0000028f7d962760, C4<0>, C4<0>;
L_0000028f7d965060 .functor OR 1, L_0000028f7d964ff0, L_0000028f7d962e40, C4<0>, C4<0>;
L_0000028f7d964d50 .functor OR 1, L_0000028f7d965060, L_0000028f7d962580, C4<0>, C4<0>;
L_0000028f7d965140 .functor OR 1, L_0000028f7d964d50, L_0000028f7d962f80, C4<0>, C4<0>;
L_0000028f7d9651b0 .functor OR 1, L_0000028f7d965140, L_0000028f7d962940, C4<0>, C4<0>;
L_0000028f7d965220 .functor OR 1, L_0000028f7d963b60, L_0000028f7d963a20, C4<0>, C4<0>;
L_0000028f7d965370 .functor OR 1, L_0000028f7d965220, L_0000028f7d963d40, C4<0>, C4<0>;
L_0000028f7d964960 .functor OR 1, L_0000028f7d965370, L_0000028f7d963ac0, C4<0>, C4<0>;
L_0000028f7d9649d0 .functor OR 1, L_0000028f7d964960, L_0000028f7d963ca0, C4<0>, C4<0>;
v0000028f7d93af20_0 .net "ID_opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
L_0000028f7d980670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93b880_0 .net/2u *"_ivl_0", 11 0, L_0000028f7d980670;  1 drivers
L_0000028f7d980700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93bba0_0 .net/2u *"_ivl_10", 11 0, L_0000028f7d980700;  1 drivers
L_0000028f7d980bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93b740_0 .net/2u *"_ivl_102", 11 0, L_0000028f7d980bc8;  1 drivers
L_0000028f7d980c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93afc0_0 .net/2u *"_ivl_106", 11 0, L_0000028f7d980c10;  1 drivers
v0000028f7d93c640_0 .net *"_ivl_12", 0 0, L_0000028f7d961fe0;  1 drivers
v0000028f7d93c5a0_0 .net *"_ivl_15", 0 0, L_0000028f7d965920;  1 drivers
L_0000028f7d980748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93c960_0 .net/2u *"_ivl_16", 11 0, L_0000028f7d980748;  1 drivers
v0000028f7d93c8c0_0 .net *"_ivl_18", 0 0, L_0000028f7d9621c0;  1 drivers
v0000028f7d93ae80_0 .net *"_ivl_2", 0 0, L_0000028f7d961400;  1 drivers
v0000028f7d93c0a0_0 .net *"_ivl_21", 0 0, L_0000028f7d964f80;  1 drivers
L_0000028f7d980790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a840_0 .net/2u *"_ivl_22", 11 0, L_0000028f7d980790;  1 drivers
v0000028f7d93c140_0 .net *"_ivl_24", 0 0, L_0000028f7d962760;  1 drivers
v0000028f7d93c6e0_0 .net *"_ivl_27", 0 0, L_0000028f7d964ff0;  1 drivers
L_0000028f7d9807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93c280_0 .net/2u *"_ivl_28", 11 0, L_0000028f7d9807d8;  1 drivers
v0000028f7d93b100_0 .net *"_ivl_30", 0 0, L_0000028f7d962e40;  1 drivers
v0000028f7d93bec0_0 .net *"_ivl_33", 0 0, L_0000028f7d965060;  1 drivers
L_0000028f7d980820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a980_0 .net/2u *"_ivl_34", 11 0, L_0000028f7d980820;  1 drivers
v0000028f7d93aac0_0 .net *"_ivl_36", 0 0, L_0000028f7d962580;  1 drivers
v0000028f7d93cc80_0 .net *"_ivl_39", 0 0, L_0000028f7d964d50;  1 drivers
L_0000028f7d9806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a8e0_0 .net/2u *"_ivl_4", 11 0, L_0000028f7d9806b8;  1 drivers
L_0000028f7d980868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000028f7d93b9c0_0 .net/2u *"_ivl_40", 11 0, L_0000028f7d980868;  1 drivers
v0000028f7d93ba60_0 .net *"_ivl_42", 0 0, L_0000028f7d962f80;  1 drivers
v0000028f7d93c320_0 .net *"_ivl_45", 0 0, L_0000028f7d965140;  1 drivers
L_0000028f7d9808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93ade0_0 .net/2u *"_ivl_46", 11 0, L_0000028f7d9808b0;  1 drivers
v0000028f7d93b060_0 .net *"_ivl_48", 0 0, L_0000028f7d962940;  1 drivers
L_0000028f7d9808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93c3c0_0 .net/2u *"_ivl_52", 11 0, L_0000028f7d9808f8;  1 drivers
L_0000028f7d980940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93ca00_0 .net/2u *"_ivl_56", 11 0, L_0000028f7d980940;  1 drivers
v0000028f7d93ac00_0 .net *"_ivl_6", 0 0, L_0000028f7d962440;  1 drivers
L_0000028f7d980988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93be20_0 .net/2u *"_ivl_60", 11 0, L_0000028f7d980988;  1 drivers
L_0000028f7d9809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93aca0_0 .net/2u *"_ivl_64", 11 0, L_0000028f7d9809d0;  1 drivers
L_0000028f7d980a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93bb00_0 .net/2u *"_ivl_68", 11 0, L_0000028f7d980a18;  1 drivers
L_0000028f7d980a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93a7a0_0 .net/2u *"_ivl_72", 11 0, L_0000028f7d980a60;  1 drivers
v0000028f7d93a5c0_0 .net *"_ivl_74", 0 0, L_0000028f7d963b60;  1 drivers
L_0000028f7d980aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93caa0_0 .net/2u *"_ivl_76", 11 0, L_0000028f7d980aa8;  1 drivers
v0000028f7d93b420_0 .net *"_ivl_78", 0 0, L_0000028f7d963a20;  1 drivers
v0000028f7d93ad40_0 .net *"_ivl_81", 0 0, L_0000028f7d965220;  1 drivers
L_0000028f7d980af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93b1a0_0 .net/2u *"_ivl_82", 11 0, L_0000028f7d980af0;  1 drivers
v0000028f7d93bf60_0 .net *"_ivl_84", 0 0, L_0000028f7d963d40;  1 drivers
v0000028f7d93c460_0 .net *"_ivl_87", 0 0, L_0000028f7d965370;  1 drivers
L_0000028f7d980b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93cbe0_0 .net/2u *"_ivl_88", 11 0, L_0000028f7d980b38;  1 drivers
v0000028f7d93c500_0 .net *"_ivl_9", 0 0, L_0000028f7d9643b0;  1 drivers
v0000028f7d93b560_0 .net *"_ivl_90", 0 0, L_0000028f7d963ac0;  1 drivers
v0000028f7d93b240_0 .net *"_ivl_93", 0 0, L_0000028f7d964960;  1 drivers
L_0000028f7d980b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d93b2e0_0 .net/2u *"_ivl_94", 11 0, L_0000028f7d980b80;  1 drivers
v0000028f7d93cb40_0 .net *"_ivl_96", 0 0, L_0000028f7d963ca0;  1 drivers
v0000028f7d93b380_0 .net *"_ivl_99", 0 0, L_0000028f7d9649d0;  1 drivers
v0000028f7d93bc40_0 .net "is_beq", 0 0, L_0000028f7d962a80;  alias, 1 drivers
v0000028f7d93ab60_0 .net "is_bne", 0 0, L_0000028f7d962b20;  alias, 1 drivers
v0000028f7d93aa20_0 .net "is_j", 0 0, L_0000028f7d963de0;  alias, 1 drivers
v0000028f7d93bce0_0 .net "is_jal", 0 0, L_0000028f7d963c00;  alias, 1 drivers
v0000028f7d93bd80_0 .net "is_jr", 0 0, L_0000028f7d963480;  alias, 1 drivers
v0000028f7d93c000_0 .net "is_oper2_immed", 0 0, L_0000028f7d9651b0;  alias, 1 drivers
v0000028f7d93b4c0_0 .net "memread", 0 0, L_0000028f7d963fc0;  alias, 1 drivers
v0000028f7d93b600_0 .net "memwrite", 0 0, L_0000028f7d964060;  alias, 1 drivers
v0000028f7d93b6a0_0 .net "regwrite", 0 0, L_0000028f7d963f20;  alias, 1 drivers
L_0000028f7d961400 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980670;
L_0000028f7d962440 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9806b8;
L_0000028f7d961fe0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980700;
L_0000028f7d9621c0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980748;
L_0000028f7d962760 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980790;
L_0000028f7d962e40 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9807d8;
L_0000028f7d962580 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980820;
L_0000028f7d962f80 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980868;
L_0000028f7d962940 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9808b0;
L_0000028f7d962a80 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9808f8;
L_0000028f7d962b20 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980940;
L_0000028f7d963480 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980988;
L_0000028f7d963c00 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d9809d0;
L_0000028f7d963de0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980a18;
L_0000028f7d963b60 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980a60;
L_0000028f7d963a20 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980aa8;
L_0000028f7d963d40 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980af0;
L_0000028f7d963ac0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980b38;
L_0000028f7d963ca0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980b80;
L_0000028f7d963f20 .reduce/nor L_0000028f7d9649d0;
L_0000028f7d963fc0 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980bc8;
L_0000028f7d964060 .cmp/eq 12, v0000028f7d94f0d0_0, L_0000028f7d980c10;
S_0000028f7d92f4e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000028f7d92ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000028f7d949070 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d9490a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d9490e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d949118 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d949150 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d949188 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d9491c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d9491f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d949230 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d949268 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d9492a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d9492d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d949310 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d949348 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d949380 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d9493b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d9493f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d949428 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d949460 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d949498 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d9494d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d949508 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d949540 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d949578 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d9495b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d93c780_0 .var "Immed", 31 0;
v0000028f7d93a520_0 .net "Inst", 31 0, v0000028f7d9373c0_0;  alias, 1 drivers
v0000028f7d93a700_0 .net "opcode", 11 0, v0000028f7d94f0d0_0;  alias, 1 drivers
E_0000028f7d8a95c0 .event anyedge, v0000028f7d930d30_0, v0000028f7d93a520_0;
S_0000028f7d92fcb0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000028f7d92ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000028f7d93ce60_0 .var "Read_data1", 31 0;
v0000028f7d93cf00_0 .var "Read_data2", 31 0;
v0000028f7d93cdc0_0 .net "Read_reg1", 4 0, v0000028f7d94fcb0_0;  alias, 1 drivers
v0000028f7d93d220_0 .net "Read_reg2", 4 0, v0000028f7d94ff30_0;  alias, 1 drivers
v0000028f7d93d400_0 .net "Write_data", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d93cd20_0 .net "Write_en", 0 0, v0000028f7d94b570_0;  alias, 1 drivers
v0000028f7d93cfa0_0 .net "Write_reg", 4 0, v0000028f7d94c290_0;  alias, 1 drivers
v0000028f7d93d040_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d93d0e0_0 .var/i "i", 31 0;
v0000028f7d93d180 .array "reg_file", 0 31, 31 0;
v0000028f7d93d2c0_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a8bc0 .event posedge, v0000028f7d938400_0;
S_0000028f7d930480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000028f7d92fcb0;
 .timescale 0 0;
v0000028f7d93d360_0 .var/i "i", 31 0;
S_0000028f7d92fb20 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000028f7d9495f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d949628 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d949660 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d949698 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d9496d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d949708 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d949740 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d949778 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d9497b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d9497e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d949820 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d949858 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d949890 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d9498c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d949900 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d949938 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d949970 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d9499a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d9499e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d949a18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d949a50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d949a88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d949ac0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d949af8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d949b30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d9373c0_0 .var "ID_INST", 31 0;
v0000028f7d937460_0 .var "ID_PC", 31 0;
v0000028f7d94f0d0_0 .var "ID_opcode", 11 0;
v0000028f7d94f990_0 .var "ID_rd_ind", 4 0;
v0000028f7d94fcb0_0 .var "ID_rs1_ind", 4 0;
v0000028f7d94ff30_0 .var "ID_rs2_ind", 4 0;
v0000028f7d94fd50_0 .net "IF_FLUSH", 0 0, v0000028f7d93c1e0_0;  alias, 1 drivers
v0000028f7d950890_0 .net "IF_INST", 31 0, L_0000028f7d965b50;  alias, 1 drivers
v0000028f7d94f170_0 .net "IF_PC", 31 0, v0000028f7d951010_0;  alias, 1 drivers
v0000028f7d94ec70_0 .net "clk", 0 0, L_0000028f7d9655a0;  1 drivers
v0000028f7d94fc10_0 .net "if_id_Write", 0 0, v0000028f7d93b7e0_0;  alias, 1 drivers
v0000028f7d94f8f0_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a9600 .event posedge, v0000028f7d922350_0, v0000028f7d94ec70_0;
S_0000028f7d9307a0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000028f7d94bed0_0 .net "EX1_PFC", 31 0, L_0000028f7d95d080;  alias, 1 drivers
v0000028f7d949ef0_0 .net "EX2_PFC", 31 0, v0000028f7d931910_0;  alias, 1 drivers
v0000028f7d94acb0_0 .net "ID_PFC", 31 0, L_0000028f7d962300;  alias, 1 drivers
v0000028f7d94bc50_0 .net "PC_src", 2 0, L_0000028f7d961e00;  alias, 1 drivers
v0000028f7d94b9d0_0 .net "PC_write", 0 0, v0000028f7d93b920_0;  alias, 1 drivers
L_0000028f7d980088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f7d94b4d0_0 .net/2u *"_ivl_0", 31 0, L_0000028f7d980088;  1 drivers
v0000028f7d94bcf0_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d94ab70_0 .net "inst", 31 0, L_0000028f7d965b50;  alias, 1 drivers
v0000028f7d94a670_0 .net "inst_mem_in", 31 0, v0000028f7d951010_0;  alias, 1 drivers
v0000028f7d94a030_0 .net "pc_reg_in", 31 0, L_0000028f7d964e30;  1 drivers
v0000028f7d94a350_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
L_0000028f7d962da0 .arith/sum 32, v0000028f7d951010_0, L_0000028f7d980088;
S_0000028f7d92fe40 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000028f7d9307a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000028f7d965b50 .functor BUFZ 32, L_0000028f7d9632a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d94f210_0 .net "Data_Out", 31 0, L_0000028f7d965b50;  alias, 1 drivers
v0000028f7d950750 .array "InstMem", 0 1023, 31 0;
v0000028f7d950250_0 .net *"_ivl_0", 31 0, L_0000028f7d9632a0;  1 drivers
v0000028f7d94f7b0_0 .net *"_ivl_3", 9 0, L_0000028f7d9635c0;  1 drivers
v0000028f7d94f850_0 .net *"_ivl_4", 11 0, L_0000028f7d963660;  1 drivers
L_0000028f7d9801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f7d950c50_0 .net *"_ivl_7", 1 0, L_0000028f7d9801a8;  1 drivers
v0000028f7d951330_0 .net "addr", 31 0, v0000028f7d951010_0;  alias, 1 drivers
v0000028f7d9507f0_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d94ffd0_0 .var/i "i", 31 0;
L_0000028f7d9632a0 .array/port v0000028f7d950750, L_0000028f7d963660;
L_0000028f7d9635c0 .part v0000028f7d951010_0, 0, 10;
L_0000028f7d963660 .concat [ 10 2 0 0], L_0000028f7d9635c0, L_0000028f7d9801a8;
S_0000028f7d92f1c0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000028f7d9307a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000028f7d8a96c0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000028f7d94f710_0 .net "DataIn", 31 0, L_0000028f7d964e30;  alias, 1 drivers
v0000028f7d951010_0 .var "DataOut", 31 0;
v0000028f7d950070_0 .net "PC_Write", 0 0, v0000028f7d93b920_0;  alias, 1 drivers
v0000028f7d950ed0_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d94ee50_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
S_0000028f7d930160 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000028f7d9307a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000028f7d8a8d00 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000028f7d8a17c0 .functor NOT 1, L_0000028f7d962800, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a18a0 .functor NOT 1, L_0000028f7d961720, C4<0>, C4<0>, C4<0>;
L_0000028f7d8a16e0 .functor AND 1, L_0000028f7d8a17c0, L_0000028f7d8a18a0, C4<1>, C4<1>;
L_0000028f7d83c000 .functor NOT 1, L_0000028f7d961860, C4<0>, C4<0>, C4<0>;
L_0000028f7d83b5f0 .functor AND 1, L_0000028f7d8a16e0, L_0000028f7d83c000, C4<1>, C4<1>;
L_0000028f7d83ba50 .functor AND 32, L_0000028f7d961900, L_0000028f7d962da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d83b3c0 .functor NOT 1, L_0000028f7d963520, C4<0>, C4<0>, C4<0>;
L_0000028f7d964ab0 .functor NOT 1, L_0000028f7d9629e0, C4<0>, C4<0>, C4<0>;
L_0000028f7d965450 .functor AND 1, L_0000028f7d83b3c0, L_0000028f7d964ab0, C4<1>, C4<1>;
L_0000028f7d964ea0 .functor AND 1, L_0000028f7d965450, L_0000028f7d9617c0, C4<1>, C4<1>;
L_0000028f7d965290 .functor AND 32, L_0000028f7d963200, L_0000028f7d962300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d964dc0 .functor OR 32, L_0000028f7d83ba50, L_0000028f7d965290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9641f0 .functor NOT 1, L_0000028f7d9623a0, C4<0>, C4<0>, C4<0>;
L_0000028f7d965ca0 .functor AND 1, L_0000028f7d9641f0, L_0000028f7d9626c0, C4<1>, C4<1>;
L_0000028f7d964180 .functor NOT 1, L_0000028f7d961540, C4<0>, C4<0>, C4<0>;
L_0000028f7d9645e0 .functor AND 1, L_0000028f7d965ca0, L_0000028f7d964180, C4<1>, C4<1>;
L_0000028f7d964c70 .functor AND 32, L_0000028f7d9628a0, v0000028f7d951010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d965300 .functor OR 32, L_0000028f7d964dc0, L_0000028f7d964c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d964490 .functor NOT 1, L_0000028f7d9612c0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9647a0 .functor AND 1, L_0000028f7d964490, L_0000028f7d963700, C4<1>, C4<1>;
L_0000028f7d965530 .functor AND 1, L_0000028f7d9647a0, L_0000028f7d962620, C4<1>, C4<1>;
L_0000028f7d964810 .functor AND 32, L_0000028f7d963160, L_0000028f7d95d080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d964260 .functor OR 32, L_0000028f7d965300, L_0000028f7d964810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f7d9642d0 .functor NOT 1, L_0000028f7d962080, C4<0>, C4<0>, C4<0>;
L_0000028f7d964340 .functor AND 1, L_0000028f7d961d60, L_0000028f7d9642d0, C4<1>, C4<1>;
L_0000028f7d9646c0 .functor NOT 1, L_0000028f7d963340, C4<0>, C4<0>, C4<0>;
L_0000028f7d9654c0 .functor AND 1, L_0000028f7d964340, L_0000028f7d9646c0, C4<1>, C4<1>;
L_0000028f7d9658b0 .functor AND 32, L_0000028f7d962d00, v0000028f7d931910_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d964e30 .functor OR 32, L_0000028f7d964260, L_0000028f7d9658b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d9506b0_0 .net *"_ivl_1", 0 0, L_0000028f7d962800;  1 drivers
v0000028f7d94ed10_0 .net *"_ivl_11", 0 0, L_0000028f7d961860;  1 drivers
v0000028f7d94f2b0_0 .net *"_ivl_12", 0 0, L_0000028f7d83c000;  1 drivers
v0000028f7d94fb70_0 .net *"_ivl_14", 0 0, L_0000028f7d83b5f0;  1 drivers
v0000028f7d94f030_0 .net *"_ivl_16", 31 0, L_0000028f7d961900;  1 drivers
v0000028f7d950110_0 .net *"_ivl_18", 31 0, L_0000028f7d83ba50;  1 drivers
v0000028f7d94fa30_0 .net *"_ivl_2", 0 0, L_0000028f7d8a17c0;  1 drivers
v0000028f7d9510b0_0 .net *"_ivl_21", 0 0, L_0000028f7d963520;  1 drivers
v0000028f7d94fdf0_0 .net *"_ivl_22", 0 0, L_0000028f7d83b3c0;  1 drivers
v0000028f7d94f350_0 .net *"_ivl_25", 0 0, L_0000028f7d9629e0;  1 drivers
v0000028f7d94ef90_0 .net *"_ivl_26", 0 0, L_0000028f7d964ab0;  1 drivers
v0000028f7d94f3f0_0 .net *"_ivl_28", 0 0, L_0000028f7d965450;  1 drivers
v0000028f7d94f490_0 .net *"_ivl_31", 0 0, L_0000028f7d9617c0;  1 drivers
v0000028f7d9501b0_0 .net *"_ivl_32", 0 0, L_0000028f7d964ea0;  1 drivers
v0000028f7d950930_0 .net *"_ivl_34", 31 0, L_0000028f7d963200;  1 drivers
v0000028f7d9509d0_0 .net *"_ivl_36", 31 0, L_0000028f7d965290;  1 drivers
v0000028f7d950a70_0 .net *"_ivl_38", 31 0, L_0000028f7d964dc0;  1 drivers
v0000028f7d94f5d0_0 .net *"_ivl_41", 0 0, L_0000028f7d9623a0;  1 drivers
v0000028f7d950430_0 .net *"_ivl_42", 0 0, L_0000028f7d9641f0;  1 drivers
v0000028f7d9502f0_0 .net *"_ivl_45", 0 0, L_0000028f7d9626c0;  1 drivers
v0000028f7d94fe90_0 .net *"_ivl_46", 0 0, L_0000028f7d965ca0;  1 drivers
v0000028f7d950390_0 .net *"_ivl_49", 0 0, L_0000028f7d961540;  1 drivers
v0000028f7d9504d0_0 .net *"_ivl_5", 0 0, L_0000028f7d961720;  1 drivers
v0000028f7d94edb0_0 .net *"_ivl_50", 0 0, L_0000028f7d964180;  1 drivers
v0000028f7d94fad0_0 .net *"_ivl_52", 0 0, L_0000028f7d9645e0;  1 drivers
v0000028f7d94f530_0 .net *"_ivl_54", 31 0, L_0000028f7d9628a0;  1 drivers
v0000028f7d950e30_0 .net *"_ivl_56", 31 0, L_0000028f7d964c70;  1 drivers
v0000028f7d950570_0 .net *"_ivl_58", 31 0, L_0000028f7d965300;  1 drivers
v0000028f7d94ebd0_0 .net *"_ivl_6", 0 0, L_0000028f7d8a18a0;  1 drivers
v0000028f7d94f670_0 .net *"_ivl_61", 0 0, L_0000028f7d9612c0;  1 drivers
v0000028f7d951150_0 .net *"_ivl_62", 0 0, L_0000028f7d964490;  1 drivers
v0000028f7d950610_0 .net *"_ivl_65", 0 0, L_0000028f7d963700;  1 drivers
v0000028f7d950b10_0 .net *"_ivl_66", 0 0, L_0000028f7d9647a0;  1 drivers
v0000028f7d950bb0_0 .net *"_ivl_69", 0 0, L_0000028f7d962620;  1 drivers
v0000028f7d950cf0_0 .net *"_ivl_70", 0 0, L_0000028f7d965530;  1 drivers
v0000028f7d950d90_0 .net *"_ivl_72", 31 0, L_0000028f7d963160;  1 drivers
v0000028f7d9511f0_0 .net *"_ivl_74", 31 0, L_0000028f7d964810;  1 drivers
v0000028f7d951290_0 .net *"_ivl_76", 31 0, L_0000028f7d964260;  1 drivers
v0000028f7d94eef0_0 .net *"_ivl_79", 0 0, L_0000028f7d961d60;  1 drivers
v0000028f7d951510_0 .net *"_ivl_8", 0 0, L_0000028f7d8a16e0;  1 drivers
v0000028f7d951470_0 .net *"_ivl_81", 0 0, L_0000028f7d962080;  1 drivers
v0000028f7d951ab0_0 .net *"_ivl_82", 0 0, L_0000028f7d9642d0;  1 drivers
v0000028f7d9515b0_0 .net *"_ivl_84", 0 0, L_0000028f7d964340;  1 drivers
v0000028f7d951790_0 .net *"_ivl_87", 0 0, L_0000028f7d963340;  1 drivers
v0000028f7d951830_0 .net *"_ivl_88", 0 0, L_0000028f7d9646c0;  1 drivers
v0000028f7d9518d0_0 .net *"_ivl_90", 0 0, L_0000028f7d9654c0;  1 drivers
v0000028f7d951a10_0 .net *"_ivl_92", 31 0, L_0000028f7d962d00;  1 drivers
v0000028f7d9513d0_0 .net *"_ivl_94", 31 0, L_0000028f7d9658b0;  1 drivers
v0000028f7d951970_0 .net "ina", 31 0, L_0000028f7d962da0;  1 drivers
v0000028f7d951650_0 .net "inb", 31 0, L_0000028f7d962300;  alias, 1 drivers
v0000028f7d9516f0_0 .net "inc", 31 0, v0000028f7d951010_0;  alias, 1 drivers
v0000028f7d94b250_0 .net "ind", 31 0, L_0000028f7d95d080;  alias, 1 drivers
v0000028f7d94a490_0 .net "ine", 31 0, v0000028f7d931910_0;  alias, 1 drivers
L_0000028f7d9800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d94a7b0_0 .net "inf", 31 0, L_0000028f7d9800d0;  1 drivers
L_0000028f7d980118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d94aad0_0 .net "ing", 31 0, L_0000028f7d980118;  1 drivers
L_0000028f7d980160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7d94aa30_0 .net "inh", 31 0, L_0000028f7d980160;  1 drivers
v0000028f7d94a0d0_0 .net "out", 31 0, L_0000028f7d964e30;  alias, 1 drivers
v0000028f7d94be30_0 .net "sel", 2 0, L_0000028f7d961e00;  alias, 1 drivers
L_0000028f7d962800 .part L_0000028f7d961e00, 2, 1;
L_0000028f7d961720 .part L_0000028f7d961e00, 1, 1;
L_0000028f7d961860 .part L_0000028f7d961e00, 0, 1;
LS_0000028f7d961900_0_0 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_4 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_8 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_12 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_16 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_20 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_24 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_0_28 .concat [ 1 1 1 1], L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0, L_0000028f7d83b5f0;
LS_0000028f7d961900_1_0 .concat [ 4 4 4 4], LS_0000028f7d961900_0_0, LS_0000028f7d961900_0_4, LS_0000028f7d961900_0_8, LS_0000028f7d961900_0_12;
LS_0000028f7d961900_1_4 .concat [ 4 4 4 4], LS_0000028f7d961900_0_16, LS_0000028f7d961900_0_20, LS_0000028f7d961900_0_24, LS_0000028f7d961900_0_28;
L_0000028f7d961900 .concat [ 16 16 0 0], LS_0000028f7d961900_1_0, LS_0000028f7d961900_1_4;
L_0000028f7d963520 .part L_0000028f7d961e00, 2, 1;
L_0000028f7d9629e0 .part L_0000028f7d961e00, 1, 1;
L_0000028f7d9617c0 .part L_0000028f7d961e00, 0, 1;
LS_0000028f7d963200_0_0 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_4 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_8 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_12 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_16 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_20 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_24 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_0_28 .concat [ 1 1 1 1], L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0, L_0000028f7d964ea0;
LS_0000028f7d963200_1_0 .concat [ 4 4 4 4], LS_0000028f7d963200_0_0, LS_0000028f7d963200_0_4, LS_0000028f7d963200_0_8, LS_0000028f7d963200_0_12;
LS_0000028f7d963200_1_4 .concat [ 4 4 4 4], LS_0000028f7d963200_0_16, LS_0000028f7d963200_0_20, LS_0000028f7d963200_0_24, LS_0000028f7d963200_0_28;
L_0000028f7d963200 .concat [ 16 16 0 0], LS_0000028f7d963200_1_0, LS_0000028f7d963200_1_4;
L_0000028f7d9623a0 .part L_0000028f7d961e00, 2, 1;
L_0000028f7d9626c0 .part L_0000028f7d961e00, 1, 1;
L_0000028f7d961540 .part L_0000028f7d961e00, 0, 1;
LS_0000028f7d9628a0_0_0 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_4 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_8 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_12 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_16 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_20 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_24 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_0_28 .concat [ 1 1 1 1], L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0, L_0000028f7d9645e0;
LS_0000028f7d9628a0_1_0 .concat [ 4 4 4 4], LS_0000028f7d9628a0_0_0, LS_0000028f7d9628a0_0_4, LS_0000028f7d9628a0_0_8, LS_0000028f7d9628a0_0_12;
LS_0000028f7d9628a0_1_4 .concat [ 4 4 4 4], LS_0000028f7d9628a0_0_16, LS_0000028f7d9628a0_0_20, LS_0000028f7d9628a0_0_24, LS_0000028f7d9628a0_0_28;
L_0000028f7d9628a0 .concat [ 16 16 0 0], LS_0000028f7d9628a0_1_0, LS_0000028f7d9628a0_1_4;
L_0000028f7d9612c0 .part L_0000028f7d961e00, 2, 1;
L_0000028f7d963700 .part L_0000028f7d961e00, 1, 1;
L_0000028f7d962620 .part L_0000028f7d961e00, 0, 1;
LS_0000028f7d963160_0_0 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_4 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_8 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_12 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_16 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_20 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_24 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_0_28 .concat [ 1 1 1 1], L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530, L_0000028f7d965530;
LS_0000028f7d963160_1_0 .concat [ 4 4 4 4], LS_0000028f7d963160_0_0, LS_0000028f7d963160_0_4, LS_0000028f7d963160_0_8, LS_0000028f7d963160_0_12;
LS_0000028f7d963160_1_4 .concat [ 4 4 4 4], LS_0000028f7d963160_0_16, LS_0000028f7d963160_0_20, LS_0000028f7d963160_0_24, LS_0000028f7d963160_0_28;
L_0000028f7d963160 .concat [ 16 16 0 0], LS_0000028f7d963160_1_0, LS_0000028f7d963160_1_4;
L_0000028f7d961d60 .part L_0000028f7d961e00, 2, 1;
L_0000028f7d962080 .part L_0000028f7d961e00, 1, 1;
L_0000028f7d963340 .part L_0000028f7d961e00, 0, 1;
LS_0000028f7d962d00_0_0 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_4 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_8 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_12 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_16 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_20 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_24 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_0_28 .concat [ 1 1 1 1], L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0, L_0000028f7d9654c0;
LS_0000028f7d962d00_1_0 .concat [ 4 4 4 4], LS_0000028f7d962d00_0_0, LS_0000028f7d962d00_0_4, LS_0000028f7d962d00_0_8, LS_0000028f7d962d00_0_12;
LS_0000028f7d962d00_1_4 .concat [ 4 4 4 4], LS_0000028f7d962d00_0_16, LS_0000028f7d962d00_0_20, LS_0000028f7d962d00_0_24, LS_0000028f7d962d00_0_28;
L_0000028f7d962d00 .concat [ 16 16 0 0], LS_0000028f7d962d00_1_0, LS_0000028f7d962d00_1_4;
S_0000028f7d930610 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000028f7d94c010_0 .net "Write_Data", 31 0, v0000028f7d921270_0;  alias, 1 drivers
v0000028f7d94a8f0_0 .net "addr", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d94c1f0_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d94adf0_0 .net "mem_out", 31 0, v0000028f7d94ae90_0;  alias, 1 drivers
v0000028f7d94c330_0 .net "mem_read", 0 0, v0000028f7d9232f0_0;  alias, 1 drivers
v0000028f7d94b890_0 .net "mem_write", 0 0, v0000028f7d921d10_0;  alias, 1 drivers
S_0000028f7d92eb80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000028f7d930610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000028f7d94bf70 .array "DataMem", 1023 0, 31 0;
v0000028f7d94a5d0_0 .net "Data_In", 31 0, v0000028f7d921270_0;  alias, 1 drivers
v0000028f7d94ae90_0 .var "Data_Out", 31 0;
v0000028f7d94b2f0_0 .net "Write_en", 0 0, v0000028f7d921d10_0;  alias, 1 drivers
v0000028f7d94ad50_0 .net "addr", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d94b390_0 .net "clk", 0 0, L_0000028f7d8a1130;  alias, 1 drivers
v0000028f7d94a850_0 .var/i "i", 31 0;
S_0000028f7d92ed10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000028f7d95bba0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028f7d95bbd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028f7d95bc10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028f7d95bc48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028f7d95bc80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028f7d95bcb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028f7d95bcf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028f7d95bd28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028f7d95bd60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028f7d95bd98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028f7d95bdd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028f7d95be08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028f7d95be40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028f7d95be78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028f7d95beb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028f7d95bee8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028f7d95bf20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028f7d95bf58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028f7d95bf90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028f7d95bfc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028f7d95c000 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028f7d95c038 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028f7d95c070 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028f7d95c0a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028f7d95c0e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028f7d94bd90_0 .net "MEM_ALU_OUT", 31 0, v0000028f7d921950_0;  alias, 1 drivers
v0000028f7d94a170_0 .net "MEM_Data_mem_out", 31 0, v0000028f7d94ae90_0;  alias, 1 drivers
v0000028f7d94a210_0 .net "MEM_memread", 0 0, v0000028f7d9232f0_0;  alias, 1 drivers
v0000028f7d94a990_0 .net "MEM_opcode", 11 0, v0000028f7d922210_0;  alias, 1 drivers
v0000028f7d94a3f0_0 .net "MEM_rd_ind", 4 0, v0000028f7d920c30_0;  alias, 1 drivers
v0000028f7d94c0b0_0 .net "MEM_rd_indzero", 0 0, v0000028f7d921090_0;  alias, 1 drivers
v0000028f7d94a2b0_0 .net "MEM_regwrite", 0 0, v0000028f7d920e10_0;  alias, 1 drivers
v0000028f7d94b930_0 .var "WB_ALU_OUT", 31 0;
v0000028f7d94b430_0 .var "WB_Data_mem_out", 31 0;
v0000028f7d94c150_0 .var "WB_memread", 0 0;
v0000028f7d94c290_0 .var "WB_rd_ind", 4 0;
v0000028f7d94af30_0 .var "WB_rd_indzero", 0 0;
v0000028f7d94b570_0 .var "WB_regwrite", 0 0;
v0000028f7d94ba70_0 .net "clk", 0 0, L_0000028f7d9cbcb0;  1 drivers
v0000028f7d94b750_0 .var "hlt", 0 0;
v0000028f7d94afd0_0 .net "rst", 0 0, v0000028f7d960780_0;  alias, 1 drivers
E_0000028f7d8a9700 .event posedge, v0000028f7d922350_0, v0000028f7d94ba70_0;
S_0000028f7d92f350 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000028f7d7096f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000028f7d9cbe00 .functor AND 32, v0000028f7d94b430_0, L_0000028f7d9d38f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9cbe70 .functor NOT 1, v0000028f7d94c150_0, C4<0>, C4<0>, C4<0>;
L_0000028f7d9cbb60 .functor AND 32, v0000028f7d94b930_0, L_0000028f7d9d4ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028f7d9e6e90 .functor OR 32, L_0000028f7d9cbe00, L_0000028f7d9cbb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f7d94a710_0 .net "Write_Data_RegFile", 31 0, L_0000028f7d9e6e90;  alias, 1 drivers
v0000028f7d949bd0_0 .net *"_ivl_0", 31 0, L_0000028f7d9d38f0;  1 drivers
v0000028f7d94a530_0 .net *"_ivl_2", 31 0, L_0000028f7d9cbe00;  1 drivers
v0000028f7d94ac10_0 .net *"_ivl_4", 0 0, L_0000028f7d9cbe70;  1 drivers
v0000028f7d94b070_0 .net *"_ivl_6", 31 0, L_0000028f7d9d4ed0;  1 drivers
v0000028f7d94b110_0 .net *"_ivl_8", 31 0, L_0000028f7d9cbb60;  1 drivers
v0000028f7d949c70_0 .net "alu_out", 31 0, v0000028f7d94b930_0;  alias, 1 drivers
v0000028f7d94b610_0 .net "mem_out", 31 0, v0000028f7d94b430_0;  alias, 1 drivers
v0000028f7d94b1b0_0 .net "mem_read", 0 0, v0000028f7d94c150_0;  alias, 1 drivers
LS_0000028f7d9d38f0_0_0 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_4 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_8 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_12 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_16 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_20 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_24 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_0_28 .concat [ 1 1 1 1], v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0, v0000028f7d94c150_0;
LS_0000028f7d9d38f0_1_0 .concat [ 4 4 4 4], LS_0000028f7d9d38f0_0_0, LS_0000028f7d9d38f0_0_4, LS_0000028f7d9d38f0_0_8, LS_0000028f7d9d38f0_0_12;
LS_0000028f7d9d38f0_1_4 .concat [ 4 4 4 4], LS_0000028f7d9d38f0_0_16, LS_0000028f7d9d38f0_0_20, LS_0000028f7d9d38f0_0_24, LS_0000028f7d9d38f0_0_28;
L_0000028f7d9d38f0 .concat [ 16 16 0 0], LS_0000028f7d9d38f0_1_0, LS_0000028f7d9d38f0_1_4;
LS_0000028f7d9d4ed0_0_0 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_4 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_8 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_12 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_16 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_20 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_24 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_0_28 .concat [ 1 1 1 1], L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70, L_0000028f7d9cbe70;
LS_0000028f7d9d4ed0_1_0 .concat [ 4 4 4 4], LS_0000028f7d9d4ed0_0_0, LS_0000028f7d9d4ed0_0_4, LS_0000028f7d9d4ed0_0_8, LS_0000028f7d9d4ed0_0_12;
LS_0000028f7d9d4ed0_1_4 .concat [ 4 4 4 4], LS_0000028f7d9d4ed0_0_16, LS_0000028f7d9d4ed0_0_20, LS_0000028f7d9d4ed0_0_24, LS_0000028f7d9d4ed0_0_28;
L_0000028f7d9d4ed0 .concat [ 16 16 0 0], LS_0000028f7d9d4ed0_1_0, LS_0000028f7d9d4ed0_1_4;
    .scope S_0000028f7d92f1c0;
T_0 ;
    %wait E_0000028f7d8a9540;
    %load/vec4 v0000028f7d94ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028f7d951010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028f7d950070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028f7d94f710_0;
    %assign/vec4 v0000028f7d951010_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028f7d92fe40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d94ffd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028f7d94ffd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f7d94ffd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %load/vec4 v0000028f7d94ffd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7d94ffd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d950750, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000028f7d92fb20;
T_2 ;
    %wait E_0000028f7d8a9600;
    %load/vec4 v0000028f7d94f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028f7d937460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d9373c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94f990_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94ff30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94fcb0_0, 0;
    %assign/vec4 v0000028f7d94f0d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028f7d94fc10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000028f7d94fd50_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028f7d937460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d9373c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94f990_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94ff30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94fcb0_0, 0;
    %assign/vec4 v0000028f7d94f0d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028f7d94fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000028f7d950890_0;
    %assign/vec4 v0000028f7d9373c0_0, 0;
    %load/vec4 v0000028f7d94f170_0;
    %assign/vec4 v0000028f7d937460_0, 0;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028f7d94ff30_0, 0;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028f7d94f0d0_0, 4, 5;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028f7d94f0d0_0, 4, 5;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000028f7d950890_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000028f7d94fcb0_0, 0;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000028f7d94f990_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000028f7d94f990_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000028f7d950890_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028f7d94f990_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028f7d92fcb0;
T_3 ;
    %wait E_0000028f7d8a9540;
    %load/vec4 v0000028f7d93d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d93d0e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028f7d93d0e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f7d93d0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d93d180, 0, 4;
    %load/vec4 v0000028f7d93d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7d93d0e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028f7d93cfa0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000028f7d93cd20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028f7d93d400_0;
    %load/vec4 v0000028f7d93cfa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d93d180, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d93d180, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028f7d92fcb0;
T_4 ;
    %wait E_0000028f7d8a8bc0;
    %load/vec4 v0000028f7d93cfa0_0;
    %load/vec4 v0000028f7d93cdc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000028f7d93cfa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000028f7d93cd20_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028f7d93d400_0;
    %assign/vec4 v0000028f7d93ce60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028f7d93cdc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028f7d93d180, 4;
    %assign/vec4 v0000028f7d93ce60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028f7d92fcb0;
T_5 ;
    %wait E_0000028f7d8a8bc0;
    %load/vec4 v0000028f7d93cfa0_0;
    %load/vec4 v0000028f7d93d220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000028f7d93cfa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028f7d93cd20_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028f7d93d400_0;
    %assign/vec4 v0000028f7d93cf00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028f7d93d220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028f7d93d180, 4;
    %assign/vec4 v0000028f7d93cf00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028f7d92fcb0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000028f7d930480;
    %jmp t_0;
    .scope S_0000028f7d930480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d93d360_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000028f7d93d360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000028f7d93d360_0;
    %ix/getv/s 4, v0000028f7d93d360_0;
    %load/vec4a v0000028f7d93d180, 4;
    %ix/getv/s 4, v0000028f7d93d360_0;
    %load/vec4a v0000028f7d93d180, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028f7d93d360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7d93d360_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000028f7d92fcb0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000028f7d92f4e0;
T_7 ;
    %wait E_0000028f7d8a95c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d93c780_0, 0, 32;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028f7d93a520_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028f7d93c780_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028f7d93a520_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028f7d93c780_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d93a700_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000028f7d93a520_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000028f7d93a520_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028f7d93c780_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028f7d92eea0;
T_8 ;
    %wait E_0000028f7d8a9540;
    %load/vec4 v0000028f7d939120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028f7d9398a0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028f7d9398a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000028f7d938360_0;
    %load/vec4 v0000028f7d9393a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028f7d938360_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028f7d92eea0;
T_9 ;
    %wait E_0000028f7d8a9540;
    %load/vec4 v0000028f7d939120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d9384a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028f7d93a0c0_0;
    %assign/vec4 v0000028f7d9384a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028f7d92f990;
T_10 ;
    %wait E_0000028f7d8a9580;
    %load/vec4 v0000028f7d93a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93b920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93b7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93c1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d9394e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93a3e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028f7d938c20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000028f7d938ea0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000028f7d937fa0_0;
    %load/vec4 v0000028f7d937e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000028f7d938040_0;
    %load/vec4 v0000028f7d937e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000028f7d939260_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000028f7d939440_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000028f7d937fa0_0;
    %load/vec4 v0000028f7d939300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000028f7d938040_0;
    %load/vec4 v0000028f7d939300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93b7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93c1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d9394e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93a3e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028f7d937f00_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93b920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93b7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d9394e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93a3e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93b920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7d93b7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d9394e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d93a3e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028f7d92f800;
T_11 ;
    %wait E_0000028f7d8a9980;
    %load/vec4 v0000028f7d9326d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9337b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d934390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9342f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9333f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d934430_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d934070_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d9341b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d934110_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d933d50_0, 0;
    %assign/vec4 v0000028f7d933cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028f7d933030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028f7d930d30_0;
    %assign/vec4 v0000028f7d933cb0_0, 0;
    %load/vec4 v0000028f7d931190_0;
    %assign/vec4 v0000028f7d933d50_0, 0;
    %load/vec4 v0000028f7d931050_0;
    %assign/vec4 v0000028f7d934110_0, 0;
    %load/vec4 v0000028f7d931730_0;
    %assign/vec4 v0000028f7d9341b0_0, 0;
    %load/vec4 v0000028f7d930f10_0;
    %assign/vec4 v0000028f7d933e90_0, 0;
    %load/vec4 v0000028f7d9317d0_0;
    %assign/vec4 v0000028f7d934070_0, 0;
    %load/vec4 v0000028f7d931230_0;
    %assign/vec4 v0000028f7d933850_0, 0;
    %load/vec4 v0000028f7d931690_0;
    %assign/vec4 v0000028f7d933fd0_0, 0;
    %load/vec4 v0000028f7d930fb0_0;
    %assign/vec4 v0000028f7d933c10_0, 0;
    %load/vec4 v0000028f7d933170_0;
    %assign/vec4 v0000028f7d933490_0, 0;
    %load/vec4 v0000028f7d932ef0_0;
    %assign/vec4 v0000028f7d933b70_0, 0;
    %load/vec4 v0000028f7d931d70_0;
    %assign/vec4 v0000028f7d934430_0, 0;
    %load/vec4 v0000028f7d932810_0;
    %assign/vec4 v0000028f7d9333f0_0, 0;
    %load/vec4 v0000028f7d9324f0_0;
    %assign/vec4 v0000028f7d9342f0_0, 0;
    %load/vec4 v0000028f7d9315f0_0;
    %assign/vec4 v0000028f7d934390_0, 0;
    %load/vec4 v0000028f7d930a10_0;
    %assign/vec4 v0000028f7d933710_0, 0;
    %load/vec4 v0000028f7d9323b0_0;
    %assign/vec4 v0000028f7d933350_0, 0;
    %load/vec4 v0000028f7d932b30_0;
    %assign/vec4 v0000028f7d933f30_0, 0;
    %load/vec4 v0000028f7d9329f0_0;
    %assign/vec4 v0000028f7d9337b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9337b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d934390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9342f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9333f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d934430_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d933fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d934070_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d933e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d9341b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d934110_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d933d50_0, 0;
    %assign/vec4 v0000028f7d933cb0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028f7d92e9f0;
T_12 ;
    %wait E_0000028f7d8a97c0;
    %load/vec4 v0000028f7d939940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9319b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932270_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931550_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d931f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d9321d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d932130_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028f7d932bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932c70_0, 0;
    %assign/vec4 v0000028f7d932e50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028f7d9389a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000028f7d932a90_0;
    %assign/vec4 v0000028f7d932e50_0, 0;
    %load/vec4 v0000028f7d932db0_0;
    %assign/vec4 v0000028f7d932c70_0, 0;
    %load/vec4 v0000028f7d930dd0_0;
    %assign/vec4 v0000028f7d932bd0_0, 0;
    %load/vec4 v0000028f7d932630_0;
    %assign/vec4 v0000028f7d932130_0, 0;
    %load/vec4 v0000028f7d932f90_0;
    %assign/vec4 v0000028f7d9321d0_0, 0;
    %load/vec4 v0000028f7d9312d0_0;
    %assign/vec4 v0000028f7d931f50_0, 0;
    %load/vec4 v0000028f7d9330d0_0;
    %assign/vec4 v0000028f7d931550_0, 0;
    %load/vec4 v0000028f7d9314b0_0;
    %assign/vec4 v0000028f7d932090_0, 0;
    %load/vec4 v0000028f7d931410_0;
    %assign/vec4 v0000028f7d932270_0, 0;
    %load/vec4 v0000028f7d931370_0;
    %assign/vec4 v0000028f7d931ff0_0, 0;
    %load/vec4 v0000028f7d9310f0_0;
    %assign/vec4 v0000028f7d932950_0, 0;
    %load/vec4 v0000028f7d930c90_0;
    %assign/vec4 v0000028f7d931af0_0, 0;
    %load/vec4 v0000028f7d931e10_0;
    %assign/vec4 v0000028f7d931b90_0, 0;
    %load/vec4 v0000028f7d9328b0_0;
    %assign/vec4 v0000028f7d932310_0, 0;
    %load/vec4 v0000028f7d932770_0;
    %assign/vec4 v0000028f7d9319b0_0, 0;
    %load/vec4 v0000028f7d930bf0_0;
    %assign/vec4 v0000028f7d931c30_0, 0;
    %load/vec4 v0000028f7d931870_0;
    %assign/vec4 v0000028f7d932450_0, 0;
    %load/vec4 v0000028f7d932590_0;
    %assign/vec4 v0000028f7d931a50_0, 0;
    %load/vec4 v0000028f7d930b50_0;
    %assign/vec4 v0000028f7d931eb0_0, 0;
    %load/vec4 v0000028f7d930ab0_0;
    %assign/vec4 v0000028f7d931910_0, 0;
    %load/vec4 v0000028f7d930e70_0;
    %assign/vec4 v0000028f7d932d10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9319b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d932950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d931ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932270_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d931550_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d931f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d9321d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d932130_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028f7d932bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d932c70_0, 0;
    %assign/vec4 v0000028f7d932e50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028f7d7331c0;
T_13 ;
    %wait E_0000028f7d8a94c0;
    %load/vec4 v0000028f7d927300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028f7d9258c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028f7d6e9cb0;
T_14 ;
    %wait E_0000028f7d8a9480;
    %load/vec4 v0000028f7d9256e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000028f7d925e60_0;
    %pad/u 33;
    %load/vec4 v0000028f7d9265e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %assign/vec4 v0000028f7d926680_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000028f7d9265e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000028f7d926680_0;
    %load/vec4 v0000028f7d9265e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028f7d925e60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028f7d9265e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000028f7d9265e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000028f7d926680_0, 0;
    %load/vec4 v0000028f7d925e60_0;
    %ix/getv 4, v0000028f7d9265e0_0;
    %shiftl 4;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000028f7d9265e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000028f7d926680_0;
    %load/vec4 v0000028f7d9265e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028f7d925e60_0;
    %load/vec4 v0000028f7d9265e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000028f7d9265e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000028f7d926680_0, 0;
    %load/vec4 v0000028f7d925e60_0;
    %ix/getv 4, v0000028f7d9265e0_0;
    %shiftr 4;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d926680_0, 0;
    %load/vec4 v0000028f7d925e60_0;
    %load/vec4 v0000028f7d9265e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7d926680_0, 0;
    %load/vec4 v0000028f7d9265e0_0;
    %load/vec4 v0000028f7d925e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000028f7d924f60_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028f7d6c61d0;
T_15 ;
    %wait E_0000028f7d8a9240;
    %load/vec4 v0000028f7d922350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000028f7d921090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d920e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d921d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d9232f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028f7d922210_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d920c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d921270_0, 0;
    %assign/vec4 v0000028f7d921950_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028f7d8467a0_0;
    %assign/vec4 v0000028f7d921950_0, 0;
    %load/vec4 v0000028f7d922850_0;
    %assign/vec4 v0000028f7d921270_0, 0;
    %load/vec4 v0000028f7d9228f0_0;
    %assign/vec4 v0000028f7d920c30_0, 0;
    %load/vec4 v0000028f7d82d630_0;
    %assign/vec4 v0000028f7d922210_0, 0;
    %load/vec4 v0000028f7d846480_0;
    %assign/vec4 v0000028f7d9232f0_0, 0;
    %load/vec4 v0000028f7d82d590_0;
    %assign/vec4 v0000028f7d921d10_0, 0;
    %load/vec4 v0000028f7d922cb0_0;
    %assign/vec4 v0000028f7d920e10_0, 0;
    %load/vec4 v0000028f7d921e50_0;
    %assign/vec4 v0000028f7d921090_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028f7d92eb80;
T_16 ;
    %wait E_0000028f7d8a8bc0;
    %load/vec4 v0000028f7d94b2f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000028f7d94a5d0_0;
    %load/vec4 v0000028f7d94ad50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d94bf70, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028f7d92eb80;
T_17 ;
    %wait E_0000028f7d8a8bc0;
    %load/vec4 v0000028f7d94ad50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028f7d94bf70, 4;
    %assign/vec4 v0000028f7d94ae90_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028f7d92eb80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d94a850_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000028f7d94a850_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f7d94a850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7d94bf70, 0, 4;
    %load/vec4 v0000028f7d94a850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7d94a850_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000028f7d92eb80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7d94a850_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000028f7d94a850_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000028f7d94a850_0;
    %load/vec4a v0000028f7d94bf70, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000028f7d94a850_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028f7d94a850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7d94a850_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000028f7d92ed10;
T_20 ;
    %wait E_0000028f7d8a9700;
    %load/vec4 v0000028f7d94afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000028f7d94af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d94b750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d94b570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f7d94c150_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028f7d94c290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028f7d94b430_0, 0;
    %assign/vec4 v0000028f7d94b930_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028f7d94bd90_0;
    %assign/vec4 v0000028f7d94b930_0, 0;
    %load/vec4 v0000028f7d94a170_0;
    %assign/vec4 v0000028f7d94b430_0, 0;
    %load/vec4 v0000028f7d94a210_0;
    %assign/vec4 v0000028f7d94c150_0, 0;
    %load/vec4 v0000028f7d94a3f0_0;
    %assign/vec4 v0000028f7d94c290_0, 0;
    %load/vec4 v0000028f7d94a2b0_0;
    %assign/vec4 v0000028f7d94b570_0, 0;
    %load/vec4 v0000028f7d94c0b0_0;
    %assign/vec4 v0000028f7d94af30_0, 0;
    %load/vec4 v0000028f7d94a990_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000028f7d94b750_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028f7d7096f0;
T_21 ;
    %wait E_0000028f7d8a9040;
    %load/vec4 v0000028f7d960640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f7d95f1a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028f7d95f1a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028f7d95f1a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028f7d6f9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7d95fa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7d960780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000028f7d6f9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000028f7d95fa60_0;
    %inv;
    %assign/vec4 v0000028f7d95fa60_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028f7d6f9fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7d960780_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7d960780_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000028f7d95f060_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
