\hypertarget{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__dma_8h_source}{}\doxysection{stm32l4xx\+\_\+hal\+\_\+dma.\+h}
\label{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__dma_8h_source}\index{nucleo-\/l432kc\_9dof-\/imu-\/click/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_dma.h@{nucleo-\/l432kc\_9dof-\/imu-\/click/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_dma.h}}
\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32L4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32L4xx\_HAL\_DMA\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{38 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{46 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{47 \{}
\DoxyCodeLine{48   uint32\_t Request;                   }
\DoxyCodeLine{51   uint32\_t Direction;                 }
\DoxyCodeLine{55   uint32\_t PeriphInc;                 }
\DoxyCodeLine{58   uint32\_t MemInc;                    }
\DoxyCodeLine{61   uint32\_t PeriphDataAlignment;       }
\DoxyCodeLine{64   uint32\_t MemDataAlignment;          }
\DoxyCodeLine{67   uint32\_t Mode;                      }
\DoxyCodeLine{72   uint32\_t Priority;                  }
\DoxyCodeLine{74 \} \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}};}
\DoxyCodeLine{75 }
\DoxyCodeLine{79 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{80 \{}
\DoxyCodeLine{81   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\_DMA\_STATE\_RESET}}             = 0x00U,  }
\DoxyCodeLine{82   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}             = 0x01U,  }
\DoxyCodeLine{83   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}}              = 0x02U,  }
\DoxyCodeLine{84   \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\_DMA\_STATE\_TIMEOUT}}           = 0x03U,  }
\DoxyCodeLine{85 \}\mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}};}
\DoxyCodeLine{86 }
\DoxyCodeLine{90 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{91 \{}
\DoxyCodeLine{92   \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}}      = 0x00U,    }
\DoxyCodeLine{93   \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8}{HAL\_DMA\_HALF\_TRANSFER}}      = 0x01U     }
\DoxyCodeLine{94 \}\mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}};}
\DoxyCodeLine{95 }
\DoxyCodeLine{96 }
\DoxyCodeLine{100 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{101 \{}
\DoxyCodeLine{102   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}          = 0x00U,    }
\DoxyCodeLine{103   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}      = 0x01U,    }
\DoxyCodeLine{104   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}         = 0x02U,    }
\DoxyCodeLine{105   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}         = 0x03U,    }
\DoxyCodeLine{106   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\_DMA\_XFER\_ALL\_CB\_ID}}           = 0x04U     }
\DoxyCodeLine{107 \}\mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}};}
\DoxyCodeLine{108 }
\DoxyCodeLine{112 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}}}
\DoxyCodeLine{113 \{}
\DoxyCodeLine{114   \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}    *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9bb1db06fb9f4721534dfc0cad42eb1d}{Instance}};                                                     }
\DoxyCodeLine{116   \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\_InitTypeDef}}       \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}};                                                           }
\DoxyCodeLine{118   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}       \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};                                                           }
\DoxyCodeLine{120   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}}  \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}};                                                     }
\DoxyCodeLine{122   \textcolor{keywordtype}{void}                  *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a56f57562f92b1924e2e7bfbd2d88e5c8}{Parent}};                                                        }
\DoxyCodeLine{124   void                  (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ae2480788ed8633c304c21e3adc96138d}{XferCpltCallback}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);        }
\DoxyCodeLine{126   void                  (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a16a17b79b7368bc4b88ec8abfdc88f04}{XferHalfCpltCallback}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);    }
\DoxyCodeLine{128   void                  (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a03131f7dabc6e89a965ca9ca66163423}{XferErrorCallback}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);       }
\DoxyCodeLine{130   void                  (* \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ae98ad777f71e277c94dde457ad20464c}{XferAbortCallback}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\_\_DMA\_HandleTypeDef}} * hdma);       }
\DoxyCodeLine{132   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t         \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}};                                                      }
\DoxyCodeLine{134   \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}           *\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a718f50d48a39024228c1a9b7cccf2b88}{DmaBaseAddress}};                                                }
\DoxyCodeLine{136   uint32\_t              \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ae2d85e64eb57a8bccd3f70e74db09c31}{ChannelIndex}};                                                   }
\DoxyCodeLine{138 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{139   DMAMUX\_Channel\_TypeDef           *DMAmuxChannel;                                      }
\DoxyCodeLine{141   DMAMUX\_ChannelStatus\_TypeDef     *DMAmuxChannelStatus;                                }
\DoxyCodeLine{143   uint32\_t                         DMAmuxChannelStatusMask;                             }
\DoxyCodeLine{145   DMAMUX\_RequestGen\_TypeDef        *DMAmuxRequestGen;                                   }
\DoxyCodeLine{147   DMAMUX\_RequestGenStatus\_TypeDef  *DMAmuxRequestGenStatus;                             }
\DoxyCodeLine{149   uint32\_t                         DMAmuxRequestGenStatusMask;                          }
\DoxyCodeLine{151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{152 }
\DoxyCodeLine{153 \}\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}};}
\DoxyCodeLine{158 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{159 }
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NONE                 0x00000000U    }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_TE                   0x00000001U    }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NO\_XFER              0x00000004U    }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_TIMEOUT              0x00000020U    }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_NOT\_SUPPORTED        0x00000100U    }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_SYNC                 0x00000200U    }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define HAL\_DMA\_ERROR\_REQGEN               0x00000400U    }}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#if !defined (DMAMUX1)}}
\DoxyCodeLine{183 }
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define DMA\_REQUEST\_0                     0U}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define DMA\_REQUEST\_1                     1U}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define DMA\_REQUEST\_2                     2U}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define DMA\_REQUEST\_3                     3U}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define DMA\_REQUEST\_4                     4U}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define DMA\_REQUEST\_5                     5U}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define DMA\_REQUEST\_6                     6U}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define DMA\_REQUEST\_7                     7U}}
\DoxyCodeLine{192 }
\DoxyCodeLine{193 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{194 }
\DoxyCodeLine{195 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{196 }
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define DMA\_REQUEST\_MEM2MEM                 0U  }}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define DMA\_REQUEST\_GENERATOR0              1U  }}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define DMA\_REQUEST\_GENERATOR1              2U  }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define DMA\_REQUEST\_GENERATOR2              3U  }}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define DMA\_REQUEST\_GENERATOR3              4U  }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define DMA\_REQUEST\_ADC1                    5U  }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)}}
\DoxyCodeLine{207 }
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define DMA\_REQUEST\_ADC2                    6U  }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CH1                7U  }}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CH2                8U  }}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM6\_UP                 9U  }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM7\_UP                10U  }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI1\_RX                11U  }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI1\_TX                12U  }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI2\_RX                13U  }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI2\_TX                14U  }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI3\_RX                15U  }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI3\_TX                16U  }}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C1\_RX                17U  }}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C1\_TX                18U  }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C2\_RX                19U  }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C2\_TX                20U  }}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C3\_RX                21U  }}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C3\_TX                22U  }}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C4\_RX                23U  }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C4\_TX                24U  }}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART1\_RX              25U  }}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART1\_TX              26U  }}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART2\_RX              27U  }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART2\_TX              28U  }}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART3\_RX              29U  }}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART3\_TX              30U  }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART4\_RX               31U  }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART4\_TX               32U  }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART5\_RX               33U  }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART5\_TX               34U  }}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define DMA\_REQUEST\_LPUART1\_RX             35U  }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define DMA\_REQUEST\_LPUART1\_TX             36U  }}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI1\_A                 37U  }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI1\_B                 38U  }}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI2\_A                 39U  }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI2\_B                 40U  }}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define DMA\_REQUEST\_OCTOSPI1               41U  }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define DMA\_REQUEST\_OCTOSPI2               42U  }}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH1               43U  }}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH2               44U  }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH3               45U  }}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH4               46U  }}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_UP                47U  }}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_TRIG              48U  }}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_COM               49U  }}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH1               50U  }}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH2               51U  }}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH3               52U  }}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH4               53U  }}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_UP                54U  }}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_TRIG              55U  }}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_COM               56U  }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH1               57U  }}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH2               58U  }}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH3               59U  }}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH4               60U  }}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_UP                61U  }}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH1               62U  }}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH2               63U  }}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH3               64U  }}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH4               65U  }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_UP                66U  }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_TRIG              67U  }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH1               68U  }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH2               69U  }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH3               70U  }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH4               71U  }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_UP                72U  }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH1               73U  }}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH2               74U  }}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH3               75U  }}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH4               76U  }}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_UP                77U  }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_TRIG              78U  }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_CH1              79U  }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_UP               80U  }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_TRIG             81U  }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_COM              82U  }}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM16\_CH1              83U  }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM16\_UP               84U  }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM17\_CH1              85U  }}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM17\_UP               86U  }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT0            87U  }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT1            88U  }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DCMI                   91U  }}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DCMI\_PSSI              91U  }}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define DMA\_REQUEST\_AES\_IN                 92U  }}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define DMA\_REQUEST\_AES\_OUT                93U  }}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define DMA\_REQUEST\_HASH\_IN                94U  }}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{319 }
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CH1                6U  }}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CH2                7U  }}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM6\_UP                 8U  }}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM7\_UP                 9U  }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI1\_RX                10U  }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI1\_TX                11U  }}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI2\_RX                12U  }}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI2\_TX                13U  }}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI3\_RX                14U  }}
\DoxyCodeLine{331 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SPI3\_TX                15U  }}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C1\_RX                16U  }}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C1\_TX                17U  }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C2\_RX                18U  }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C2\_TX                19U  }}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C3\_RX                20U  }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C3\_TX                21U  }}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C4\_RX                22U  }}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define DMA\_REQUEST\_I2C4\_TX                23U  }}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART1\_RX              24U  }}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART1\_TX              25U  }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART2\_RX              26U  }}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART2\_TX              27U  }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART3\_RX              28U  }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define DMA\_REQUEST\_USART3\_TX              29U  }}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART4\_RX               30U  }}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART4\_TX               31U  }}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART5\_RX               32U  }}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define DMA\_REQUEST\_UART5\_TX               33U  }}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define DMA\_REQUEST\_LPUART1\_RX             34U  }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define DMA\_REQUEST\_LPUART1\_TX             35U  }}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI1\_A                 36U  }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI1\_B                 37U  }}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI2\_A                 38U  }}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define DMA\_REQUEST\_SAI2\_B                 39U  }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define DMA\_REQUEST\_OCTOSPI1               40U  }}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define DMA\_REQUEST\_OCTOSPI2               41U  }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH1               42U  }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH2               43U  }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH3               44U  }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_CH4               45U  }}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_UP                46U  }}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_TRIG              47U  }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM1\_COM               48U  }}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH1               49U  }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH2               50U  }}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH3               51U  }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_CH4               52U  }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_UP                53U  }}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_TRIG              54U  }}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM8\_COM               55U  }}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH1               56U  }}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH2               57U  }}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH3               58U  }}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_CH4               59U  }}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM2\_UP                60U  }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH1               61U  }}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH2               62U  }}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH3               63U  }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_CH4               64U  }}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_UP                65U  }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM3\_TRIG              66U  }}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH1               67U  }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH2               68U  }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH3               69U  }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_CH4               70U  }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM4\_UP                71U  }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH1               72U  }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH2               73U  }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH3               74U  }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_CH4               75U  }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_UP                76U  }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM5\_TRIG              77U  }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_CH1              78U  }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_UP               79U  }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_TRIG             80U  }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM15\_COM              81U  }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM16\_CH1              82U  }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM16\_UP               83U  }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM17\_CH1              84U  }}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM17\_UP               85U  }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT0            86U  }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT1            87U  }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT2            88U  }}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DFSDM1\_FLT3            89U  }}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DCMI                   90U  }}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define DMA\_REQUEST\_AES\_IN                 91U  }}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define DMA\_REQUEST\_AES\_OUT                92U  }}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define DMA\_REQUEST\_HASH\_IN                93U  }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4P5xx || STM32L4Q5xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{429 }
\DoxyCodeLine{430 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{431 }
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define DMA\_PERIPH\_TO\_MEMORY         0x00000000U        }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define DMA\_MEMORY\_TO\_PERIPH         DMA\_CCR\_DIR        }}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define DMA\_MEMORY\_TO\_MEMORY         DMA\_CCR\_MEM2MEM    }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define DMA\_PINC\_ENABLE              DMA\_CCR\_PINC  }}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define DMA\_PINC\_DISABLE             0x00000000U   }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define DMA\_MINC\_ENABLE              DMA\_CCR\_MINC   }}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define DMA\_MINC\_DISABLE             0x00000000U    }}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_BYTE          0x00000000U       }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_HALFWORD      DMA\_CCR\_PSIZE\_0   }}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define DMA\_PDATAALIGN\_WORD          DMA\_CCR\_PSIZE\_1   }}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_BYTE          0x00000000U       }}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_HALFWORD      DMA\_CCR\_MSIZE\_0   }}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define DMA\_MDATAALIGN\_WORD          DMA\_CCR\_MSIZE\_1   }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define DMA\_NORMAL                   0x00000000U     }}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define DMA\_CIRCULAR                 DMA\_CCR\_CIRC    }}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_LOW             0x00000000U     }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_MEDIUM          DMA\_CCR\_PL\_0    }}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_HIGH            DMA\_CCR\_PL\_1    }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define DMA\_PRIORITY\_VERY\_HIGH       DMA\_CCR\_PL      }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define DMA\_IT\_TC                         DMA\_CCR\_TCIE}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define DMA\_IT\_HT                         DMA\_CCR\_HTIE}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define DMA\_IT\_TE                         DMA\_CCR\_TEIE}}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL1                      DMA\_ISR\_GIF1}}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC1                      DMA\_ISR\_TCIF1}}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT1                      DMA\_ISR\_HTIF1}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE1                      DMA\_ISR\_TEIF1}}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL2                      DMA\_ISR\_GIF2}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC2                      DMA\_ISR\_TCIF2}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT2                      DMA\_ISR\_HTIF2}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE2                      DMA\_ISR\_TEIF2}}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL3                      DMA\_ISR\_GIF3}}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC3                      DMA\_ISR\_TCIF3}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT3                      DMA\_ISR\_HTIF3}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE3                      DMA\_ISR\_TEIF3}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL4                      DMA\_ISR\_GIF4}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC4                      DMA\_ISR\_TCIF4}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT4                      DMA\_ISR\_HTIF4}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE4                      DMA\_ISR\_TEIF4}}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL5                      DMA\_ISR\_GIF5}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC5                      DMA\_ISR\_TCIF5}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT5                      DMA\_ISR\_HTIF5}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE5                      DMA\_ISR\_TEIF5}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL6                      DMA\_ISR\_GIF6}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC6                      DMA\_ISR\_TCIF6}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT6                      DMA\_ISR\_HTIF6}}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE6                      DMA\_ISR\_TEIF6}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define DMA\_FLAG\_GL7                      DMA\_ISR\_GIF7}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define DMA\_FLAG\_TC7                      DMA\_ISR\_TCIF7}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define DMA\_FLAG\_HT7                      DMA\_ISR\_HTIF7}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define DMA\_FLAG\_TE7                      DMA\_ISR\_TEIF7}}
\DoxyCodeLine{554 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_DMA\_STATE\_RESET)}}
\DoxyCodeLine{564 }
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_ENABLE(\_\_HANDLE\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR |=  DMA\_CCR\_EN)}}
\DoxyCodeLine{571 }
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_DISABLE(\_\_HANDLE\_\_)       ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR \&=  \string~DMA\_CCR\_EN)}}
\DoxyCodeLine{578 }
\DoxyCodeLine{579 }
\DoxyCodeLine{580 \textcolor{comment}{/* Interrupt \& Flag management */}}
\DoxyCodeLine{581 }
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel1))? DMA\_FLAG\_TC1 :\(\backslash\)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel1))? DMA\_FLAG\_TC1 :\(\backslash\)}}
\DoxyCodeLine{591 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel2))? DMA\_FLAG\_TC2 :\(\backslash\)}}
\DoxyCodeLine{592 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel2))? DMA\_FLAG\_TC2 :\(\backslash\)}}
\DoxyCodeLine{593 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel3))? DMA\_FLAG\_TC3 :\(\backslash\)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel3))? DMA\_FLAG\_TC3 :\(\backslash\)}}
\DoxyCodeLine{595 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel4))? DMA\_FLAG\_TC4 :\(\backslash\)}}
\DoxyCodeLine{596 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel4))? DMA\_FLAG\_TC4 :\(\backslash\)}}
\DoxyCodeLine{597 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel5))? DMA\_FLAG\_TC5 :\(\backslash\)}}
\DoxyCodeLine{598 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel5))? DMA\_FLAG\_TC5 :\(\backslash\)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel6))? DMA\_FLAG\_TC6 :\(\backslash\)}}
\DoxyCodeLine{600 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel6))? DMA\_FLAG\_TC6 :\(\backslash\)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{   DMA\_FLAG\_TC7)}}
\DoxyCodeLine{602 }
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{609 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel1))? DMA\_FLAG\_HT1 :\(\backslash\)}}
\DoxyCodeLine{610 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel1))? DMA\_FLAG\_HT1 :\(\backslash\)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel2))? DMA\_FLAG\_HT2 :\(\backslash\)}}
\DoxyCodeLine{612 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel2))? DMA\_FLAG\_HT2 :\(\backslash\)}}
\DoxyCodeLine{613 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel3))? DMA\_FLAG\_HT3 :\(\backslash\)}}
\DoxyCodeLine{614 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel3))? DMA\_FLAG\_HT3 :\(\backslash\)}}
\DoxyCodeLine{615 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel4))? DMA\_FLAG\_HT4 :\(\backslash\)}}
\DoxyCodeLine{616 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel4))? DMA\_FLAG\_HT4 :\(\backslash\)}}
\DoxyCodeLine{617 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel5))? DMA\_FLAG\_HT5 :\(\backslash\)}}
\DoxyCodeLine{618 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel5))? DMA\_FLAG\_HT5 :\(\backslash\)}}
\DoxyCodeLine{619 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel6))? DMA\_FLAG\_HT6 :\(\backslash\)}}
\DoxyCodeLine{620 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel6))? DMA\_FLAG\_HT6 :\(\backslash\)}}
\DoxyCodeLine{621 \textcolor{preprocessor}{   DMA\_FLAG\_HT7)}}
\DoxyCodeLine{622 }
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{629 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel1))? DMA\_FLAG\_TE1 :\(\backslash\)}}
\DoxyCodeLine{630 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel1))? DMA\_FLAG\_TE1 :\(\backslash\)}}
\DoxyCodeLine{631 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel2))? DMA\_FLAG\_TE2 :\(\backslash\)}}
\DoxyCodeLine{632 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel2))? DMA\_FLAG\_TE2 :\(\backslash\)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel3))? DMA\_FLAG\_TE3 :\(\backslash\)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel3))? DMA\_FLAG\_TE3 :\(\backslash\)}}
\DoxyCodeLine{635 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel4))? DMA\_FLAG\_TE4 :\(\backslash\)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel4))? DMA\_FLAG\_TE4 :\(\backslash\)}}
\DoxyCodeLine{637 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel5))? DMA\_FLAG\_TE5 :\(\backslash\)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel5))? DMA\_FLAG\_TE5 :\(\backslash\)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel6))? DMA\_FLAG\_TE6 :\(\backslash\)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel6))? DMA\_FLAG\_TE6 :\(\backslash\)}}
\DoxyCodeLine{641 \textcolor{preprocessor}{   DMA\_FLAG\_TE7)}}
\DoxyCodeLine{642 }
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_GI\_FLAG\_INDEX(\_\_HANDLE\_\_)\(\backslash\)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel1))? DMA\_ISR\_GIF1 :\(\backslash\)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel1))? DMA\_ISR\_GIF1 :\(\backslash\)}}
\DoxyCodeLine{651 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel2))? DMA\_ISR\_GIF2 :\(\backslash\)}}
\DoxyCodeLine{652 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel2))? DMA\_ISR\_GIF2 :\(\backslash\)}}
\DoxyCodeLine{653 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel3))? DMA\_ISR\_GIF3 :\(\backslash\)}}
\DoxyCodeLine{654 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel3))? DMA\_ISR\_GIF3 :\(\backslash\)}}
\DoxyCodeLine{655 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel4))? DMA\_ISR\_GIF4 :\(\backslash\)}}
\DoxyCodeLine{656 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel4))? DMA\_ISR\_GIF4 :\(\backslash\)}}
\DoxyCodeLine{657 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel5))? DMA\_ISR\_GIF5 :\(\backslash\)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel5))? DMA\_ISR\_GIF5 :\(\backslash\)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA1\_Channel6))? DMA\_ISR\_GIF6 :\(\backslash\)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) == ((uint32\_t)DMA2\_Channel6))? DMA\_ISR\_GIF6 :\(\backslash\)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{   DMA\_ISR\_GIF7)}}
\DoxyCodeLine{662 }
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) (((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > ((uint32\_t)DMA1\_Channel7))? \(\backslash\)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{ (DMA2-\/>ISR \& (\_\_FLAG\_\_)) : (DMA1-\/>ISR \& (\_\_FLAG\_\_)))}}
\DoxyCodeLine{677 }
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) (((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance) > ((uint32\_t)DMA1\_Channel7))? \(\backslash\)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{ (DMA2-\/>IFCR = (\_\_FLAG\_\_)) : (DMA1-\/>IFCR = (\_\_FLAG\_\_)))}}
\DoxyCodeLine{692 }
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{704 }
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{716 }
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)  (((\_\_HANDLE\_\_)-\/>Instance-\/>CCR \& (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{728 }
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define \_\_HAL\_DMA\_GET\_COUNTER(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CNDTR)}}
\DoxyCodeLine{735 }
\DoxyCodeLine{740 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{741 \textcolor{comment}{/* Include DMA HAL Extension module */}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#include "{}stm32l4xx\_hal\_dma\_ex.h"{}}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{744 }
\DoxyCodeLine{745 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{746 }
\DoxyCodeLine{754 \textcolor{comment}{/* Initialization and de-\/initialization functions *****************************/}}
\DoxyCodeLine{755 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga0fbcb690074233a03f2fa366dc22ff01}{HAL\_DMA\_Init}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{756 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga7bb8587d642da11252a97f5c41c389ef}{HAL\_DMA\_DeInit}} (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{764 \textcolor{comment}{/* IO operation functions *****************************************************/}}
\DoxyCodeLine{765 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga96fbd9c285135f558fd9283a57406330}{HAL\_DMA\_Start}} (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength);}
\DoxyCodeLine{766 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength);}
\DoxyCodeLine{767 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{768 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{769 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga976a30472df973e3ad983f21289c9b5d}{HAL\_DMA\_PollForTransfer}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}} CompleteLevel, uint32\_t Timeout);}
\DoxyCodeLine{770 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga8c8564d06f6d39b702af1c5cbb7dd54a}{HAL\_DMA\_IRQHandler}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{771 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_gaabec77de08a59c94f2c6265ce7ae8261}{HAL\_DMA\_RegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID, \textcolor{keywordtype}{void} (* pCallback)( \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} * \_hdma));}
\DoxyCodeLine{772 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga87842d3780f0e54c7fb29a003e6b5ac4}{HAL\_DMA\_UnRegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID);}
\DoxyCodeLine{773 }
\DoxyCodeLine{781 \textcolor{comment}{/* Peripheral State and Error functions ***************************************/}}
\DoxyCodeLine{782 \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gaef09509c41da57dc118c8ffb9533ce3f}{HAL\_DMA\_GetState}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{783 uint32\_t             \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gabc0735694a0dd08e352b796d7fa7634f}{HAL\_DMA\_GetError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{792 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define IS\_DMA\_DIRECTION(DIRECTION) (((DIRECTION) == DMA\_PERIPH\_TO\_MEMORY ) || \(\backslash\)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{                                     ((DIRECTION) == DMA\_MEMORY\_TO\_PERIPH)  || \(\backslash\)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{                                     ((DIRECTION) == DMA\_MEMORY\_TO\_MEMORY))}}
\DoxyCodeLine{800 }
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define IS\_DMA\_BUFFER\_SIZE(SIZE) (((SIZE) >= 0x1U) \&\& ((SIZE) < 0x10000U))}}
\DoxyCodeLine{802 }
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define IS\_DMA\_PERIPHERAL\_INC\_STATE(STATE) (((STATE) == DMA\_PINC\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{                                            ((STATE) == DMA\_PINC\_DISABLE))}}
\DoxyCodeLine{805 }
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define IS\_DMA\_MEMORY\_INC\_STATE(STATE) (((STATE) == DMA\_MINC\_ENABLE)  || \(\backslash\)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{                                        ((STATE) == DMA\_MINC\_DISABLE))}}
\DoxyCodeLine{808 }
\DoxyCodeLine{809 \textcolor{preprocessor}{\#if !defined (DMAMUX1)}}
\DoxyCodeLine{810 }
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define IS\_DMA\_ALL\_REQUEST(REQUEST) (((REQUEST) == DMA\_REQUEST\_0) || \(\backslash\)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_1) || \(\backslash\)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_2) || \(\backslash\)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_3) || \(\backslash\)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_4) || \(\backslash\)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_5) || \(\backslash\)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_6) || \(\backslash\)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{                                     ((REQUEST) == DMA\_REQUEST\_7))}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{820 }
\DoxyCodeLine{821 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{822 }
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define IS\_DMA\_ALL\_REQUEST(REQUEST)((REQUEST) <= DMA\_REQUEST\_HASH\_IN)}}
\DoxyCodeLine{824 }
\DoxyCodeLine{825 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{826 }
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define IS\_DMA\_PERIPHERAL\_DATA\_SIZE(SIZE) (((SIZE) == DMA\_PDATAALIGN\_BYTE)     || \(\backslash\)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{                                           ((SIZE) == DMA\_PDATAALIGN\_HALFWORD) || \(\backslash\)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{                                           ((SIZE) == DMA\_PDATAALIGN\_WORD))}}
\DoxyCodeLine{830 }
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define IS\_DMA\_MEMORY\_DATA\_SIZE(SIZE) (((SIZE) == DMA\_MDATAALIGN\_BYTE)     || \(\backslash\)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{                                       ((SIZE) == DMA\_MDATAALIGN\_HALFWORD) || \(\backslash\)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{                                       ((SIZE) == DMA\_MDATAALIGN\_WORD ))}}
\DoxyCodeLine{834 }
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define IS\_DMA\_MODE(MODE) (((MODE) == DMA\_NORMAL )  || \(\backslash\)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{                           ((MODE) == DMA\_CIRCULAR))}}
\DoxyCodeLine{837 }
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define IS\_DMA\_PRIORITY(PRIORITY) (((PRIORITY) == DMA\_PRIORITY\_LOW )   || \(\backslash\)}}
\DoxyCodeLine{839 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_MEDIUM) || \(\backslash\)}}
\DoxyCodeLine{840 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_HIGH)   || \(\backslash\)}}
\DoxyCodeLine{841 \textcolor{preprocessor}{                                   ((PRIORITY) == DMA\_PRIORITY\_VERY\_HIGH))}}
\DoxyCodeLine{842 }
\DoxyCodeLine{847 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{848 }
\DoxyCodeLine{857 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{858 \}}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{860 }
\DoxyCodeLine{861 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_HAL\_DMA\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
