<profile>

<section name = "Vitis HLS Report for 'int8_16x16_wrapper_wrapper_1'" level="0">
<item name = "Date">Wed Jan 28 08:25:39 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_16x16_proj</item>
<item name = "Solution">int8_16x16_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.165 us, 0.165 us, 1, 1, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="int8_16x16_wrapper_U0">int8_16x16_wrapper, 33, 33, 0.165 us, 0.165 us, 1, 1, yes(flp)</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 256, 0, 0, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 11, 0, 0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 0, 0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="int8_16x16_wrapper_U0">int8_16x16_wrapper, 0, 256, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="a_stream_dout">in, 128, ap_fifo, a_stream, pointer</column>
<column name="a_stream_empty_n">in, 1, ap_fifo, a_stream, pointer</column>
<column name="a_stream_read">out, 1, ap_fifo, a_stream, pointer</column>
<column name="b_stream_dout">in, 128, ap_fifo, b_stream, pointer</column>
<column name="b_stream_empty_n">in, 1, ap_fifo, b_stream, pointer</column>
<column name="b_stream_read">out, 1, ap_fifo, b_stream, pointer</column>
<column name="c_stream_din">out, 256, ap_fifo, c_stream, pointer</column>
<column name="c_stream_full_n">in, 1, ap_fifo, c_stream, pointer</column>
<column name="c_stream_write">out, 1, ap_fifo, c_stream, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, int8_16x16_wrapper_wrapper.1, return value</column>
</table>
</item>
</section>
</profile>
