Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 19:43:31 2020
| Host         : CathComp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |             356 |          160 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             131 |           61 |
| Yes          | No                    | Yes                    |            1127 |          515 |
| Yes          | Yes                   | No                     |              59 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                    | reset_IBUF                        |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | CPU/DX/IR/dff30/ctrl_MULT          | CPU/DX/IR/dff27/q_reg_6           |                1 |              1 |         1.00 |
|  clk_BUFG        | vga/Display/vPos                   | reset_IBUF                        |                3 |             10 |         3.33 |
|  clk_BUFG        |                                    | reset_IBUF                        |                3 |             10 |         3.33 |
|  clk_BUFG        | RegisterFile/reg1/dff5/vPos_reg[3] | reset_IBUF                        |                4 |             13 |         3.25 |
| ~clock_IBUF_BUFG | CPU/PW/IR/dff27/input_enable0      | reset_IBUF                        |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG |                                    |                                   |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG | CPU/MULTDIV/MUL/ctr/dffplus/en0    | CPU/MULTDIV/MUL/ctr/dff16/q_reg_0 |               28 |             29 |         1.04 |
|  clock_IBUF_BUFG | CPU/MULTDIV/DIV/ctr/dffplus/en0    | CPU/MULTDIV/DIV/ctr/dff32/q_reg_1 |               22 |             30 |         1.36 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_20   | reset_IBUF                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_31   | reset_IBUF                        |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_6    | reset_IBUF                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_30   | reset_IBUF                        |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_25   | reset_IBUF                        |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_26   | reset_IBUF                        |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_17   | reset_IBUF                        |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_1    | reset_IBUF                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_13   | reset_IBUF                        |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_27   | reset_IBUF                        |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_14   | reset_IBUF                        |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_3    | reset_IBUF                        |               23 |             32 |         1.39 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_29   | reset_IBUF                        |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_16   | reset_IBUF                        |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_21   | reset_IBUF                        |               22 |             32 |         1.45 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_10   | reset_IBUF                        |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_19   | reset_IBUF                        |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_2    | reset_IBUF                        |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_4    | reset_IBUF                        |               29 |             32 |         1.10 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_8    | reset_IBUF                        |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_28   | reset_IBUF                        |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_18   | reset_IBUF                        |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_11   | reset_IBUF                        |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_24   | reset_IBUF                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_7    | reset_IBUF                        |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_9    | reset_IBUF                        |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_22   | reset_IBUF                        |               26 |             32 |         1.23 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_23   | reset_IBUF                        |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_15   | reset_IBUF                        |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_5    | reset_IBUF                        |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/PW/IR/dff22/write_enables_12   | reset_IBUF                        |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MULTDIV/DIV/ctr/dffplus/en0    |                                   |               19 |             33 |         1.74 |
|  clock_IBUF_BUFG | CPU/MULTDIV/MUL/ctr/dffplus/en0    |                                   |               13 |             34 |         2.62 |
|  clock_IBUF_BUFG |                                    | CPU/DX/IR/dff27/q_i_2__122_0      |               12 |             35 |         2.92 |
|  clock_IBUF_BUFG | CPU/DX/IR/dff27/q_i_2__122_0       |                                   |               29 |             64 |         2.21 |
| ~clock_IBUF_BUFG | CPU/FD/IR/dff28/q_reg_1            | reset_IBUF                        |               49 |             96 |         1.96 |
| ~clock_IBUF_BUFG |                                    | reset_IBUF                        |              144 |            310 |         2.15 |
+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+


