<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="my_pll" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 11 06 20:36:51.043" version="5.4" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="my_pll.lpc" type="lpc" modified="2013 11 06 20:36:49.914"/>
		<File name="my_pll.v" type="top_level_verilog" modified="2013 11 06 20:36:49.953"/>
		<File name="my_pll_tmpl.v" type="template_verilog" modified="2013 11 06 20:36:49.954"/>
  </Package>
</DiamondModule>
