{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721176384985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721176384996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 21:33:04 2024 " "Processing started: Tue Jul 16 21:33:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721176384996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176384996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176384996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721176385880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721176385880 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "encoder_bcd_7seg_until_5.v " "Can't analyze file -- file encoder_bcd_7seg_until_5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721176401526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "encoder_bcd_7seg_until_2.v " "Can't analyze file -- file encoder_bcd_7seg_until_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721176401533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_bcd_7seg_until_9.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_bcd_7seg_until_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_bcd_7seg_until_9 " "Found entity 1: encoder_bcd_7seg_until_9" {  } { { "encoder_bcd_7seg_until_9.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/encoder_bcd_7seg_until_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1s " "Found entity 1: bcd_counter_1s" {  } { { "bcd_counter_1s.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/bcd_counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721176401587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401596 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" pbl1.v(3) " "Verilog HDL syntax error at pbl1.v(3) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1721176401604 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pbl1 pbl1.v(1) " "Ignored design unit \"pbl1\" at pbl1.v(1) due to previous errors" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1721176401605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 0 0 " "Found 0 design units, including 0 entities, in source file pbl1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10s " "Found entity 1: bcd_counter_10s" {  } { { "bcd_counter_10s.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/bcd_counter_10s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_1m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_1m " "Found entity 1: bcd_counter_1m" {  } { { "bcd_counter_1m.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/bcd_counter_1m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_10m.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_10m.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_10m " "Found entity 1: bcd_counter_10m" {  } { { "bcd_counter_10m.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/bcd_counter_10m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721176401644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721176401714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 16 21:33:21 2024 " "Processing ended: Tue Jul 16 21:33:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721176401714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721176401714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721176401714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176401714 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721176402335 ""}
