{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.67271e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.7073e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.44813e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.7073e-10,
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 2.5024,
	"finish__design__instance__count__class:timing_repair_buffer": 37,
	"finish__design__instance__area__class:timing_repair_buffer": 142.637,
	"finish__design__instance__count__class:inverter": 16,
	"finish__design__instance__area__class:inverter": 60.0576,
	"finish__design__instance__count__class:multi_input_combinational_cell": 49,
	"finish__design__instance__area__class:multi_input_combinational_cell": 480.461,
	"finish__design__instance__count": 103,
	"finish__design__instance__area": 685.658,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.734591,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.927633,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.38147e-13,
	"finish__power__switching__total": 1.91422e-13,
	"finish__power__leakage__total": 3.26477e-10,
	"finish__power__total": 3.26806e-10,
	"finish__design__io": 37,
	"finish__design__die__area": 96329.5,
	"finish__design__core__area": 93749.9,
	"finish__design__instance__count": 1357,
	"finish__design__instance__area": 2254.66,
	"finish__design__instance__count__stdcell": 1357,
	"finish__design__instance__area__stdcell": 2254.66,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0240498,
	"finish__design__instance__utilization__stdcell": 0.0240498,
	"finish__design__rows": 112,
	"finish__design__rows:unithd": 112,
	"finish__design__sites": 74928,
	"finish__design__sites:unithd": 74928,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}