0.6
2018.3
Dec  7 2018
00:33:28
C:/backup/FPGA/Project/Project.ip_user_files/ipstatic/xil_defaultlib/Algorithm.srcs/sources_1/imports/Verilog/sp_ccl.v,1589985770,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/sim/SinglePass_CCL_0.v,,SinglePass_CCL,,,,,,,,
C:/backup/FPGA/Project/Project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_in.v,1589651886,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_out.v,,hdmi_in,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_out.v,1589400691,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/imports/backup/txt_out_v2.v,,hdmi_out,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/tb_hdmi_psra_hsvs.v,1590252606,verilog,,,,tb_hdmi,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/chainStack.v,1590253637,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay.v,,chainStack,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay.v,1590253637,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_BRAM.v,,delay,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_BRAM.v,1590253637,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_line.v,,delay_BRAM,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_line.v,1590253637,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/extractor.v,,delay_line,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/extractor.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/labeller.v,,extractor,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/labeller.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/lutControl.v,,labeller,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/lutControl.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/max.v,,lutControl,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/max.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/mergedStack.v,,max,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/mergedStack.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/min.v,,mergedStack,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/min.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/position.v,,min,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/position.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.ip_user_files/ipstatic/xil_defaultlib/Algorithm.srcs/sources_1/imports/Verilog/sp_ccl.v,,position,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/BRAM_params/sim/BRAM_params.v,1590253687,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory2/sim/stackMemory2.v,,BRAM_params,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/add/sim/add.vhd,1590253686,vhdl,,,,add,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/add2/sim/add2.vhd,1590253686,vhdl,,,,add2,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1590253686,vhdl,,,,div_gen_0,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/lineMergeControl/sim/lineMergeControl.v,1590253688,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/row_BRAM/sim/row_BRAM.v,,lineMergeControl,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/mergeControl/sim/mergeControl.v,1590253688,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/lineMergeControl/sim/lineMergeControl.v,,mergeControl,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/row_BRAM/sim/row_BRAM.v,1590253688,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory/sim/stackMemory.v,,row_BRAM,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stack2/sim/stack2.v,1590253690,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/chainStack.v,,stack2,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory/sim/stackMemory.v,1590253689,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stack2/sim/stack2.v,,stackMemory,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory2/sim/stackMemory2.v,1590253687,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/mergeControl/sim/mergeControl.v,,stackMemory2,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/SinglePass_CCL_0/sim/SinglePass_CCL_0.v,1589985763,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/ip/delayLineBRAM/sim/delayLineBRAM.v,,SinglePass_CCL_0,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/fos_cfd_ram/sim/fos_cfd_ram.v,1589985780,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v,,fos_cfd_ram,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/delayLinieBRAM_WP.v,1589985774,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/median_bin_5x5.v,,delayLinieBRAM_WP,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/median_bin_5x5.v,1589985774,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/sim/median_bin_5x5_0.v,,median_bin_5x5,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/ip/delayLineBRAM/sim/delayLineBRAM.v,1589557978,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/delayLinieBRAM_WP.v,,delayLineBRAM,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/ip/median_bin_5x5_0/sim/median_bin_5x5_0.v,1589985774,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/ip/fos_cfd_ram/sim/fos_cfd_ram.v,,median_bin_5x5_0,,,,,,,,
C:/backup/FPGA/Project/Project.srcs/sources_1/new/fos_cfd.v,1589723049,verilog,,C:/backup/FPGA/Project/Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_in.v,,fos_cfd,,,,,,,,
