# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:41:05  November 25, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Project2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY top_level
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:41:05  NOVEMBER 25, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VHDL_FILE enARdFF_2.vhd
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name BDF_FILE Project2.bdf
set_global_assignment -name VHDL_FILE register8bit.vhd
set_global_assignment -name VHDL_FILE PISOReg8.vhd
set_global_assignment -name VHDL_FILE SIPOReg8.vhd
set_global_assignment -name VHDL_FILE tsr.vhd
set_global_assignment -name VHDL_FILE rsr.vhd
set_global_assignment -name VHDL_FILE tdr.vhd
set_global_assignment -name VHDL_FILE rdr.vhd
set_global_assignment -name VHDL_FILE sccr.vhd
set_global_assignment -name VHDL_FILE scsr.vhd
set_global_assignment -name VHDL_FILE baud_rate_generator.vhd
set_global_assignment -name VHDL_FILE uart_tx_fsm.vhd
set_global_assignment -name VHDL_FILE uart_tx.vhd
set_global_assignment -name VHDL_FILE uart_rx_fsm.vhd
set_global_assignment -name VHDL_FILE uart_rx.vhd
set_global_assignment -name VHDL_FILE uart_address_decoder.vhd
set_global_assignment -name VHDL_FILE uart_core.vhd
set_global_assignment -name VHDL_FILE clock_divider.vhd
set_global_assignment -name VHDL_FILE traffic_fsm.vhd
set_global_assignment -name VHDL_FILE timer.vhd
set_global_assignment -name VHDL_FILE loadable_counter.vhd
set_global_assignment -name VHDL_FILE mux41.vhd
set_global_assignment -name VHDL_FILE decoder_state_timer.vhd
set_global_assignment -name BDF_FILE top_level.bdf
set_global_assignment -name VHDL_FILE uart_fsm.vhd
set_global_assignment -name VHDL_FILE CEG3155_essentials_pkg.vhd
set_global_assignment -name VHDL_FILE dFFar_EN.vhd
set_global_assignment -name VHDL_FILE dFFas_EN.vhd
set_global_assignment -name VHDL_FILE bin_to_bcd_0_15.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_M23 -to GReset
set_location_assignment PIN_M21 -to SSCS
set_location_assignment PIN_AB28 -to SW1[0]
set_location_assignment PIN_AC28 -to SW1[1]
set_location_assignment PIN_AC27 -to SW1[2]
set_location_assignment PIN_AD27 -to SW1[3]
set_location_assignment PIN_AB27 -to SW2[0]
set_location_assignment PIN_AC26 -to SW2[1]
set_location_assignment PIN_AD26 -to SW2[2]
set_location_assignment PIN_AB26 -to SW2[3]
set_location_assignment PIN_Y2 -to GClock
set_location_assignment PIN_G20 -to MSTL[0]
set_location_assignment PIN_G21 -to MSTL[1]
set_location_assignment PIN_G22 -to MSTL[2]
set_location_assignment PIN_E21 -to SSTL[0]
set_location_assignment PIN_E22 -to SSTL[1]
set_location_assignment PIN_E25 -to SSTL[2]
set_location_assignment PIN_G12 -to TxD
set_location_assignment PIN_G9 -to RxD
set_location_assignment PIN_H15 -to BCD1[3]
set_location_assignment PIN_G16 -to BCD1[2]
set_location_assignment PIN_G15 -to BCD1[1]
set_location_assignment PIN_F15 -to BCD1[0]
set_location_assignment PIN_H16 -to BCD2[3]
set_location_assignment PIN_J15 -to BCD2[2]
set_location_assignment PIN_G17 -to BCD2[1]
set_location_assignment PIN_J17 -to BCD2[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top