
*** Running vivado
    with args -log opcionA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source opcionA.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source opcionA.tcl -notrace
Command: synth_design -top opcionA -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 305.273 ; gain = 82.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'opcionA' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:578]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:581]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:637]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:644]
INFO: [Synth 8-3491] module 'write_data' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:12' bound to instance 'grp_write_data_fu_96' of component 'write_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:696]
INFO: [Synth 8-638] synthesizing module 'write_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'opcionA_mux_42_32_1' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA_mux_42_32_1.vhd:13' bound to instance 'opcionA_mux_42_32_1_U7' of component 'opcionA_mux_42_32_1' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:115]
INFO: [Synth 8-638] synthesizing module 'opcionA_mux_42_32_1' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA_mux_42_32_1.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'opcionA_mux_42_32_1' (1#1) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA_mux_42_32_1.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:303]
WARNING: [Synth 8-6014] Unused sequential element output_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'write_data' (2#1) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/write_data.vhd:36]
INFO: [Synth 8-3491] module 'read_data' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:12' bound to instance 'dedo0_0_V_read_data_fu_118' of component 'read_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:718]
INFO: [Synth 8-638] synthesizing module 'read_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALGpalma1_TREADY_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'read_data' (3#1) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:34]
INFO: [Synth 8-3491] module 'read_data' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:12' bound to instance 'palma0_0_V_read_data_fu_137' of component 'read_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:738]
INFO: [Synth 8-3491] module 'read_data' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:12' bound to instance 'dedo1_0_V_read_data_fu_156' of component 'read_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:758]
INFO: [Synth 8-3491] module 'read_data' declared at 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:12' bound to instance 'palma1_0_V_read_data_fu_175' of component 'read_data' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:778]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3114]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_ignore_call42_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3120]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_ignore_call43_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3126]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_ignore_call44_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3132]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_ignore_call45_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3138]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_ignore_call46_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3144]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3150]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALGdedo0_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3187]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALGdedo1_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3324]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALGpalma0_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3461]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALGpalma1_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:3598]
INFO: [Synth 8-256] done synthesizing module 'opcionA' (4#1) [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.vhd:64]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TKEEP[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TKEEP[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TKEEP[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TKEEP[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TSTRB[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TSTRB[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TSTRB[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TSTRB[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TUSER[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TUSER[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TUSER[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TUSER[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TLAST[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TID[4]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TID[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TID[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TID[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TID[0]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TDEST[4]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TDEST[3]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TDEST[2]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TDEST[1]
WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALGpalma1_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 354.367 ; gain = 131.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 354.367 ; gain = 131.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.xdc]
Finished Parsing XDC File [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/opcionA.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 683.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_133_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_assign_fu_145_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo0_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGdedo1_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma0_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_AX_ALGpalma1_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_dest_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_id_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_strb_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 90    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 17    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 36    
	   4 Input      2 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module opcionA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 31    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   4 Input      2 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 76    
Module opcionA_mux_42_32_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module write_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module read_data 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'palma0_0_V_read_data_fu_137/ap_CS_fsm_reg[0:0]' into 'dedo0_0_V_read_data_fu_118/ap_CS_fsm_reg[0:0]' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
INFO: [Synth 8-4471] merging register 'dedo1_0_V_read_data_fu_156/ap_CS_fsm_reg[0:0]' into 'dedo0_0_V_read_data_fu_118/ap_CS_fsm_reg[0:0]' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
INFO: [Synth 8-4471] merging register 'palma1_0_V_read_data_fu_175/ap_CS_fsm_reg[0:0]' into 'dedo0_0_V_read_data_fu_118/ap_CS_fsm_reg[0:0]' [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element palma0_0_V_read_data_fu_137/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element dedo1_0_V_read_data_fu_156/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element palma1_0_V_read_data_fu_175/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/read_data.vhd:59]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dedo0_0_V_read_data_fu_118/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_B_reg[0]' (FDE) to 'output_AX_ALG_dest_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_A_reg[0]' (FDE) to 'output_AX_ALG_dest_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_B_reg[1]' (FDE) to 'output_AX_ALG_dest_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_A_reg[1]' (FDE) to 'output_AX_ALG_dest_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_B_reg[2]' (FDE) to 'output_AX_ALG_dest_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_A_reg[2]' (FDE) to 'output_AX_ALG_dest_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_B_reg[3]' (FDE) to 'output_AX_ALG_dest_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_dest_V_1_payload_A_reg[3]' (FDE) to 'output_AX_ALG_dest_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_dest_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_dest_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_B_reg[0]' (FDE) to 'output_AX_ALG_id_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_A_reg[0]' (FDE) to 'output_AX_ALG_id_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_B_reg[1]' (FDE) to 'output_AX_ALG_id_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_A_reg[1]' (FDE) to 'output_AX_ALG_id_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_B_reg[2]' (FDE) to 'output_AX_ALG_id_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_A_reg[2]' (FDE) to 'output_AX_ALG_id_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_B_reg[3]' (FDE) to 'output_AX_ALG_id_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_id_V_1_payload_A_reg[3]' (FDE) to 'output_AX_ALG_id_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_id_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_id_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_B_reg[0]' (FDE) to 'output_AX_ALG_user_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_A_reg[0]' (FDE) to 'output_AX_ALG_user_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_B_reg[1]' (FDE) to 'output_AX_ALG_user_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_A_reg[1]' (FDE) to 'output_AX_ALG_user_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_B_reg[2]' (FDE) to 'output_AX_ALG_user_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_user_V_1_payload_A_reg[2]' (FDE) to 'output_AX_ALG_user_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_user_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\output_AX_ALG_user_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_B_reg[0]' (FDE) to 'output_AX_ALG_strb_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_A_reg[0]' (FDE) to 'output_AX_ALG_strb_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_B_reg[1]' (FDE) to 'output_AX_ALG_strb_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_A_reg[1]' (FDE) to 'output_AX_ALG_strb_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_B_reg[2]' (FDE) to 'output_AX_ALG_strb_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_strb_V_1_payload_A_reg[2]' (FDE) to 'output_AX_ALG_strb_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\output_AX_ALG_strb_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\output_AX_ALG_strb_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_B_reg[0]' (FDE) to 'output_AX_ALG_keep_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_A_reg[0]' (FDE) to 'output_AX_ALG_keep_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_B_reg[1]' (FDE) to 'output_AX_ALG_keep_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_A_reg[1]' (FDE) to 'output_AX_ALG_keep_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_B_reg[2]' (FDE) to 'output_AX_ALG_keep_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'output_AX_ALG_keep_V_1_payload_A_reg[2]' (FDE) to 'output_AX_ALG_keep_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\output_AX_ALG_keep_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\output_AX_ALG_keep_V_1_payload_A_reg[3] )
WARNING: [Synth 8-3332] Sequential element (dedo0_0_V_read_data_fu_118/ap_CS_fsm_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_keep_V_1_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_keep_V_1_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_keep_V_1_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_keep_V_1_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_strb_V_1_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_strb_V_1_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_strb_V_1_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_strb_V_1_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_user_V_1_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_user_V_1_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_user_V_1_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_user_V_1_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_id_V_1_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_id_V_1_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_id_V_1_payload_A_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_id_V_1_payload_B_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_dest_V_1_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_dest_V_1_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_dest_V_1_payload_A_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (output_AX_ALG_dest_V_1_payload_B_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_keep_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_strb_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_user_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_last_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_A_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_B_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_id_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_A_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_B_reg[4]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGdedo0_dest_V_0_payload_B_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_state_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_state_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_sel_rd_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_sel_wr_reg) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_A_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_A_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_A_reg[1]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_A_reg[0]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_B_reg[3]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_B_reg[2]) is unused and will be removed from module opcionA.
WARNING: [Synth 8-3332] Sequential element (input_AX_ALGpalma0_keep_V_0_payload_B_reg[1]) is unused and will be removed from module opcionA.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |   183|
|4     |LUT4 |    21|
|5     |LUT5 |    26|
|6     |LUT6 |    41|
|7     |FDRE |   538|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+-----------+------+
|      |Instance               |Module     |Cells |
+------+-----------------------+-----------+------+
|1     |top                    |           |   813|
|2     |  grp_write_data_fu_96 |write_data |   115|
+------+-----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 296 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 683.047 ; gain = 131.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 683.047 ; gain = 459.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

120 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 683.047 ; gain = 463.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_ARRAY_OUT_SIMPLE/opcionA/solution1/impl/vhdl/project.runs/synth_1/opcionA.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 683.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  1 16:43:53 2021...
