<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FullAdder3-bit_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder3bit_segment.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder3bit_segment.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder3bit_segment.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder3bit_segment.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder3bit_segment.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder3bit_segment.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder3bit_segment.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder3bit_segment.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder3bit_segment.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder3bit_segment.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder3bit_segment.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder3bit_segment.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder3bit_segment.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder3bit_segment.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder3bit_segment.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder3bit_segment.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder3bit_segment.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder3bit_segment.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder3bit_segment.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder3bit_segment.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder3bit_segment.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder3bit_segment.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder3bit_segment.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder3bit_segment_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder3bit_segment_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder3bit_segment_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder3bit_segment_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder3bit_segment_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder3bit_segment_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder3bit_segment_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder3bit_segment_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder3bit_segment_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder3bit_segment_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder3bit_segment_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder3bit_segment_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder3bit_segment_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder3bit_segment_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder3bit_segment_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder3bit_segment_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="full_adder.vhi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6136882407056067543" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8466013499129481262" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1370693601915005145" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351203612" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6258049124760934812" xil_pn:start_ts="1351203612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351256430" xil_pn:in_ck="-2136290321808136135" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5075415032699559921" xil_pn:start_ts="1351256418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.lso"/>
      <outfile xil_pn:name="adder3bit_segment.ngc"/>
      <outfile xil_pn:name="adder3bit_segment.ngr"/>
      <outfile xil_pn:name="adder3bit_segment.prj"/>
      <outfile xil_pn:name="adder3bit_segment.stx"/>
      <outfile xil_pn:name="adder3bit_segment.syr"/>
      <outfile xil_pn:name="adder3bit_segment.xst"/>
      <outfile xil_pn:name="adder3bit_segment_vhdl.prj"/>
      <outfile xil_pn:name="adder3bit_segment_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1351203682" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4539278021968397956" xil_pn:start_ts="1351203682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351256437" xil_pn:in_ck="1324928973156962576" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6787882481746816993" xil_pn:start_ts="1351256430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.bld"/>
      <outfile xil_pn:name="adder3bit_segment.ngd"/>
      <outfile xil_pn:name="adder3bit_segment_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351256443" xil_pn:in_ck="1324930379565580817" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1351256437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.pcf"/>
      <outfile xil_pn:name="adder3bit_segment_map.map"/>
      <outfile xil_pn:name="adder3bit_segment_map.mrp"/>
      <outfile xil_pn:name="adder3bit_segment_map.ncd"/>
      <outfile xil_pn:name="adder3bit_segment_map.ngm"/>
      <outfile xil_pn:name="adder3bit_segment_map.xrpt"/>
      <outfile xil_pn:name="adder3bit_segment_summary.xml"/>
      <outfile xil_pn:name="adder3bit_segment_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351256454" xil_pn:in_ck="7453490052199196586" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1351256443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.ncd"/>
      <outfile xil_pn:name="adder3bit_segment.pad"/>
      <outfile xil_pn:name="adder3bit_segment.par"/>
      <outfile xil_pn:name="adder3bit_segment.ptwx"/>
      <outfile xil_pn:name="adder3bit_segment.unroutes"/>
      <outfile xil_pn:name="adder3bit_segment.xpi"/>
      <outfile xil_pn:name="adder3bit_segment_pad.csv"/>
      <outfile xil_pn:name="adder3bit_segment_pad.txt"/>
      <outfile xil_pn:name="adder3bit_segment_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351256462" xil_pn:in_ck="7117759490761075079" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1351256454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.bgn"/>
      <outfile xil_pn:name="adder3bit_segment.bit"/>
      <outfile xil_pn:name="adder3bit_segment.drc"/>
      <outfile xil_pn:name="adder3bit_segment.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351256454" xil_pn:in_ck="1324744733627973005" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1351256451">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder3bit_segment.twr"/>
      <outfile xil_pn:name="adder3bit_segment.twx"/>
    </transform>
  </transforms>

</generated_project>
