#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  6 11:30:49 2019
# Process ID: 14192
# Current directory: C:/Users/Ankit Karan/Desktop/lab1/Carry
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9364 C:\Users\Ankit Karan\Desktop\lab1\Carry\Carry.xpr
# Log file: C:/Users/Ankit Karan/Desktop/lab1/Carry/vivado.log
# Journal file: C:/Users/Ankit Karan/Desktop/lab1/Carry\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 663.379 ; gain = 64.863
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.srcs/sources_1/new/Carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.srcs/sim_1/new/carry_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cla
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
"xelab -wto c0e87dc23cfd45f089d382c6d48e591d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cla_behav xil_defaultlib.test_cla xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c0e87dc23cfd45f089d382c6d48e591d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cla_behav xil_defaultlib.test_cla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demo_cla
Compiling module xil_defaultlib.test_cla
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cla_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ankit -notrace
couldn't read file "C:/Users/Ankit": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep  6 11:34:45 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 734.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cla_behav -key {Behavioral:sim_1:Functional:test_cla} -tclbatch {test_cla.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_cla.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 769.395 ; gain = 34.777
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cla_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 769.395 ; gain = 34.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 769.395 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.srcs/sources_1/new/Carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.srcs/sim_1/new/carry_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cla
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
"xelab -wto c0e87dc23cfd45f089d382c6d48e591d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cla_behav xil_defaultlib.test_cla xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c0e87dc23cfd45f089d382c6d48e591d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cla_behav xil_defaultlib.test_cla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demo_cla
Compiling module xil_defaultlib.test_cla
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cla_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cla_behav -key {Behavioral:sim_1:Functional:test_cla} -tclbatch {test_cla.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_cla.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/Ankit Karan/Desktop/lab1/Carry/Carry.srcs/sim_1/new/carry_test.v" Line 40
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 769.395 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cla_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 769.395 ; gain = 0.000
