<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:39.531-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.166-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.160-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.149-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.143-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.131-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.125-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.120-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.114-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.093-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.085-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.061-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.051-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:36.045-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.530-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.517-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.514-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.509-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.497-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.492-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.485-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.480-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.476-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.470-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.463-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.457-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:35.450-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-957] Unable to rewind loop 'main_loop' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45': loop nest is not flattened.&#xA;Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-957.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:26.039-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:25.493-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'err_outer' (src/runge_kutta_45.cpp:233:28) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:25.378-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'y_new_outer' (src/runge_kutta_45.cpp:221:23) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:25.357-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:25.352-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:25.348-0500" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:24.889-0500" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:24.429-0500" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR." projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.965-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.962-0500" type="Warning"/>
        <logs message="WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.089-0500" type="Warning"/>
        <logs message="WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.084-0500" type="Warning"/>
        <logs message="WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.080-0500" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:23.076-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:15.682-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:32:15.647-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:31:44.998-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)" projectName="rk45_vitis" solutionName="solution1" date="2023-05-22T17:31:44.995-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
