Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 22 19:19:54 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_char_timing_summary_routed.rpt -pb vga_char_timing_summary_routed.pb -rpx vga_char_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_char
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.316        0.000                      0                   63        0.164        0.000                      0                   63        7.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  
  vga_clk_clk_wiz_0        29.316        0.000                      0                   63        0.164        0.000                      0                   63       19.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   vga_clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 1.771ns (16.880%)  route 8.720ns (83.120%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 38.201 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X43Y63         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.686 f  vga_timing_ctrl_inst/v_cnt_reg[5]/Q
                         net (fo=47, routed)          2.200     0.514    vga_timing_ctrl_inst/v_cnt[5]
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.152     0.666 r  vga_timing_ctrl_inst/pix_data[15]_i_586/O
                         net (fo=51, routed)          3.182     3.848    vga_timing_ctrl_inst/pix_data[15]_i_586_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I4_O)        0.326     4.174 r  vga_timing_ctrl_inst/pix_data[15]_i_637/O
                         net (fo=1, routed)           0.407     4.581    vga_timing_ctrl_inst/pix_data[15]_i_637_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.705 r  vga_timing_ctrl_inst/pix_data[15]_i_298/O
                         net (fo=1, routed)           0.682     5.388    vga_timing_ctrl_inst/pix_data[15]_i_298_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.512 r  vga_timing_ctrl_inst/pix_data[15]_i_102/O
                         net (fo=1, routed)           0.424     5.935    vga_timing_ctrl_inst/pix_data[15]_i_102_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.124     6.059 r  vga_timing_ctrl_inst/pix_data[15]_i_32/O
                         net (fo=1, routed)           0.870     6.929    vga_timing_ctrl_inst/pix_data[15]_i_32_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.053 r  vga_timing_ctrl_inst/pix_data[15]_i_11/O
                         net (fo=1, routed)           0.955     8.009    vga_timing_ctrl_inst/pix_data[15]_i_11_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  vga_timing_ctrl_inst/pix_data[15]_i_3/O
                         net (fo=1, routed)           0.000     8.133    vga_timing_ctrl_inst/pix_data[15]_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I1_O)      0.217     8.350 r  vga_timing_ctrl_inst/pix_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     8.350    vga_image_gen_inst/pix_data_reg[15]_0
    SLICE_X39Y58         FDCE                                         r  vga_image_gen_inst/pix_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.564    38.201    vga_image_gen_inst/vga_clk
    SLICE_X39Y58         FDCE                                         r  vga_image_gen_inst/pix_data_reg[15]/C
                         clock pessimism             -0.403    37.798    
                         clock uncertainty           -0.197    37.602    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.064    37.666    vga_image_gen_inst/pix_data_reg[15]
  -------------------------------------------------------------------
                         required time                         37.666    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 29.316    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.076ns (16.657%)  route 5.384ns (83.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.253     4.318    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep__2/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.076ns (16.657%)  route 5.384ns (83.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.253     4.318    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.076ns (16.657%)  route 5.384ns (83.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.253     4.318    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__1/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.076ns (16.657%)  route 5.384ns (83.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.253     4.318    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.259ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.076ns (16.972%)  route 5.264ns (83.028%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 38.198 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.133     4.198    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.561    38.198    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/C
                         clock pessimism             -0.340    37.858    
                         clock uncertainty           -0.197    37.662    
    SLICE_X41Y64         FDRE (Setup_fdre_C_CE)      -0.205    37.457    vga_timing_ctrl_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.457    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                 33.259    

Slack (MET) :             33.259ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.076ns (16.972%)  route 5.264ns (83.028%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 38.198 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.133     4.198    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.561    38.198    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
                         clock pessimism             -0.340    37.858    
                         clock uncertainty           -0.197    37.662    
    SLICE_X41Y64         FDRE (Setup_fdre_C_CE)      -0.205    37.457    vga_timing_ctrl_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         37.457    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                 33.259    

Slack (MET) :             33.281ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.076ns (17.102%)  route 5.216ns (82.898%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.085     4.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 33.281    

Slack (MET) :             33.281ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.076ns (17.102%)  route 5.216ns (82.898%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.085     4.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]_rep/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 33.281    

Slack (MET) :             33.281ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.076ns (17.102%)  route 5.216ns (82.898%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.738    -2.142    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.686 r  vga_timing_ctrl_inst/v_cnt_reg[9]/Q
                         net (fo=26, routed)          1.572    -0.114    vga_timing_ctrl_inst/v_cnt[9]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.010 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.433     0.443    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124     0.567 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=3, routed)           1.003     1.570    vga_timing_ctrl_inst/v_cnt[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.452     2.146    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124     2.270 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=1, routed)           0.670     2.941    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.065 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=26, routed)          1.085     4.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          1.560    38.197    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]_rep__2/C
                         clock pessimism             -0.365    37.832    
                         clock uncertainty           -0.197    37.636    
    SLICE_X41Y65         FDRE (Setup_fdre_C_CE)      -0.205    37.431    vga_timing_ctrl_inst/v_cnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 33.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.425    vga_timing_ctrl_inst/vga_clk
    SLICE_X43Y62         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.284 f  vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/Q
                         net (fo=107, routed)         0.111    -0.172    vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I2_O)        0.045    -0.127 r  vga_timing_ctrl_inst/v_cnt[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.127    vga_timing_ctrl_inst/v_cnt[0]_rep_i_1__1_n_0
    SLICE_X42Y62         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.188    vga_timing_ctrl_inst/vga_clk
    SLICE_X42Y62         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1/C
                         clock pessimism             -0.224    -0.412    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.292    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.618%)  route 0.148ns (44.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.426    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__0/Q
                         net (fo=105, routed)         0.148    -0.136    vga_timing_ctrl_inst/v_cnt_reg[2]_rep__0_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I4_O)        0.045    -0.091 r  vga_timing_ctrl_inst/v_cnt[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.091    vga_timing_ctrl_inst/v_cnt[3]_rep_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.853    -0.191    vga_timing_ctrl_inst/vga_clk
    SLICE_X38Y63         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]_rep/C
                         clock pessimism             -0.202    -0.393    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121    -0.272    vga_timing_ctrl_inst/v_cnt_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.426    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/Q
                         net (fo=59, routed)          0.152    -0.133    vga_timing_ctrl_inst/v_cnt_reg[2]_rep_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I2_O)        0.045    -0.088 r  vga_timing_ctrl_inst/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    vga_timing_ctrl_inst/v_cnt[2]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.852    -0.192    vga_timing_ctrl_inst/vga_clk
    SLICE_X38Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
                         clock pessimism             -0.202    -0.394    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120    -0.274    vga_timing_ctrl_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.550%)  route 0.111ns (37.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.426    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep__2/Q
                         net (fo=109, routed)         0.111    -0.174    vga_timing_ctrl_inst/v_cnt_reg[2]_rep__2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  vga_timing_ctrl_inst/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    vga_timing_ctrl_inst/v_cnt[9]_i_2_n_0
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.189    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[9]/C
                         clock pessimism             -0.224    -0.413    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.092    -0.321    vga_timing_ctrl_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.424%)  route 0.156ns (45.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.423    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.282 r  vga_timing_ctrl_inst/h_cnt_reg[7]/Q
                         net (fo=10, routed)          0.156    -0.126    vga_timing_ctrl_inst/h_cnt[7]
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.081 r  vga_timing_ctrl_inst/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    vga_timing_ctrl_inst/h_cnt[9]_i_2_n_0
    SLICE_X42Y57         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.859    -0.185    vga_timing_ctrl_inst/vga_clk
    SLICE_X42Y57         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/C
                         clock pessimism             -0.222    -0.407    
    SLICE_X42Y57         FDSE (Hold_fdse_C_D)         0.120    -0.287    vga_timing_ctrl_inst/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.712%)  route 0.181ns (49.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.425    vga_timing_ctrl_inst/vga_clk
    SLICE_X43Y62         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0/Q
                         net (fo=107, routed)         0.181    -0.103    vga_timing_ctrl_inst/v_cnt_reg[3]_rep__0_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.045    -0.058 r  vga_timing_ctrl_inst/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    vga_timing_ctrl_inst/v_cnt[7]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.189    vga_timing_ctrl_inst/vga_clk
    SLICE_X42Y64         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.222    -0.411    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120    -0.291    vga_timing_ctrl_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.770%)  route 0.142ns (43.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.423    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.282 r  vga_timing_ctrl_inst/h_cnt_reg[8]/Q
                         net (fo=7, routed)           0.142    -0.140    vga_timing_ctrl_inst/h_cnt[8]
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.095 r  vga_timing_ctrl_inst/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    vga_timing_ctrl_inst/h_cnt[8]_i_1_n_0
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.859    -0.185    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[8]/C
                         clock pessimism             -0.238    -0.423    
    SLICE_X41Y58         FDSE (Hold_fdse_C_D)         0.091    -0.332    vga_timing_ctrl_inst/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.837%)  route 0.140ns (40.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.423    vga_timing_ctrl_inst/vga_clk
    SLICE_X42Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDSE (Prop_fdse_C_Q)         0.164    -0.259 r  vga_timing_ctrl_inst/h_cnt_reg[3]/Q
                         net (fo=57, routed)          0.140    -0.119    vga_timing_ctrl_inst/h_cnt[3]
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.074 r  vga_timing_ctrl_inst/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    vga_timing_ctrl_inst/h_cnt[4]_i_1_n_0
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.859    -0.185    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y58         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[4]/C
                         clock pessimism             -0.222    -0.407    
    SLICE_X41Y58         FDSE (Hold_fdse_C_D)         0.092    -0.315    vga_timing_ctrl_inst/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.409%)  route 0.162ns (46.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.426    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=92, routed)          0.162    -0.123    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.078 r  vga_timing_ctrl_inst/v_cnt[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga_timing_ctrl_inst/v_cnt[4]_rep_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.854    -0.190    vga_timing_ctrl_inst/vga_clk
    SLICE_X41Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]_rep/C
                         clock pessimism             -0.223    -0.413    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092    -0.321    vga_timing_ctrl_inst/v_cnt_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.426    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/Q
                         net (fo=59, routed)          0.155    -0.130    vga_timing_ctrl_inst/v_cnt_reg[2]_rep_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.045    -0.085 r  vga_timing_ctrl_inst/v_cnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.085    vga_timing_ctrl_inst/v_cnt[2]_rep_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=37, routed)          0.854    -0.190    vga_timing_ctrl_inst/vga_clk
    SLICE_X40Y65         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]_rep/C
                         clock pessimism             -0.236    -0.426    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_timing_ctrl_inst/v_cnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[7]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[8]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X42Y57    vga_timing_ctrl_inst/h_cnt_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y64    vga_timing_ctrl_inst/v_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X41Y65    vga_timing_ctrl_inst/v_cnt_reg[0]_rep/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X41Y63    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__0/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y62    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y65    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[7]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X42Y57    vga_timing_ctrl_inst/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X42Y57    vga_timing_ctrl_inst/h_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X40Y64    vga_timing_ctrl_inst/v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y63    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X40Y64    vga_timing_ctrl_inst/v_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y65    vga_timing_ctrl_inst/v_cnt_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y65    vga_timing_ctrl_inst/v_cnt_reg[1]_rep__1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y65    vga_timing_ctrl_inst/v_cnt_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_timing_ctrl_inst/h_cnt_reg[8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X42Y57    vga_timing_ctrl_inst/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X40Y64    vga_timing_ctrl_inst/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y65    vga_timing_ctrl_inst/v_cnt_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y65    vga_timing_ctrl_inst/v_cnt_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y63    vga_timing_ctrl_inst/v_cnt_reg[0]_rep__0/C



