// Seed: 2373491225
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wor id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_3 = 1;
  assign id_1 = id_7 + ~id_3;
  logic id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  output logic [7:0] id_4;
  output wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  input wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
