 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:40:55 2023
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                    -0.9000    -0.8000 r
  rinc (in)                                                                 0.0540                         0.0193    -0.7807 r
  rinc (net)                                    1       5.3079                                             0.0000    -0.7807 r
  U41/A (INVX8_RVT)                                               0.0000    0.0540    0.0000               0.0000    -0.7807 r
  U41/Y (INVX8_RVT)                                                         0.0528                         0.0541    -0.7266 f
  n37 (net)                                     1      20.7730                                             0.0000    -0.7266 f
  U42/A (INVX32_RVT)                                              0.0000    0.0528    0.0000               0.0000    -0.7266 f
  U42/Y (INVX32_RVT)                                                        1.1807                         0.7637     0.0371 r
  n38 (net)                                     1     2505.9155                                            0.0000     0.0371 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    1.1807    0.0000               0.0000     0.0371 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1833                         0.5083     0.5454 r
  io_b_rinc_net (net)                          10       5.6520                                             0.0000     0.5454 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5454 r
  rptr_empty/rinc (net)                                 5.6520                                             0.0000     0.5454 r
  rptr_empty/U16/A1 (NAND3X0_RVT)                                 0.0000    0.1833    0.0000               0.0000     0.5454 r
  rptr_empty/U16/Y (NAND3X0_RVT)                                            0.1446                         0.1251     0.6705 f
  rptr_empty/n70 (net)                          2       1.1464                                             0.0000     0.6705 f
  rptr_empty/U8/A1 (NAND2X0_RVT)                                  0.0000    0.1446    0.0000               0.0000     0.6705 f
  rptr_empty/U8/Y (NAND2X0_RVT)                                             0.1176                         0.1518     0.8223 r
  rptr_empty/n54 (net)                          2       1.2470                                             0.0000     0.8223 r
  rptr_empty/U7/A (INVX1_RVT)                                     0.0000    0.1176    0.0000               0.0000     0.8223 r
  rptr_empty/U7/Y (INVX1_RVT)                                               0.0665                         0.0589     0.8812 f
  rptr_empty/n121 (net)                         2       1.2524                                             0.0000     0.8812 f
  rptr_empty/U23/A (INVX1_RVT)                                    0.0000    0.0665    0.0000               0.0000     0.8812 f
  rptr_empty/U23/Y (INVX1_RVT)                                              0.0416                         0.0529     0.9340 r
  rptr_empty/n9 (net)                           1       0.5065                                             0.0000     0.9340 r
  rptr_empty/U46/A1 (AO22X1_RVT)                                  0.0000    0.0416    0.0000               0.0000     0.9340 r
  rptr_empty/U46/Y (AO22X1_RVT)                                             0.0824                         0.1618     1.0958 r
  rptr_empty/rgraynext[2] (net)                 2       2.1832                                             0.0000     1.0958 r
  rptr_empty/U10/A1 (XNOR2X2_RVT)                                 0.0000    0.0824    0.0000               0.0000     1.0958 r
  rptr_empty/U10/Y (XNOR2X2_RVT)                                            0.0572                         0.1687     1.2645 f
  rptr_empty/n1 (net)                           1       0.5787                                             0.0000     1.2645 f
  rptr_empty/U9/A1 (AND2X1_RVT)                                   0.0000    0.0572    0.0000               0.0000     1.2645 f
  rptr_empty/U9/Y (AND2X1_RVT)                                              0.0393                         0.1016     1.3661 f
  rptr_empty/n34 (net)                          1       0.4693                                             0.0000     1.3661 f
  rptr_empty/U53/A1 (AND4X1_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.3661 f
  rptr_empty/U53/Y (AND4X1_RVT)                                             0.0761                         0.1445     1.5106 f
  rptr_empty/n28 (net)                          1       0.4165                                             0.0000     1.5106 f
  rptr_empty/U52/A2 (AND4X1_RVT)                                  0.0000    0.0761    0.0000               0.0000     1.5106 f
  rptr_empty/U52/Y (AND4X1_RVT)                                             0.0768                         0.1817     1.6923 f
  rptr_empty/n141 (net)                         1       0.4791                                             0.0000     1.6923 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0768    0.0000               0.0000     1.6923 f
  data arrival time                                                                                                   1.6923

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.8200 r
  library setup time                                                                                      -0.2165     1.6035
  data required time                                                                                                  1.6035
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.6035
  data arrival time                                                                                                  -1.6923
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0888


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  input external delay                                                                                    -0.9000    -0.8000 r
  winc (in)                                                                 0.0540                         0.0193    -0.7807 r
  winc (net)                                    1       5.3079                                             0.0000    -0.7807 r
  U43/A (INVX8_RVT)                                               0.0000    0.0540    0.0000               0.0000    -0.7807 r
  U43/Y (INVX8_RVT)                                                         0.0528                         0.0541    -0.7266 f
  n39 (net)                                     1      20.7730                                             0.0000    -0.7266 f
  U44/A (INVX32_RVT)                                              0.0000    0.0528    0.0000               0.0000    -0.7266 f
  U44/Y (INVX32_RVT)                                                        1.1807                         0.7637     0.0371 r
  n40 (net)                                     1     2505.9155                                            0.0000     0.0371 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    1.1807    0.0000               0.0000     0.0371 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1861                         0.5113     0.5484 r
  io_b_winc_net (net)                          17      10.1832                                             0.0000     0.5484 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.5484 r
  wptr_full/winc (net)                                 10.1832                                             0.0000     0.5484 r
  wptr_full/U73/A1 (AND3X1_RVT)                                   0.0000    0.1861    0.0000               0.0000     0.5484 r
  wptr_full/U73/Y (AND3X1_RVT)                                              0.0707                         0.1572     0.7056 r
  wptr_full/n120 (net)                          2       1.1152                                             0.0000     0.7056 r
  wptr_full/U82/A1 (NAND2X0_RVT)                                  0.0000    0.0707    0.0000               0.0000     0.7056 r
  wptr_full/U82/Y (NAND2X0_RVT)                                             0.0762                         0.0763     0.7819 f
  wptr_full/n121 (net)                          2       1.0543                                             0.0000     0.7819 f
  wptr_full/U84/A1 (NAND2X0_RVT)                                  0.0000    0.0762    0.0000               0.0000     0.7819 f
  wptr_full/U84/Y (NAND2X0_RVT)                                             0.0958                         0.1049     0.8868 r
  wptr_full/n123 (net)                          2       1.0610                                             0.0000     0.8868 r
  wptr_full/U83/A1 (NAND2X0_RVT)                                  0.0000    0.0958    0.0000               0.0000     0.8868 r
  wptr_full/U83/Y (NAND2X0_RVT)                                             0.0879                         0.0860     0.9727 f
  wptr_full/n72 (net)                           2       1.1287                                             0.0000     0.9727 f
  wptr_full/U48/A (INVX0_RVT)                                     0.0000    0.0879    0.0000               0.0000     0.9727 f
  wptr_full/U48/Y (INVX0_RVT)                                               0.0640                         0.0800     1.0527 r
  wptr_full/n158 (net)                          2       1.0828                                             0.0000     1.0527 r
  wptr_full/U52/A4 (AO22X1_RVT)                                   0.0000    0.0640    0.0000               0.0000     1.0527 r
  wptr_full/U52/Y (AO22X1_RVT)                                              0.0824                         0.1531     1.2058 r
  wptr_full/n157 (net)                          2       2.1832                                             0.0000     1.2058 r
  wptr_full/U79/A1 (XNOR2X2_RVT)                                  0.0000    0.0824    0.0000               0.0000     1.2058 r
  wptr_full/U79/Y (XNOR2X2_RVT)                                             0.0563                         0.1786     1.3844 r
  wptr_full/n34 (net)                           1       0.5139                                             0.0000     1.3844 r
  wptr_full/U75/A2 (AND3X1_RVT)                                   0.0000    0.0563    0.0000               0.0000     1.3844 r
  wptr_full/U75/Y (AND3X1_RVT)                                              0.0529                         0.1313     1.5156 r
  wptr_full/n28 (net)                           1       0.6710                                             0.0000     1.5156 r
  wptr_full/U10/A1 (NAND4X0_RVT)                                  0.0000    0.0529    0.0000               0.0000     1.5156 r
  wptr_full/U10/Y (NAND4X0_RVT)                                             0.0966                         0.0817     1.5973 f
  wptr_full/n142 (net)                          1       0.4791                                             0.0000     1.5973 f
  wptr_full/wfull_reg/D (SDFFASX1_RVT)                            0.0000    0.0966    0.0000               0.0000     1.5973 f
  data arrival time                                                                                                   1.5973

  clock wclk (rise edge)                                                                                   1.8000     1.8000
  clock network delay (ideal)                                                                              0.1000     1.9000
  clock uncertainty                                                                                       -0.1600     1.7400
  wptr_full/wfull_reg/CLK (SDFFASX1_RVT)                                                                   0.0000     1.7400 r
  library setup time                                                                                      -0.2251     1.5149
  data required time                                                                                                  1.5149
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5149
  data arrival time                                                                                                  -1.5973
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0824


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[7] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[7] (net)              1       2.7062                                             0.0000    -0.7893 f
  U25/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U25/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n21 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U33/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U33/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n22 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_7__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[6] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[6] (net)              1       2.7062                                             0.0000    -0.7893 f
  U26/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U26/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n23 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U34/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U34/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n24 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_6__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[5] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[5] (net)              1       2.7062                                             0.0000    -0.7893 f
  U32/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U32/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n25 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U40/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U40/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n26 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_5__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[4] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[4] (net)              1       2.7062                                             0.0000    -0.7893 f
  U27/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U27/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n27 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U35/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U35/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n28 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_4__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[3] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[3] (net)              1       2.7062                                             0.0000    -0.7893 f
  U31/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U31/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n29 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U39/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U39/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n30 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_3__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[2] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[2] (net)              1       2.7062                                             0.0000    -0.7893 f
  U30/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U30/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n31 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U38/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U38/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n32 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_2__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[1] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[1] (net)              1       2.7062                                             0.0000    -0.7893 f
  U29/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U29/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n33 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U37/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U37/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n34 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_1__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1000     0.1000
  input external delay                                                                     -0.9000    -0.8000 f
  wdata_in[0] (in)                                           0.0419                         0.0107    -0.7893 f
  wdata_in[0] (net)              1       2.7062                                             0.0000    -0.7893 f
  U28/A (INVX4_RVT)                                0.0000    0.0419    0.0000               0.0000    -0.7893 f
  U28/Y (INVX4_RVT)                                          0.1030                         0.0857    -0.7036 r
  n35 (net)                      1      20.8505                                             0.0000    -0.7036 r
  U36/A (INVX32_RVT)                               0.0000    0.1030    0.0000               0.0000    -0.7036 r
  U36/Y (INVX32_RVT)                                         0.8758                         0.8525     0.1489 f
  n36 (net)                      1     2574.0898                                            0.0000     0.1489 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.8758    0.0000               0.0000     0.1489 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1579                         0.5005     0.6494 f
  io_r_wdata_in_0__net (net)     1       0.4789                                             0.0000     0.6494 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1579    0.0000               0.0000     0.6494 f
  data arrival time                                                                                    0.6494

  clock wclk2x (rise edge)                                                                  0.9000     0.9000
  clock network delay (ideal)                                                               0.1000     1.0000
  clock uncertainty                                                                        -0.0900     0.9100
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     0.9100 r
  library setup time                                                                       -0.2639     0.6461
  data required time                                                                                   0.6461
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6461
  data arrival time                                                                                   -0.6494
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0032


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[7] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n90 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U42/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U42/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n16 (net)                             1       0.5666                                             0.0000     0.4582 r
  fifomem/U44/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U44/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[7] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[7] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[6] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n82 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U39/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U39/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n14 (net)                             1       0.5666                                             0.0000     0.4582 r
  fifomem/U41/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U41/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[6] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[6] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[5] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n74 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U36/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U36/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n12 (net)                             1       0.5666                                             0.0000     0.4582 r
  fifomem/U38/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U38/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[5] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[5] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[4] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n66 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U33/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U33/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n10 (net)                             1       0.5666                                             0.0000     0.4582 r
  fifomem/U35/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U35/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[4] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[4] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[3] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n58 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U30/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U30/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n8 (net)                              1       0.5666                                             0.0000     0.4582 r
  fifomem/U32/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U32/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[3] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[3] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[2] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n50 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U27/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U27/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n6 (net)                              1       0.5666                                             0.0000     0.4582 r
  fifomem/U29/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U29/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[2] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[2] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[1] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n42 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U24/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U24/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n4 (net)                              1       0.5666                                             0.0000     0.4582 r
  fifomem/U26/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U26/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[1] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[1] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  fifomem/genblk1_5__U/O2[0] (SRAMLP2RW128x8)                               0.0823                         0.2512     0.3512 f
  fifomem/n34 (net)                             1       0.5509                                             0.0000     0.3512 f
  fifomem/U21/A4 (NAND4X0_RVT)                                    0.0000    0.0823    0.0000               0.0000     0.3512 f
  fifomem/U21/Y (NAND4X0_RVT)                                               0.0922                         0.1070     0.4582 r
  fifomem/n2 (net)                              1       0.5666                                             0.0000     0.4582 r
  fifomem/U23/A1 (NOR2X4_RVT)                                     0.0000    0.0922    0.0000               0.0000     0.4582 r
  fifomem/U23/Y (NOR2X4_RVT)                                                0.1162                         0.2747     0.7329 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.7329 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.7329 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.7329 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.1162    0.0000               0.0000     0.7329 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8788                         1.4110     2.1439 f
  rdata[0] (net)                                1     1433.8105                                            0.0000     2.1439 f
  rdata[0] (out)                                                  0.0000    0.8788    0.0000               0.0000     2.1439 f
  data arrival time                                                                                                   2.1439

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  output external delay                                                                                    0.3000     2.1200
  data required time                                                                                                  2.1200
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.1200
  data arrival time                                                                                                  -2.1439
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0239


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wfull_reg/CLK (SDFFASX1_RVT)                          0.0000    0.4000    0.0000               0.0000     0.1000 r
  wptr_full/wfull_reg/QN (SDFFASX1_RVT)                                     0.1107                         0.3763     0.4763 f
  wptr_full/wfull (net)                         2       2.0199                                             0.0000     0.4763 f
  wptr_full/U45/A (INVX2_RVT)                                     0.0000    0.1107    0.0000               0.0000     0.4763 f
  wptr_full/U45/Y (INVX2_RVT)                                               0.0757                         0.0903     0.5666 r
  wptr_full/wfull_BAR (net)                     3       3.7336                                             0.0000     0.5666 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.5666 r
  io_t_wfull_net (net)                                  3.7336                                             0.0000     0.5666 r
  U24/A (INVX4_RVT)                                               0.0000    0.0757    0.0000               0.0000     0.5666 r
  U24/Y (INVX4_RVT)                                                         0.0939                         0.0896     0.6561 f
  n41 (net)                                     1      21.8502                                             0.0000     0.6561 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0939    0.0000               0.0000     0.6561 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8825                         1.4030     2.0591 f
  wfull (net)                                   1     1433.8105                                            0.0000     2.0591 f
  wfull (out)                                                     0.0000    0.8825    0.0000               0.0000     2.0591 f
  data arrival time                                                                                                   2.0591

  clock wclk (rise edge)                                                                                   1.8000     1.8000
  clock network delay (ideal)                                                                              0.1000     1.9000
  clock uncertainty                                                                                       -0.1600     1.7400
  output external delay                                                                                    0.3000     2.0400
  data required time                                                                                                  2.0400
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.0400
  data arrival time                                                                                                  -2.0591
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0191


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  rptr_empty/rbin_reg_0_/CLK (SDFFASX1_RVT)                       0.0000    0.4000    0.0000               0.0000     0.1000 r
  rptr_empty/rbin_reg_0_/QN (SDFFASX1_RVT)                                  0.1083                         0.3989     0.4989 r
  rptr_empty/n151 (net)                         2       1.1368                                             0.0000     0.4989 r
  rptr_empty/U39/A2 (AND2X1_RVT)                                  0.0000    0.1083    0.0000               0.0000     0.4989 r
  rptr_empty/U39/Y (AND2X1_RVT)                                             0.0539                         0.1293     0.6282 r
  rptr_empty/n17 (net)                          2       1.0760                                             0.0000     0.6282 r
  rptr_empty/U40/A1 (AND3X1_RVT)                                  0.0000    0.0539    0.0000               0.0000     0.6282 r
  rptr_empty/U40/Y (AND3X1_RVT)                                             0.0706                         0.1325     0.7607 r
  rptr_empty/n21 (net)                          3       1.7492                                             0.0000     0.7607 r
  rptr_empty/U6/A1 (AND2X1_RVT)                                   0.0000    0.0706    0.0000               0.0000     0.7607 r
  rptr_empty/U6/Y (AND2X1_RVT)                                              0.0595                         0.1093     0.8701 r
  rptr_empty/n64 (net)                          2       1.3511                                             0.0000     0.8701 r
  rptr_empty/U5/A2 (OA21X1_RVT)                                   0.0000    0.0595    0.0000               0.0000     0.8701 r
  rptr_empty/U5/Y (OA21X1_RVT)                                              0.0763                         0.1478     1.0178 r
  rptr_empty/n147 (net)                         4       2.1786                                             0.0000     1.0178 r
  rptr_empty/U46/A4 (AO22X1_RVT)                                  0.0000    0.0763    0.0000               0.0000     1.0178 r
  rptr_empty/U46/Y (AO22X1_RVT)                                             0.0824                         0.1583     1.1762 r
  rptr_empty/rgraynext[2] (net)                 2       2.1832                                             0.0000     1.1762 r
  rptr_empty/U10/A1 (XNOR2X2_RVT)                                 0.0000    0.0824    0.0000               0.0000     1.1762 r
  rptr_empty/U10/Y (XNOR2X2_RVT)                                            0.0572                         0.1687     1.3449 f
  rptr_empty/n1 (net)                           1       0.5787                                             0.0000     1.3449 f
  rptr_empty/U9/A1 (AND2X1_RVT)                                   0.0000    0.0572    0.0000               0.0000     1.3449 f
  rptr_empty/U9/Y (AND2X1_RVT)                                              0.0393                         0.1016     1.4465 f
  rptr_empty/n34 (net)                          1       0.4693                                             0.0000     1.4465 f
  rptr_empty/U53/A1 (AND4X1_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.4465 f
  rptr_empty/U53/Y (AND4X1_RVT)                                             0.0761                         0.1445     1.5910 f
  rptr_empty/n28 (net)                          1       0.4165                                             0.0000     1.5910 f
  rptr_empty/U52/A2 (AND4X1_RVT)                                  0.0000    0.0761    0.0000               0.0000     1.5910 f
  rptr_empty/U52/Y (AND4X1_RVT)                                             0.0768                         0.1817     1.7726 f
  rptr_empty/n141 (net)                         1       0.4791                                             0.0000     1.7726 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0768    0.0000               0.0000     1.7726 f
  data arrival time                                                                                                   1.7726

  clock rclk (rise edge)                                                                                   1.9000     1.9000
  clock network delay (ideal)                                                                              0.1000     2.0000
  clock uncertainty                                                                                       -0.1800     1.8200
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.8200 r
  library setup time                                                                                      -0.2165     1.6035
  data required time                                                                                                  1.6035
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.6035
  data arrival time                                                                                                  -1.7726
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1691


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p75v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p75v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1000     0.1000
  wptr_full/wbin_reg_4_/CLK (SDFFASX1_RVT)                        0.0000    0.4000    0.0000               0.0000     0.1000 r
  wptr_full/wbin_reg_4_/QN (SDFFASX1_RVT)                                   0.1159                         0.4092     0.5092 r
  wptr_full/n168 (net)                          3       1.5885                                             0.0000     0.5092 r
  wptr_full/U126/A1 (NAND2X0_RVT)                                 0.0000    0.1159    0.0000               0.0000     0.5092 r
  wptr_full/U126/Y (NAND2X0_RVT)                                            0.0826                         0.0779     0.5871 f
  wptr_full/n116 (net)                          1       0.6930                                             0.0000     0.5871 f
  wptr_full/U31/A2 (NOR2X2_RVT)                                   0.0000    0.0826    0.0000               0.0000     0.5871 f
  wptr_full/U31/Y (NOR2X2_RVT)                                              0.0498                         0.1735     0.7606 r
  wptr_full/n11 (net)                           4       2.1988                                             0.0000     0.7606 r
  wptr_full/U101/A2 (NAND4X0_RVT)                                 0.0000    0.0498    0.0000               0.0000     0.7606 r
  wptr_full/U101/Y (NAND4X0_RVT)                                            0.1590                         0.1412     0.9018 f
  wptr_full/n42 (net)                           1       1.6456                                             0.0000     0.9018 f
  wptr_full/U4/A1 (XNOR2X2_RVT)                                   0.0000    0.1590    0.0000               0.0000     0.9018 f
  wptr_full/U4/Y (XNOR2X2_RVT)                                              0.0792                         0.2342     1.1360 r
  wptr_full/n163 (net)                          4       3.2421                                             0.0000     1.1360 r
  wptr_full/U3/A1 (XNOR2X2_RVT)                                   0.0000    0.0792    0.0000               0.0000     1.1360 r
  wptr_full/U3/Y (XNOR2X2_RVT)                                              0.0561                         0.1659     1.3019 f
  wptr_full/n71 (net)                           1       0.4293                                             0.0000     1.3019 f
  wptr_full/U77/A3 (AND3X1_RVT)                                   0.0000    0.0561    0.0000               0.0000     1.3019 f
  wptr_full/U77/Y (AND3X1_RVT)                                              0.0547                         0.1416     1.4435 f
  wptr_full/n32 (net)                           1       0.5077                                             0.0000     1.4435 f
  wptr_full/U75/A1 (AND3X1_RVT)                                   0.0000    0.0547    0.0000               0.0000     1.4435 f
  wptr_full/U75/Y (AND3X1_RVT)                                              0.0563                         0.1250     1.5684 f
  wptr_full/n28 (net)                           1       0.6521                                             0.0000     1.5684 f
  wptr_full/U10/A1 (NAND4X0_RVT)                                  0.0000    0.0563    0.0000               0.0000     1.5684 f
  wptr_full/U10/Y (NAND4X0_RVT)                                             0.0858                         0.0750     1.6435 r
  wptr_full/n142 (net)                          1       0.5064                                             0.0000     1.6435 r
  wptr_full/wfull_reg/D (SDFFASX1_RVT)                            0.0000    0.0858    0.0000               0.0000     1.6435 r
  data arrival time                                                                                                   1.6435

  clock wclk (rise edge)                                                                                   1.8000     1.8000
  clock network delay (ideal)                                                                              0.1000     1.9000
  clock uncertainty                                                                                       -0.1600     1.7400
  wptr_full/wfull_reg/CLK (SDFFASX1_RVT)                                                                   0.0000     1.7400 r
  library setup time                                                                                      -0.2334     1.5066
  data required time                                                                                                  1.5066
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5066
  data arrival time                                                                                                  -1.6435
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1368


1
