// Seed: 371350294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_8, id_9;
  static id_10(
      .id_0(1'h0), .id_1(id_7), .id_2(id_3 == {id_4 - id_9{1}})
  );
  wand id_11;
  wire id_12;
  assign id_5 = id_9;
  assign id_9 = 1;
  wire id_13;
  wire id_14;
  assign id_9 = id_11;
  wire id_15;
endmodule
module module_1 #(
    parameter id_17 = 32'd4,
    parameter id_18 = 32'd71
) (
    output tri1 id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  wire id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  tri1 id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  assign id_12 = {1, id_9, 1};
  for (id_16 = 1; id_8; id_16 = 1) begin : LABEL_0
    defparam id_17.id_18 = 1;
  end
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
