// Seed: 2245861740
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7
);
  wire id_9;
  module_2(
      id_9, id_9
  );
endmodule
module module_1 (
    output supply0 id_0,
    inout tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  assign id_0 = 1;
  wire id_6;
  module_0(
      id_3, id_4, id_3, id_1, id_1, id_2, id_4, id_0
  );
  wire id_7;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      id_1, 1, 1
  );
  always @(*) id_1 = 1'b0;
endmodule
