--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 950 paths analyzed, 379 endpoints analyzed, 80 failing endpoints
 80 timing errors detected. (80 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.768ns.
--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y22.RSTA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM_1 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.000ns (0.068 - 5.068)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM_1 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.AQ      Tcko                  0.391   RESET_IMM_1
                                                       RESET_IMM_1
    SLICE_X87Y49.A6      net (fanout=1)        0.119   RESET_IMM_1
    SLICE_X87Y49.A       Tilo                  0.259   RESET_IMM_1
                                                       RESET1_1
    RAMB16_X3Y22.RSTA    net (fanout=2)        0.715   RESET1
    RAMB16_X3Y22.CLKA    Trcck_RST             0.115   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.765ns logic, 0.834ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y24.RSTA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM_1 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.006ns (0.062 - 5.068)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM_1 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.AQ      Tcko                  0.391   RESET_IMM_1
                                                       RESET_IMM_1
    SLICE_X87Y49.A6      net (fanout=1)        0.119   RESET_IMM_1
    SLICE_X87Y49.A       Tilo                  0.259   RESET_IMM_1
                                                       RESET1_1
    RAMB16_X3Y24.RSTA    net (fanout=2)        0.495   RESET1
    RAMB16_X3Y24.CLKA    Trcck_RST             0.115   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.765ns logic, 0.614ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11 (SLICE_X90Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Clock Path Skew:      -7.719ns (0.195 - 7.914)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X90Y81.SR      net (fanout=128)      1.049   RESET
    SLICE_X90Y81.CLK     Trck                  0.225   SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG<11>
                                                       SREG_CONTROL_INST/SREG_CORE_INST/CLOCK_DIV_REG_11
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.875ns logic, 2.019ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (SLICE_X91Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y97.AQ      Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    SLICE_X91Y97.A6      net (fanout=5)        0.038   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<0>
    SLICE_X91Y97.CLK     Tah         (-Th)    -0.215   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_tx_state_counter_xor<0>11_INV_0
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0 (SLICE_X93Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.036 - 0.029)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0 to SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y88.AQ      Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<5>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0
    SLICE_X93Y90.AX      net (fanout=1)        0.206   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<0>
    SLICE_X93Y90.CLK     Tckdi       (-Th)    -0.059   SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.257ns logic, 0.206ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (SLICE_X90Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y98.AQ      Tcko                  0.234   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    SLICE_X90Y98.A6      net (fanout=3)        0.029   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<0>
    SLICE_X90Y98.CLK     Tah         (-Th)    -0.197   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_rx_state_counter_xor<0>11_INV_0
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.431ns logic, 0.029ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y22.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_100_BUFG/I0
  Logical resource: CLOCK_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 934 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  71.712ns.
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master (SLICE_X95Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 1)
  Clock Path Skew:      -4.791ns (3.123 - 7.914)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X95Y107.SR     net (fanout=128)      1.871   RESET
    SLICE_X95Y107.CLK    Trck                  0.313   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_master
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.963ns logic, 2.841ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint (SLICE_X94Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Clock Path Skew:      -4.791ns (3.123 - 7.914)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X94Y107.SR     net (fanout=128)      1.871   RESET
    SLICE_X94Y107.CLK    Trck                  0.217   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/cal_data_sint
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (0.867ns logic, 2.841ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta (SLICE_X93Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 1)
  Clock Path Skew:      -4.796ns (3.118 - 7.914)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X93Y105.SR     net (fanout=128)      1.720   RESET
    SLICE_X93Y105.CLK    Trck                  0.269   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.919ns logic, 2.690ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10 (SLICE_X96Y93.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.CQ      Tcko                  0.200   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6
    SLICE_X96Y93.C5      net (fanout=2)        0.065   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<6>
    SLICE_X96Y93.CLK     Tah         (-Th)    -0.121   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<6>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.321ns logic, 0.065ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9 (SLICE_X96Y93.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5 to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.BQ      Tcko                  0.200   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5
    SLICE_X96Y93.B5      net (fanout=2)        0.075   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<5>
    SLICE_X96Y93.CLK     Tah         (-Th)    -0.121   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<5>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (SLICE_X97Y92.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y92.CQ      Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6
    SLICE_X97Y92.C5      net (fanout=2)        0.060   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>
    SLICE_X97Y92.CLK     Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.270ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_DESER_INST/clkout2_buf/I0
  Logical resource: PLL_DESER_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_DESER_INST/clkout1
--------------------------------------------------------------------------------
Slack: 79.570ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter<5>/CLK
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_5/CK
  Location pin: SLICE_X92Y96.CLK
  Clock network: CLOCK_DESER_4BIT
--------------------------------------------------------------------------------
Slack: 79.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter<5>/SR
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_5/SR
  Location pin: SLICE_X92Y96.SR
  Clock network: RESET
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 317 paths analyzed, 187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.260ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.txbuf_l_4 (SLICE_X91Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/falling_edge_process.txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.703ns (Levels of Logic = 1)
  Clock Path Skew:      2.618ns (2.310 - -0.308)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/falling_edge_process.txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X90Y95.D5      net (fanout=14)       3.697   d_digif_serial_rst_OBUF
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.422   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/falling_edge_process.txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      6.703ns (2.533ns logic, 4.170ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/falling_edge_process.txbuf_l_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Clock Path Skew:      -5.604ns (2.310 - 7.914)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/falling_edge_process.txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X90Y95.D3      net (fanout=136)      0.526   RESET_IMM
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.422   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/falling_edge_process.txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.074ns logic, 0.999ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.txbuf_l_2 (SLICE_X91Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/falling_edge_process.txbuf_l_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 1)
  Clock Path Skew:      2.618ns (2.310 - -0.308)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/falling_edge_process.txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X90Y95.D5      net (fanout=14)       3.697   d_digif_serial_rst_OBUF
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.402   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/falling_edge_process.txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (2.513ns logic, 4.170ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/falling_edge_process.txbuf_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Clock Path Skew:      -5.604ns (2.310 - 7.914)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/falling_edge_process.txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X90Y95.D3      net (fanout=136)      0.526   RESET_IMM
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.402   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/falling_edge_process.txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.054ns logic, 0.999ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/F_EDGE_FLAG_DAT (SLICE_X91Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/F_EDGE_FLAG_DAT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 1)
  Clock Path Skew:      2.618ns (2.310 - -0.308)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/F_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X90Y95.D5      net (fanout=14)       3.697   d_digif_serial_rst_OBUF
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.400   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/F_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (2.511ns logic, 4.170ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/F_EDGE_FLAG_DAT (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Skew:      -5.604ns (2.310 - 7.914)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/F_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X90Y95.D3      net (fanout=136)      0.526   RESET_IMM
    SLICE_X90Y95.DMUX    Tilo                  0.261   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/_n01861
    SLICE_X91Y93.SR      net (fanout=2)        0.473   DIGIF_INST/_n0186
    SLICE_X91Y93.CLK     Tsrck                 0.400   DIGIF_INST/falling_edge_process.txbuf_l<4>
                                                       DIGIF_INST/F_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.052ns logic, 0.999ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.sck_toggle (SLICE_X96Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.sck_toggle to DIGIF_INST/rising_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.AQ      Tcko                  0.200   DIGIF_INST/rising_edge_process.sck_toggle
                                                       DIGIF_INST/rising_edge_process.sck_toggle
    SLICE_X96Y90.A6      net (fanout=1)        0.017   DIGIF_INST/rising_edge_process.sck_toggle
    SLICE_X96Y90.CLK     Tah         (-Th)    -0.190   DIGIF_INST/rising_edge_process.sck_toggle
                                                       DIGIF_INST/rising_edge_process.sck_toggle_rising_edge_process.sck_toggle_MUX_134_o1_INV_0
                                                       DIGIF_INST/rising_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X91Y89.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y89.CQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X91Y89.C5      net (fanout=3)        0.065   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X91Y89.CLK     Tah         (-Th)    -0.155   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Result<3>1
                                                       DIGIF_INST/rising_edge_process.preamble_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.sck_toggle (SLICE_X89Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_toggle to DIGIF_INST/falling_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y90.AQ      Tcko                  0.198   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X89Y90.A6      net (fanout=1)        0.017   DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X89Y90.CLK     Tah         (-Th)    -0.215   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle_falling_edge_process.sck_toggle_MUX_144_o1_INV_0
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/mux_sck_fall/CLK
  Logical resource: DIGIF_INST/mux_sck_fall/CK
  Location pin: SLICE_X88Y94.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/rising_edge_process.sck_toggle/CLK
  Logical resource: DIGIF_INST/rising_edge_process.sck_toggle/CK
  Location pin: SLICE_X96Y90.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIGIF_INST/rising_edge_process.sck_counter<3>/SR
  Logical resource: DIGIF_INST/rising_edge_process.sck_counter_2/SR
  Location pin: SLICE_X90Y89.SR
  Clock network: DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout2" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3579 paths analyzed, 1999 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  56.914ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22 (SLICE_X97Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 1)
  Clock Path Skew:      -4.844ns (3.070 - 7.914)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X97Y75.SR      net (fanout=128)      2.346   RESET
    SLICE_X97Y75.CLK     Trck                  0.313   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<22>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_22
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (0.963ns logic, 3.316ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21 (SLICE_X97Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      -4.844ns (3.070 - 7.914)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X97Y75.SR      net (fanout=128)      2.346   RESET
    SLICE_X97Y75.CLK     Trck                  0.289   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<22>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_21
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.939ns logic, 3.316ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20 (SLICE_X97Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 1)
  Clock Path Skew:      -4.844ns (3.070 - 7.914)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y96.AQ      Tcko                  0.391   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y89.C3      net (fanout=136)      0.970   RESET_IMM
    SLICE_X93Y89.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X97Y75.SR      net (fanout=128)      2.346   RESET
    SLICE_X97Y75.CLK     Trck                  0.269   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<22>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_20
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (0.919ns logic, 3.316ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8 (SLICE_X98Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y56.CQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<9>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8
    SLICE_X98Y56.C5      net (fanout=2)        0.068   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<8>
    SLICE_X98Y56.CLK     Tah         (-Th)    -0.121   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<9>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<8>_rt
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0 (SLICE_X93Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_0 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_0 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y87.AQ      Tcko                  0.200   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT<3>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT_0
    SLICE_X93Y87.AX      net (fanout=2)        0.135   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_CNT<0>
    SLICE_X93Y87.CLK     Tckdi       (-Th)    -0.059   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG<3>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TIMESTAMP_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4 (SLICE_X92Y100.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y100.CQ     Tcko                  0.200   FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT<5>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_3
    SLICE_X92Y100.C5     net (fanout=5)        0.078   FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT<3>
    SLICE_X92Y100.CLK    Tah         (-Th)    -0.121   FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT<5>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/Mcount_I_US_CNT_xor<4>11
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_US_CNT_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y20.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|     13.768ns|            0|           80|            0|         5780|
| TS_PLL_250_INST_clk0          |     10.000ns|     13.768ns|          N/A|           80|            0|          950|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|     71.712ns|          N/A|            0|            0|          934|            0|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     18.260ns|          N/A|            0|            0|          317|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     56.914ns|          N/A|            0|            0|         3579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.898|    5.198|    9.182|    4.565|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 80  Score: 46639  (Setup/Max: 46639, Hold: 0)

Constraints cover 5780 paths, 0 nets, and 2876 connections

Design statistics:
   Minimum period:  71.712ns{1}   (Maximum frequency:  13.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 19:05:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 581 MB



