Drill report for panel.kicad_pcb
Created on 2025-01-20T14:53:22-0500

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (304 holes)
    T2  0.300mm  0.0118"  (96 holes)

    Total plated holes count 400


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  0.300mm  0.0118"  (296 holes)
    T4  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 299
