

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb6264e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb6264ec0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403c31 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3f50 (spmv.1.sm_70.ptx:2697) @%p2 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc8 (spmv.1.sm_70.ptx:2721) setp.ge.s32%p3, %r3, %r13;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3fd0 (spmv.1.sm_70.ptx:2722) @%p3 bra BB9_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4550 (spmv.1.sm_70.ptx:2933) setp.eq.s32%p1, %r16, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4078 (spmv.1.sm_70.ptx:2744) @%p4 bra BB9_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44d8 (spmv.1.sm_70.ptx:2912) fma.rn.f32 %f38, %f46, %f47, %f44;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x40d0 (spmv.1.sm_70.ptx:2756) @%p5 bra BB9_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c8 (spmv.1.sm_70.ptx:2908) ld.global.f32 %f46, [%rd127];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4108 (spmv.1.sm_70.ptx:2764) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4308 (spmv.1.sm_70.ptx:2847) setp.lt.u32%p9, %r47, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4120 (spmv.1.sm_70.ptx:2768) @%p7 bra BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4278 (spmv.1.sm_70.ptx:2827) mul.wide.s32 %rd73, %r119, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4128 (spmv.1.sm_70.ptx:2769) bra.uni BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4170 (spmv.1.sm_70.ptx:2786) setp.eq.s32%p8, %r48, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4138 (spmv.1.sm_70.ptx:2773) bra.uni BB9_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4278 (spmv.1.sm_70.ptx:2827) mul.wide.s32 %rd73, %r119, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4150 (spmv.1.sm_70.ptx:2778) bra.uni BB9_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c8 (spmv.1.sm_70.ptx:2908) ld.global.f32 %f46, [%rd127];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4168 (spmv.1.sm_70.ptx:2783) bra.uni BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4308 (spmv.1.sm_70.ptx:2847) setp.lt.u32%p9, %r47, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4180 (spmv.1.sm_70.ptx:2788) @%p8 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4200 (spmv.1.sm_70.ptx:2810) mul.wide.u32 %rd64, %r118, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4188 (spmv.1.sm_70.ptx:2789) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (spmv.1.sm_70.ptx:2796) ld.global.f32 %f21, [%rd2];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4198 (spmv.1.sm_70.ptx:2793) bra.uni BB9_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4200 (spmv.1.sm_70.ptx:2810) mul.wide.u32 %rd64, %r118, 4;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4310 (spmv.1.sm_70.ptx:2848) @%p9 bra BB9_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c8 (spmv.1.sm_70.ptx:2908) ld.global.f32 %f46, [%rd127];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x44c0 (spmv.1.sm_70.ptx:2905) @%p10 bra BB9_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44c8 (spmv.1.sm_70.ptx:2908) ld.global.f32 %f46, [%rd127];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4560 (spmv.1.sm_70.ptx:2935) @!%p1 bra BB9_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45e8 (spmv.1.sm_70.ptx:2962) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4568 (spmv.1.sm_70.ptx:2936) bra.uni BB9_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4570 (spmv.1.sm_70.ptx:2939) mov.u32 %r111, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 37820
gpu_sim_insn = 40948866
gpu_ipc =    1082.7303
gpu_tot_sim_cycle = 37820
gpu_tot_sim_insn = 40948866
gpu_tot_ipc =    1082.7303
gpu_tot_issued_cta = 765
gpu_occupancy = 87.8070% 
gpu_tot_occupancy = 87.8070% 
max_total_param_size = 0
gpu_stall_dramfull = 275584
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      22.8864
partiton_level_parallism_total  =      22.8864
partiton_level_parallism_util =      26.7611
partiton_level_parallism_util_total  =      26.7611
L2_BW  =     818.5666 GB/Sec
L2_BW_total  =     818.5666 GB/Sec
gpu_total_sim_rate=101358
############## bottleneck_stats #############
cycles: core 37820, icnt 37820, l2 37820, dram 28398
gpu_ipc	1082.730
gpu_tot_issued_cta = 765, average cycles = 49
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 662397 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 483 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.110	80
L1D data util	1.275	80	1.449	3
L1D tag util	0.432	80	0.508	2
L2 data util	1.177	64	1.204	13
L2 tag util	0.410	64	0.581	3
n_l2_access	 991463
icnt s2m util	0.000	0	0.000	3	flits per packet: -nan
icnt m2s util	0.000	0	0.000	3	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.730	32	0.737	1

latency_l1_hit:	8324000, num_l1_reqs:	416200
L1 hit latency:	20
latency_l2_hit:	84452251, num_l2_reqs:	180796
L2 hit latency:	467
latency_dram:	538026528, num_dram_reqs:	673518
DRAM latency:	798

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.228	80	0.245	32

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.122	80	0.131	32
sp pipe util	0.000	0	0.000	32
sfu pipe util	0.000	0	0.000	32
ldst mem cycle	0.003	80	0.004	23

smem port	0.000	0

n_reg_bank	16
reg port	0.075	16	0.094	14
L1D tag util	0.432	80	0.508	2
L1D fill util	0.276	80	0.312	0
n_l1d_mshr	4096
L1D mshr util	0.048	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.318
L1D miss rate	0.682
L1D rsfail rate	0.000
L2 tag util	0.410	64	0.581	3
L2 fill util	0.273	64	0.278	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.584	64	0.757	10
L2 missq util	0.009	64	0.009	13
L2 hit rate	0.183
L2 miss rate	0.685
L2 rsfail rate	0.133

dram activity	0.816	32	0.830	16

load trans eff	0.606
load trans sz	32.000
load_useful_bytes 25174376, load_transaction_bytes 41565280, icnt_m2s_bytes 0
n_gmem_load_insns 245780, n_gmem_load_accesses 1298915
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.410

run 0.010, fetch 0.000, sync 0.033, control 0.000, data 0.953, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18728, Miss = 12612, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 18971, Miss = 12359, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 19212, Miss = 11868, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19187, Miss = 12340, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18207, Miss = 12288, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18039, Miss = 12081, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18120, Miss = 11952, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18356, Miss = 12224, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17439, Miss = 11614, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17648, Miss = 11592, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17834, Miss = 11875, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17817, Miss = 11834, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 18384, Miss = 12186, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17259, Miss = 11255, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18065, Miss = 11702, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17462, Miss = 11526, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17485, Miss = 11681, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17412, Miss = 11678, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17296, Miss = 11231, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17542, Miss = 11576, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17198, Miss = 11334, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17771, Miss = 12048, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17235, Miss = 11541, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 16824, Miss = 11457, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15762, Miss = 10557, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 16531, Miss = 11302, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 16793, Miss = 11562, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 16056, Miss = 10950, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 16222, Miss = 10892, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 16238, Miss = 11070, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 16531, Miss = 11179, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16469, Miss = 11127, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17223, Miss = 12042, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 16437, Miss = 11591, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15880, Miss = 11643, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 16126, Miss = 11891, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 16453, Miss = 12290, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16068, Miss = 11945, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 16169, Miss = 11670, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 16982, Miss = 11881, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15499, Miss = 11507, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 16485, Miss = 11851, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16478, Miss = 11982, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16332, Miss = 12108, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15808, Miss = 10916, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 14820, Miss = 9849, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 15417, Miss = 10429, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15196, Miss = 10332, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15121, Miss = 10388, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 15347, Miss = 10283, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15374, Miss = 10493, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 15338, Miss = 10412, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15461, Miss = 10650, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15370, Miss = 10449, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 15291, Miss = 10237, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 15856, Miss = 10679, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 14782, Miss = 10211, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 15514, Miss = 10817, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15526, Miss = 10805, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 15782, Miss = 10818, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15422, Miss = 10575, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 15180, Miss = 10278, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 15185, Miss = 10408, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 15384, Miss = 10646, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15497, Miss = 10869, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 14861, Miss = 10036, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15176, Miss = 10148, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15458, Miss = 10490, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 15434, Miss = 10705, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 15017, Miss = 10405, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15374, Miss = 10363, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15764, Miss = 10792, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 14364, Miss = 9596, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15397, Miss = 10386, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15450, Miss = 10530, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15244, Miss = 10608, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15580, Miss = 10672, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 14773, Miss = 10143, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15569, Miss = 10552, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15623, Miss = 10916, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1307980
	L1D_total_cache_misses = 891780
	L1D_total_cache_miss_rate = 0.6818
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.159
	L1D_cache_fill_port_util = 0.318
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 788794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 92113
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1297107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10873

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
271, 272, 250, 261, 272, 294, 301, 305, 298, 298, 283, 298, 308, 298, 298, 294, 298, 298, 290, 309, 276, 287, 283, 309, 286, 272, 272, 276, 294, 309, 301, 287, 276, 294, 287, 309, 306, 276, 276, 276, 276, 276, 292, 276, 274, 276, 274, 275, 305, 276, 276, 276, 276, 276, 306, 276, 276, 276, 276, 276, 
gpgpu_n_tot_thrd_icount = 42387232
gpgpu_n_tot_w_icount = 1324601
gpgpu_n_stall_shd_mem = 1066095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 849140
gpgpu_n_mem_write_global = 19877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7861117
gpgpu_n_store_insn = 129802
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2806314
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1060125
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135910	W0_Idle:400	W0_Scoreboard:9037842	W1:15370	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1312558
single_issue_nums: WS0:340792	WS1:334144	WS2:329947	WS3:323045	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6793120 {8:849140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 506920 {8:9005,40:10872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33393160 {40:834829,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156560 {8:19570,}
maxmflatency = 4467 
max_icnt2mem_latency = 3474 
maxmrqlatency = 2164 
max_icnt2sh_latency = 117 
averagemflatency = 730 
avg_icnt2mem_latency = 201 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 3 
mrq_lat_table:42384 	38960 	43065 	60755 	79300 	165094 	145935 	70589 	14919 	1123 	199 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	77268 	206154 	413345 	144733 	12844 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	347 	257 	309 	399126 	100371 	62064 	91840 	106378 	75861 	27370 	1639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	669020 	118962 	41675 	18268 	5674 	761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	58 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        52        60        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        60        60        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        52        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        56        60        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        52        60        64        64        64        64        64        64 
dram[11]:        64        64        52        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[12]:        64        64        48        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        60        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        60        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        52        64        64        64        64        64        64 
dram[16]:        60        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64 
dram[17]:        64        64        56        64        64        64        64        64        64        60        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        52        64        57        64        60        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64 
dram[21]:        60        64        64        64        64        64        64        64        64        56        64        60        60        64        64        64 
dram[22]:        60        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        61        60        64        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[25]:        60        64        64        64        64        64        64        64        52        64        60        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        56        60        64        64        64        64 
dram[27]:        64        64        64        64        64        64        60        64        48        64        60        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        52        52        56        64        56        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5900      5927      6225      6152      6486      6448      6783      6765      7111      7003      7303      7420      7608      7514      5949      5985 
dram[1]:      5879      5880      6537      6549      6911      7204      7490      7556      7843      7778      8012      8195      8424      8339      5983      5956 
dram[2]:      5891      5892      6541      6522      6730      6645      6842      7577      7592      7524      7897      8199      8107      8534      5953      5940 
dram[3]:      5902      5888      6136      6119      6718      6663      7263      7424      7448      8054      8273      8485      8380      8913      5959      5960 
dram[4]:      5880      5882      6155      6124      6249      6710      7032      6936      7553      8175      8196      8498      8435      8726      5989      5959 
dram[5]:      5892      5891      6171      6093      6240      6365      7047      7070      7630      7830      8048      8207      8233      8399      5955      5944 
dram[6]:      5903      5890      6152      6048      6260      6342      6537      7024      7211      7212      8203      8335      8236      8636      5957      6032 
dram[7]:      5882      5883      6152      6015      6262      6340      6510      6501      7159      7634      8015      8361      8355      8637      5964      6052 
dram[8]:      5879      5892      6152      6031      6197      6393      6659      6539      7156      7807      8036      8590      8215      8772      5952      6004 
dram[9]:      5872      5891      6181      6115      6225      6357      6750      6465      6751      7512      7954      8644      8513      8625      5968      5980 
dram[10]:      5883      5884      6236      6148      6381      6449      6693      6553      6790      7417      7698      8253      8256      8279      5969      5960 
dram[11]:      5880      5894      6113      6176      6401      6302      6758      6677      6912      6986      7291      7388      7568      7469      5953      5945 
dram[12]:      5874      5891      6125      6171      6462      6276      6771      6603      6902      7042      7541      7488      7640      7726      5969      5981 
dram[13]:      5883      5884      6128      6155      6385      6300      6759      6651      6850      6971      7562      7474      7647      7825      5971      5961 
dram[14]:      5882      5894      6171      6172      6429      6393      6735      6665      6822      6983      7549      7313      7394      7838      5977      5944 
dram[15]:      5875      5907      6175      6176      6426      6340      6683      6663      6934      6988      7370      7336      7444      7568      5949      5983 
dram[16]:      5883      5886      6245      6111      6417      6397      6787      6711      7067      7048      7370      7372      7542      7522      5930      5969 
dram[17]:      5883      5895      6109      6132      6356      6264      6645      6653      7076      6884      7420      7321      7653      7574      5949      5940 
dram[18]:      5875      5894      6103      6160      6289      6321      6650      6517      6974      6883      7252      7386      7582      7425      5953      5980 
dram[19]:      5884      5887      6139      6144      6298      6338      6642      6607      6830      6816      7497      7569      7699      7701      5931      5976 
dram[20]:      5883      5895      6133      6148      6342      6322      6593      6651      6834      6910      7396      7425      7581      7553      5953      5943 
dram[21]:      5876      5894      6131      6164      6376      6253      6609      6697      6954      6891      7323      7362      7572      7445      5955      5979 
dram[22]:      5886      5887      6097      6165      6361      6260      6617      6681      6834      6908      7520      7521      7948      7502      5932      5984 
dram[23]:      5884      5896      6101      6184      6318      6386      6645      6587      6839      6864      7677      7490      7847      7630      5977      6011 
dram[24]:      5878      5875      6153      6165      6308      6288      6595      6559      6822      6867      7666      7438      7811      7569      5959      5993 
dram[25]:      5887      5888      6129      6139      6286      6337      6635      6645      6908      6936      7410      7498      7642      7671      5943      5996 
dram[26]:      5886      5898      6159      6143      6332      6502      6661      6638      6894      7048      7409      7389      7650      7536      5963      5951 
dram[27]:      5879      5876      6183      6152      6348      6506      6682      6663      6923      7112      7474      7252      7739      7562      5957      5981 
dram[28]:      5887      5890      6205      6149      6408      6545      6705      6778      6984      6970      7522      7472      7750      7718      5947      5981 
dram[29]:      5887      5899      6179      6144      6406      6432      6607      6741      7036      6879      7604      7348      7608      7742      5964      5945 
dram[30]:      5879      5878      6633      6541      6903      6691      7052      7215      7476      7261      7793      7830      8024      7903      6376      6373 
dram[31]:      5923      5890      6630      6562      7076      6762      7172      7173      7666      7264      7970      7870      8220      7952      6348      6340 
average row accesses per activate:
dram[0]: 12.333333 13.571428 10.290076 12.777778 11.408695 11.927928 11.333333 13.171718 10.565574 13.252525 11.825688 12.557693 10.360656 13.319588 12.310679 13.956522 
dram[1]: 13.791667 12.385321 12.263637 12.000000 12.155963 12.000000 11.759259 11.468469 11.535714 12.807693 10.149607 11.000000 11.185841 12.403846 12.907216 14.516854 
dram[2]: 16.296297 14.554348 13.404040 12.109091 13.212121 13.360825 12.384615 11.709091 12.160378 12.823529 12.461538 10.417323 11.710280 12.929293 16.684210 13.802197 
dram[3]: 17.706667 14.835165 16.475609 12.218182 15.740741 13.802197 14.383721 10.956141 13.030928 11.576576 15.370370 10.216000 12.410000 14.571428 17.166666 12.653061 
dram[4]: 15.272727 15.344444 14.739130 12.685185 13.978495 12.504854 14.247191 10.788136 11.672728 11.628319 10.491803 12.831683 12.460784 10.905983 13.147368 11.672728 
dram[5]: 13.200000 11.747899 14.150537 13.294118 13.489362 13.617022 14.238636 13.531915 15.152941 12.588235 11.103448 12.553398 14.011236 10.533334 13.260870 11.962617 
dram[6]: 15.195402 13.368932 12.293578 11.190083 12.046729 14.021505 13.652174 12.880000 12.466020 14.260870 12.504854 12.627451 12.783505 11.822430 10.840708 12.000000 
dram[7]: 13.080000 12.876190 12.854369 11.543859 12.800000 11.304348 14.795180 12.627451 14.776470 13.744680 15.317073 12.190476 14.000000 10.453781 12.039604 12.536082 
dram[8]: 13.108911 13.549020 12.893204 11.344828 13.659575 10.380953 14.447059 10.575000 11.629630 11.648648 15.358025 11.122807 13.125000 11.887851 16.959999 11.527778 
dram[9]: 14.844444 12.757010 12.252253 10.656000 11.275862 11.206897 11.149123 10.914530 11.433628 12.500000 12.574258 11.963303 14.482759 11.952381 13.677420 11.123894 
dram[10]: 12.415094 15.694118 12.580953 12.834951 11.933333 13.291667 10.913794 10.871795 10.593221 11.423424 10.243902 11.500000 11.775701 10.487395 16.116882 12.009708 
dram[11]: 13.833333 13.936842 10.816000 14.695652 10.932773 12.538462 11.304348 11.535714 12.304762 12.471154 11.571428 10.569106 11.165217 10.290322 15.850000 15.095238 
dram[12]: 12.222222 13.098040 10.976000 12.214286 12.979798 12.339450 13.225806 12.673267 11.885715 12.705882 12.190476 11.185841 11.600000 11.600000 12.747475 14.574713 
dram[13]: 11.692983 14.365591 11.858407 12.839622 13.541667 11.821428 10.644068 12.500000 11.230088 11.642858 10.850000 12.074766 12.979591 11.428572 11.256638 14.620689 
dram[14]: 12.600000 10.809917 11.389831 10.592000 12.598040 11.068966 12.571428 11.442478 11.274336 12.075472 13.112245 10.086615 12.818182  9.500000 13.750000 11.883495 
dram[15]: 13.454545 11.578947 11.231405 12.560748 12.621359 11.050847 11.428572 12.000000 12.074766 11.853211 11.025210 12.352942 13.010101 10.349593 13.591398 14.833333 
dram[16]: 11.041323 12.411215 12.214286 13.795918 10.957983 13.120000 10.306452 12.457143 11.651786 12.737864 11.853211 12.036697 10.108527 11.371681 12.989691 15.142858 
dram[17]: 14.255320 14.888889 12.044642 14.382978 12.000000 12.823529 10.000000 13.141414 12.666667 12.769231 10.524590 11.179487 13.720430 12.792079 15.414634 15.238095 
dram[18]: 12.373832 16.390244 14.608696 15.823529 13.500000 12.660194 12.989691 12.960000 11.398231 12.185185 10.766666 11.616072 12.388350 12.969697 13.943182 18.470589 
dram[19]: 15.302325 20.121212 14.725275 13.165049 13.473684 12.392157 13.685393 15.625000 10.948718 13.061225 11.315315 12.565657 13.191489 14.619047 14.090909 14.987804 
dram[20]: 14.489130 15.395349 14.451612 14.212766 15.294118 13.183674 12.475247 11.816514 12.893204 15.174418 13.469388 12.970000 12.085714 12.233009 14.181818 12.194175 
dram[21]: 12.333333 12.072727 12.914286 13.400000 13.371134 12.831683 12.554456 15.047059 15.080460 12.111111 10.634147 10.798319 11.269566 12.245098 13.250000 13.777778 
dram[22]: 12.723809 11.927928 13.058824 12.523364 11.607142 15.341176 15.850000 14.266666 13.090909 13.736842 13.373737 10.368000 11.853211 12.696970 11.321428 13.263158 
dram[23]: 13.120000 13.000000 10.677420 13.240000 11.179487 13.090909 11.387387 18.000000 13.305264 13.849463 12.000000 12.989796 13.347368 12.775510 11.449541 13.777778 
dram[24]: 11.803572 13.591837 11.728070 11.798245 11.153846 13.829787 11.495413 12.940000 12.989691 13.333333 13.072165 12.800000 12.690000 13.677420 12.626263 14.266666 
dram[25]: 14.193548 13.894737 12.481482 11.858407 11.344828 12.188680 12.989691 13.402061 10.710744 11.500000 11.192983 13.061225 11.486238 13.020618 12.287128 13.404255 
dram[26]: 14.414893 13.479591 12.555555 13.076923 10.957983 11.324561  9.709924 13.702127 11.347826 11.727273 11.333333 12.087379 11.850468 11.635514 15.373494 14.227273 
dram[27]: 14.921349 14.042553 11.789474 12.256881 10.061539 11.779817 10.387096 10.198413 12.194445 11.192983 10.375000 11.234782  9.862596 10.112000 13.125000 13.521739 
dram[28]: 12.146789 13.414142 10.189394 13.165049  9.731343 12.380953 12.480000 12.133333 11.076923 11.633027 11.567568 10.479339 10.847458 11.236363 13.717391 12.600000 
dram[29]: 11.491380 13.936842  9.970589 13.544555 11.145299 13.160000 11.321428 13.000000 12.074766 13.050505 12.860000 13.946237  9.877863 11.709091 11.437500 12.989691 
dram[30]: 11.239316 13.333333 10.015038 11.173553 10.030769 12.317307 11.228070 12.543690 10.387096 12.435643 11.315315 11.851851 10.400000 10.956522 11.272727 13.234042 
dram[31]: 11.491380 11.858407 11.775862 11.173553 10.709678 13.252525 11.269566 11.269566 11.705358 14.067416 11.890909 11.194691 11.531531 10.613445 12.240385 12.680000 
average row locality = 662337/53424 = 12.397742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1332      1328      1348      1380      1312      1324      1293      1304      1295      1312      1296      1308      1264      1292      1268      1284 
dram[1]:      1324      1328      1349      1368      1330      1308      1270      1324      1292      1332      1290      1320      1264      1292      1252      1292 
dram[2]:      1320      1320      1328      1332      1308      1296      1288      1288      1294      1308      1297      1323      1256      1280      1268      1256 
dram[3]:      1328      1316      1352      1344      1278      1256      1242      1249      1264      1288      1245      1280      1248      1224      1236      1240 
dram[4]:      1344      1336      1356      1372      1301      1288      1272      1272      1284      1321      1280      1296      1272      1276      1256      1284 
dram[5]:      1320      1336      1316      1356      1268      1280      1252      1272      1288      1284      1288      1296      1247      1264      1220      1280 
dram[6]:      1324      1316      1340      1356      1290      1304      1256      1288      1284      1312      1288      1288      1241      1272      1234      1260 
dram[7]:      1308      1308      1324      1316      1280      1300      1228      1288      1256      1292      1256      1280      1260      1244      1216      1216 
dram[8]:      1324      1321      1328      1316      1284      1308      1231      1268      1256      1296      1244      1268      1260      1272      1272      1246 
dram[9]:      1336      1320      1360      1332      1308      1300      1271      1278      1292      1300      1270      1304      1260      1258      1272      1259 
dram[10]:      1316      1308      1324      1325      1253      1277      1268      1272      1260      1268      1260      1288      1260      1252      1243      1244 
dram[11]:      1328      1324      1352      1352      1301      1304      1300      1292      1292      1300      1296      1300      1288      1276      1268      1268 
dram[12]:      1320      1336      1372      1368      1294      1348      1230      1280      1248      1296      1280      1264      1276      1276      1262      1268 
dram[13]:      1334      1336      1340      1364      1300      1324      1256      1300      1271      1304      1305      1292      1273      1280      1272      1272 
dram[14]:      1324      1308      1344      1324      1292      1284      1232      1296      1276      1280      1288      1284      1272      1264      1268      1224 
dram[15]:      1332      1320      1360      1344      1300      1304      1280      1273      1292      1292      1312      1260      1288      1276      1264      1246 
dram[16]:      1338      1328      1372      1352      1304      1312      1284      1308      1308      1312      1292      1316      1304      1288      1260      1272 
dram[17]:      1340      1340      1349      1352      1320      1308      1280      1304      1292      1328      1284      1308      1276      1292      1264      1280 
dram[18]:      1324      1344      1344      1348      1296      1304      1260      1296      1288      1316      1292      1304      1276      1284      1228      1256 
dram[19]:      1320      1328      1340      1356      1300      1264      1239      1253      1284      1280      1265      1244      1240      1228      1240      1232 
dram[20]:      1336      1324      1344      1336      1300      1292      1261      1288      1328      1305      1320      1300      1272      1260      1248      1256 
dram[21]:      1332      1328      1356      1340      1300      1296      1268      1284      1312      1308      1308      1288      1296      1260      1272      1241 
dram[22]:      1336      1324      1332      1340      1300      1304      1268      1284      1296      1305      1324      1296      1292      1257      1268      1260 
dram[23]:      1312      1316      1324      1324      1308      1296      1264      1260      1264      1288      1272      1276      1268      1252      1248      1240 
dram[24]:      1322      1332      1339      1346      1312      1300      1256      1292      1260      1280      1268      1280      1272      1272      1252      1284 
dram[25]:      1320      1320      1348      1340      1316      1292      1260      1300      1296      1288      1276      1280      1252      1264      1244      1260 
dram[26]:      1356      1321      1356      1360      1304      1293      1272      1289      1308      1291      1292      1246      1268      1248      1276      1252 
dram[27]:      1328      1320      1344      1336      1308      1284      1288      1285      1320      1276      1328      1292      1292      1264      1260      1244 
dram[28]:      1324      1328      1348      1356      1308      1300      1249      1276      1296      1268      1284      1268      1280      1236      1264      1260 
dram[29]:      1336      1324      1356      1368      1304      1316      1268      1300      1292      1292      1289      1300      1296      1288      1284      1260 
dram[30]:      1312      1320      1332      1353      1304      1283      1280      1292      1288      1256      1256      1280      1248      1260      1240      1244 
dram[31]:      1332      1340      1367      1352      1328      1312      1296      1296      1316      1252      1320      1268      1280      1264      1273      1268 
total dram reads = 662397
bank skew: 1380/1216 = 1.13
chip skew: 20950/20372 = 1.03
number of total write accesses:
dram[0]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0        60         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0       124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       145         0         0         0         0         5         1         0         0         0         0         0         0         0         0 
dram[5]:         0       210         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       166         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       195         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[9]:         0       149         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0        81         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         3         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         5         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         3         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         5         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1438
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       760       705       719       783       879       952      1093      1025      1050       719       726       672       679       632       673
dram[1]:        787      1011       887       965      1027      1342      1155      1406      1147      1325       869       975       779       919       767       905
dram[2]:        848      1491       878      1418      1030      1821      1186      2146      1201      1975       880      1463       834      1414       807      1351
dram[3]:       1027      1736      1062      1814      1278      2476      1517      2858      1512      2620      1146      2021      1044      1942      1029      1816
dram[4]:       1049      1454      1093      1558      1286      2125      1528      2305      1526      2139      1167      1626      1060      1569      1051      1496
dram[5]:       1248      1040      1300      1142      1470      1543      1764      1673      1798      1545      1338      1165      1313      1151      1219      1089
dram[6]:        957       925      1027      1025      1159      1310      1363      1440      1337      1360       996      1019       963       992       952       944
dram[7]:        820       855       836       879      1015      1238      1171      1258      1151      1234       853       883       838       860       773       840
dram[8]:        900       981       916       995      1092      1290      1257      1311      1226      1288       941       963       939       972       887       917
dram[9]:       1189      1093      1212      1095      1335      1472      1662      1548      1658      1472      1237      1143      1214      1105      1166      1036
dram[10]:       1152      1181      1308      1193      1288      1343      1631      1592      1682      1594      1195      1126      1166      1106      1034       994
dram[11]:        688       653       751       677       825       828       962       980       974       907       736       671       723       651       703       603
dram[12]:        626       636       706       656       956       789       953       936       935       910       676       671       648       636       620       593
dram[13]:        607       641       673       669       898       833       924       923       885       928       646       643       628       638       580       588
dram[14]:        613       612       683       679       899       836       925       987       924       937       661       652       651       604       597       608
dram[15]:        599       612       661       645       877       817       900       938       911       941       657       671       636       646       602       612
dram[16]:        602       581       670       615       858       750       911       894       973       922       666       647       634       609       600       568
dram[17]:        610       581       664       655       888       754       937       913       970       916       675       653       639       624       596       565
dram[18]:        671       604       723       691       894       792       988       987      1035       949       708       653       688       621       647       601
dram[19]:        847       717       887       802      1029       926      1261      1168      1283      1080       956       807       912       776       814       713
dram[20]:        745       651       793       750       988       857      1139      1015      1132      1032       813       714       769       719       744       651
dram[21]:        793       737       843       762      1003       912      1159      1037      1178      1015       872       748       881       733       770       693
dram[22]:        722       710       790       784       921       888      1040      1077      1039      1043       748       740       765       709       691       693
dram[23]:        741       653       789       685       904       806      1042       943      1051       931       737       646       733       594       690       618
dram[24]:        792       708       847       743       966       837      1145      1039      1134      1006       810       667       789       648       726       629
dram[25]:        772       692       819       766       952       831      1152      1002      1176      1010       788       707       790       667       743       654
dram[26]:        679       619       726       724       860       782       995       924       986       953       707       644       715       634       622       627
dram[27]:        629       582       691       654       824       744       963       929       981       894       652       623       651       585       592       574
dram[28]:        625       610       674       662       819       777       970       965       984       930       698       675       652       613       595       594
dram[29]:        655       605       695       669       842       788       951       942       922       936       648       630       614       620       608       600
dram[30]:        735       692       772       730       996       846      1094      1025      1078      1011       742       709       717       692       685       661
dram[31]:        853       752       862       801      1124       929      1234      1081      1199      1066       834       763       829       762       781       709
maximum mf latency per bank:
dram[0]:       1543      2682      1725      1552      2006      2518      1895      2905      2321      2243      2927      1565      2277      1537      1500      2298
dram[1]:       1985      2841      2122      2375      2265      2099      2253      2263      2328      2256      2927      2490      2254      2136      2205      2302
dram[2]:       2271      3824      1847      2563      2049      2414      2060      2451      2328      2490      2922      2522      1751      2568      1733      2221
dram[3]:       2312      4158      2214      2796      2369      2872      2416      2973      3164      3120      2075      2930      1872      2885      1736      2807
dram[4]:       2537      3740      2247      2519      2423      2689      2445      2660      2280      2659      2217      2405      1990      2412      1981      2390
dram[5]:       2457      3643      2395      2689      3591      2203      3201      2402      2255      2456      2216      2116      2907      2989      2612      2429
dram[6]:       2038      2467      2864      2265      2247      2553      2245      2468      2284      2472      2015      2276      2903      2221      2199      2255
dram[7]:       2168      2782      2677      2287      2158      2553      2333      2626      2377      2507      2189      2329      2875      3598      1905      2433
dram[8]:       2312      3730      2128      2412      2126      2475      2510      2479      2338      2534      2330      2369      2838      2256      1924      2057
dram[9]:       1958      2525      2507      2472      2285      2576      2517      2528      2926      2707      2207      2350      1914      2218      2337      2039
dram[10]:       3571      3900      3754      3725      3498      3308      3945      3375      3638      3540      4467      3287      3485      3339      4243      2925
dram[11]:       1729      2575      3170      1954      2209      3146      2468      2266      2280      2566      3236      1992      2186      3189      3137      2158
dram[12]:       1866      2539      3212      1673      1869      2310      2109      1737      2259      2171      1574      1628      2155      2165      2520      2182
dram[13]:       1479      2286      1848      1598      1500      2088      1984      2056      2276      2280      2190      1635      1874      1530      1712      1611
dram[14]:       2536      2124      2080      1998      1434      2133      1615      2009      2271      1669      1544      1753      1730      1690      1373      1832
dram[15]:       1823      1731      2731      1937      2053      1775      2701      1551      2281      2003      2188      1717      1972      1858      1427      2023
dram[16]:       1672      1456      2731      1580      1935      1785      2251      1797      2273      2262      1729      1892      2160      1864      2246      1828
dram[17]:       1509      1688      1961      1539      1973      1760      1553      1734      2272      2155      2188      1889      2685      1880      1273      1382
dram[18]:       2662      1622      1965      2473      2179      2447      1679      2004      2253      2486      2273      2416      2819      1977      1362      1766
dram[19]:       2008      1640      2013      2567      2221      2300      2702      2005      2247      2472      2893      1610      1646      2418      2075      1813
dram[20]:       2140      2113      2134      2532      2662      2153      2701      2051      2236      2241      2184      1482      2156      2455      1893      1790
dram[21]:       2066      3177      1494      2234      2581      2165      2704      2584      2234      2470      1850      1465      2200      1763      1541      2439
dram[22]:       2011      2329      2545      2248      2521      2049      2698      1699      2208      2467      2186      2184      1743      1885      1719      1838
dram[23]:       3184      2231      2446      2559      2958      2536      2697      1932      2255      2258      1381      2897      1945      1980      1938      2848
dram[24]:       2697      3289      2179      2060      2331      2088      2684      2471      1753      2114      2446      2004      1739      2206      2251      1571
dram[25]:       1832      2380      2107      2290      2034      2195      2684      2440      2512      1996      2009      1942      2216      1774      2022      1684
dram[26]:       2059      2497      2700      2297      1932      1936      2683      1948      3243      2275      2276      1785      2216      1894      1735      2084
dram[27]:       1429      1678      3350      2571      1616      3249      3171      3201      2573      2268      2898      2214      3170      1945      1906      1581
dram[28]:       1726      2571      3282      2588      2229      2490      2906      2540      2532      2325      2900      3177      3113      2002      2002      1700
dram[29]:       1680      1810      2063      1961      2027      2082      2903      2205      1682      2227      2211      1406      1751      1758      1792      1993
dram[30]:       1911      2492      1782      1706      1712      2056      2255      2203      1900      2914      1796      1862      1538      2909      1792      1953
dram[31]:       1952      1690      1986      1993      2431      2190      2114      2262      2173      2914      1872      1782      1808      2906      1788      1790
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 82): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7032 n_act=1731 n_pre=1716 n_ref_event=0 n_req=20942 n_rd=20921 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.737
n_activity=23656 dram_eff=0.8847
bk0: 1332a 21645i bk1: 1328a 19961i bk2: 1348a 20979i bk3: 1380a 21445i bk4: 1312a 21852i bk5: 1324a 21465i bk6: 1292a 21646i bk7: 1304a 21658i bk8: 1288a 21386i bk9: 1312a 21945i bk10: 1288a 21419i bk11: 1305a 21609i bk12: 1264a 21019i bk13: 1292a 21615i bk14: 1268a 21597i bk15: 1284a 21748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917232
Row_Buffer_Locality_read = 0.917272
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 5.649103
Bank_Level_Parallism_Col = 4.482245
Bank_Level_Parallism_Ready = 2.799083
write_to_read_ratio_blp_rw_average = 0.012699
GrpLevelPara = 2.982985 

BW Util details:
bwutil = 0.736989 
total_CMD = 28398 
util_bw = 20929 
Wasted_Col = 2094 
Wasted_Row = 397 
Idle = 4978 

BW Util Bottlenecks: 
RCDc_limit = 2495 
RCDWRc_limit = 6 
WTRc_limit = 24 
RTWc_limit = 93 
CCDLc_limit = 1710 
rwq = 0 
CCDLc_limit_alone = 1698 
WTRc_limit_alone = 24 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 28398 
n_nop = 7032 
Read = 20921 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 1731 
n_pre = 1716 
n_ref = 0 
n_req = 20942 
total_req = 20929 

Dual Bus Interface Util: 
issued_total_row = 3447 
issued_total_col = 20929 
Row_Bus_Util =  0.121382 
CoL_Bus_Util = 0.736989 
Either_Row_CoL_Bus_Util = 0.752377 
Issued_on_Two_Bus_Simul_Util = 0.105993 
issued_two_Eff = 0.140878 
queue_avg = 32.055779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0558
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 96): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7038 n_act=1730 n_pre=1716 n_ref_event=0 n_req=20958 n_rd=20873 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.7371
n_activity=23337 dram_eff=0.897
bk0: 1324a 21864i bk1: 1328a 20173i bk2: 1349a 21423i bk3: 1368a 20774i bk4: 1324a 21473i bk5: 1308a 21219i bk6: 1270a 21504i bk7: 1272a 20362i bk8: 1292a 20996i bk9: 1332a 20994i bk10: 1289a 20473i bk11: 1320a 20450i bk12: 1264a 20926i bk13: 1289a 21241i bk14: 1252a 21916i bk15: 1292a 21747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917121
Row_Buffer_Locality_read = 0.917269
Row_Buffer_Locality_write = 0.782609
Bank_Level_Parallism = 5.937831
Bank_Level_Parallism_Col = 4.744489
Bank_Level_Parallism_Ready = 2.953327
write_to_read_ratio_blp_rw_average = 0.027415
GrpLevelPara = 3.095543 

BW Util details:
bwutil = 0.737129 
total_CMD = 28398 
util_bw = 20933 
Wasted_Col = 1926 
Wasted_Row = 336 
Idle = 5203 

BW Util Bottlenecks: 
RCDc_limit = 2407 
RCDWRc_limit = 29 
WTRc_limit = 216 
RTWc_limit = 403 
CCDLc_limit = 1670 
rwq = 0 
CCDLc_limit_alone = 1623 
WTRc_limit_alone = 207 
RTWc_limit_alone = 365 

Commands details: 
total_CMD = 28398 
n_nop = 7038 
Read = 20873 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 1730 
n_pre = 1716 
n_ref = 0 
n_req = 20958 
total_req = 20933 

Dual Bus Interface Util: 
issued_total_row = 3446 
issued_total_col = 20933 
Row_Bus_Util =  0.121347 
CoL_Bus_Util = 0.737129 
Either_Row_CoL_Bus_Util = 0.752166 
Issued_on_Two_Bus_Simul_Util = 0.106310 
issued_two_Eff = 0.141339 
queue_avg = 40.277660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.2777
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 70): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7269 n_act=1604 n_pre=1588 n_ref_event=0 n_req=20781 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.7325
n_activity=23313 dram_eff=0.8923
bk0: 1320a 21812i bk1: 1320a 17854i bk2: 1327a 21371i bk3: 1332a 21234i bk4: 1308a 21114i bk5: 1296a 21371i bk6: 1288a 21075i bk7: 1288a 21066i bk8: 1288a 20662i bk9: 1308a 21067i bk10: 1296a 20777i bk11: 1322a 20218i bk12: 1252a 20799i bk13: 1280a 21195i bk14: 1268a 21672i bk15: 1256a 22064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922777
Row_Buffer_Locality_read = 0.922899
Row_Buffer_Locality_write = 0.789474
Bank_Level_Parallism = 6.054706
Bank_Level_Parallism_Col = 4.998190
Bank_Level_Parallism_Ready = 3.181233
write_to_read_ratio_blp_rw_average = 0.045562
GrpLevelPara = 3.154233 

BW Util details:
bwutil = 0.732516 
total_CMD = 28398 
util_bw = 20802 
Wasted_Col = 1894 
Wasted_Row = 391 
Idle = 5311 

BW Util Bottlenecks: 
RCDc_limit = 1948 
RCDWRc_limit = 12 
WTRc_limit = 161 
RTWc_limit = 457 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1460 
WTRc_limit_alone = 132 
RTWc_limit_alone = 416 

Commands details: 
total_CMD = 28398 
n_nop = 7269 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 1604 
n_pre = 1588 
n_ref = 0 
n_req = 20781 
total_req = 20802 

Dual Bus Interface Util: 
issued_total_row = 3192 
issued_total_col = 20802 
Row_Bus_Util =  0.112402 
CoL_Bus_Util = 0.732516 
Either_Row_CoL_Bus_Util = 0.744031 
Issued_on_Two_Bus_Simul_Util = 0.100887 
issued_two_Eff = 0.135596 
queue_avg = 42.745159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7452
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 151): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7637 n_act=1496 n_pre=1480 n_ref_event=0 n_req=20427 n_rd=20359 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.7213
n_activity=23067 dram_eff=0.888
bk0: 1328a 21485i bk1: 1312a 19228i bk2: 1351a 21594i bk3: 1344a 21478i bk4: 1275a 21616i bk5: 1256a 21825i bk6: 1236a 21578i bk7: 1249a 20969i bk8: 1264a 20890i bk9: 1284a 20869i bk10: 1244a 21722i bk11: 1276a 20702i bk12: 1240a 21220i bk13: 1224a 21626i bk14: 1236a 21906i bk15: 1240a 21057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926576
Row_Buffer_Locality_read = 0.926639
Row_Buffer_Locality_write = 0.891892
Bank_Level_Parallism = 5.956802
Bank_Level_Parallism_Col = 4.909703
Bank_Level_Parallism_Ready = 3.159010
write_to_read_ratio_blp_rw_average = 0.032871
GrpLevelPara = 3.144646 

BW Util details:
bwutil = 0.721283 
total_CMD = 28398 
util_bw = 20483 
Wasted_Col = 1829 
Wasted_Row = 351 
Idle = 5735 

BW Util Bottlenecks: 
RCDc_limit = 1692 
RCDWRc_limit = 12 
WTRc_limit = 397 
RTWc_limit = 289 
CCDLc_limit = 1445 
rwq = 0 
CCDLc_limit_alone = 1412 
WTRc_limit_alone = 372 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 28398 
n_nop = 7637 
Read = 20359 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 1496 
n_pre = 1480 
n_ref = 0 
n_req = 20427 
total_req = 20483 

Dual Bus Interface Util: 
issued_total_row = 2976 
issued_total_col = 20483 
Row_Bus_Util =  0.104796 
CoL_Bus_Util = 0.721283 
Either_Row_CoL_Bus_Util = 0.731073 
Issued_on_Two_Bus_Simul_Util = 0.095007 
issued_two_Eff = 0.129955 
queue_avg = 41.467674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4677
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 138): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7163 n_act=1651 n_pre=1635 n_ref_event=0 n_req=20858 n_rd=20781 n_rd_L2_A=0 n_write=0 n_wr_bk=151 bw_util=0.7371
n_activity=23258 dram_eff=0.9
bk0: 1344a 20917i bk1: 1336a 18263i bk2: 1356a 21075i bk3: 1369a 20785i bk4: 1299a 21375i bk5: 1288a 20937i bk6: 1266a 20764i bk7: 1272a 20537i bk8: 1284a 20529i bk9: 1313a 20816i bk10: 1280a 20402i bk11: 1296a 20672i bk12: 1270a 20318i bk13: 1276a 20121i bk14: 1248a 21067i bk15: 1284a 20723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920755
Row_Buffer_Locality_read = 0.920908
Row_Buffer_Locality_write = 0.854167
Bank_Level_Parallism = 6.315571
Bank_Level_Parallism_Col = 5.195086
Bank_Level_Parallism_Ready = 3.308284
write_to_read_ratio_blp_rw_average = 0.049341
GrpLevelPara = 3.228950 

BW Util details:
bwutil = 0.737094 
total_CMD = 28398 
util_bw = 20932 
Wasted_Col = 1810 
Wasted_Row = 359 
Idle = 5297 

BW Util Bottlenecks: 
RCDc_limit = 1728 
RCDWRc_limit = 21 
WTRc_limit = 418 
RTWc_limit = 507 
CCDLc_limit = 1327 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 350 
RTWc_limit_alone = 477 

Commands details: 
total_CMD = 28398 
n_nop = 7163 
Read = 20781 
Write = 0 
L2_Alloc = 0 
L2_WB = 151 
n_act = 1651 
n_pre = 1635 
n_ref = 0 
n_req = 20858 
total_req = 20932 

Dual Bus Interface Util: 
issued_total_row = 3286 
issued_total_col = 20932 
Row_Bus_Util =  0.115712 
CoL_Bus_Util = 0.737094 
Either_Row_CoL_Bus_Util = 0.747764 
Issued_on_Two_Bus_Simul_Util = 0.105043 
issued_two_Eff = 0.140476 
queue_avg = 43.110992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.111
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 236): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7314 n_act=1598 n_pre=1582 n_ref_event=0 n_req=20637 n_rd=20556 n_rd_L2_A=0 n_write=0 n_wr_bk=211 bw_util=0.7313
n_activity=22938 dram_eff=0.9054
bk0: 1320a 20959i bk1: 1329a 16865i bk2: 1316a 20987i bk3: 1356a 20770i bk4: 1268a 21364i bk5: 1280a 21231i bk6: 1252a 21614i bk7: 1272a 21326i bk8: 1288a 21564i bk9: 1284a 21012i bk10: 1288a 20965i bk11: 1292a 20450i bk12: 1247a 21409i bk13: 1264a 20305i bk14: 1220a 21639i bk15: 1280a 20832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922529
Row_Buffer_Locality_read = 0.922849
Row_Buffer_Locality_write = 0.828571
Bank_Level_Parallism = 6.226196
Bank_Level_Parallism_Col = 5.107927
Bank_Level_Parallism_Ready = 3.230028
write_to_read_ratio_blp_rw_average = 0.056996
GrpLevelPara = 3.229850 

BW Util details:
bwutil = 0.731284 
total_CMD = 28398 
util_bw = 20767 
Wasted_Col = 1759 
Wasted_Row = 233 
Idle = 5639 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 55 
WTRc_limit = 853 
RTWc_limit = 746 
CCDLc_limit = 1551 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 674 
RTWc_limit_alone = 663 

Commands details: 
total_CMD = 28398 
n_nop = 7314 
Read = 20556 
Write = 0 
L2_Alloc = 0 
L2_WB = 211 
n_act = 1598 
n_pre = 1582 
n_ref = 0 
n_req = 20637 
total_req = 20767 

Dual Bus Interface Util: 
issued_total_row = 3180 
issued_total_col = 20767 
Row_Bus_Util =  0.111980 
CoL_Bus_Util = 0.731284 
Either_Row_CoL_Bus_Util = 0.742447 
Issued_on_Two_Bus_Simul_Util = 0.100817 
issued_two_Eff = 0.135790 
queue_avg = 41.301605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3016
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 217): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7233 n_act=1632 n_pre=1617 n_ref_event=0 n_req=20714 n_rd=20626 n_rd_L2_A=0 n_write=0 n_wr_bk=194 bw_util=0.7332
n_activity=23174 dram_eff=0.8984
bk0: 1321a 21240i bk1: 1316a 18564i bk2: 1340a 20614i bk3: 1353a 20024i bk4: 1288a 20553i bk5: 1304a 20860i bk6: 1256a 21402i bk7: 1288a 21041i bk8: 1284a 21012i bk9: 1312a 21194i bk10: 1288a 20894i bk11: 1288a 20667i bk12: 1239a 21224i bk13: 1264a 20603i bk14: 1225a 20531i bk15: 1260a 20491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921032
Row_Buffer_Locality_read = 0.921138
Row_Buffer_Locality_write = 0.885246
Bank_Level_Parallism = 6.266455
Bank_Level_Parallism_Col = 5.145579
Bank_Level_Parallism_Ready = 3.356532
write_to_read_ratio_blp_rw_average = 0.045602
GrpLevelPara = 3.208556 

BW Util details:
bwutil = 0.733150 
total_CMD = 28398 
util_bw = 20820 
Wasted_Col = 1881 
Wasted_Row = 301 
Idle = 5396 

BW Util Bottlenecks: 
RCDc_limit = 1939 
RCDWRc_limit = 18 
WTRc_limit = 112 
RTWc_limit = 556 
CCDLc_limit = 1534 
rwq = 0 
CCDLc_limit_alone = 1473 
WTRc_limit_alone = 108 
RTWc_limit_alone = 499 

Commands details: 
total_CMD = 28398 
n_nop = 7233 
Read = 20626 
Write = 0 
L2_Alloc = 0 
L2_WB = 194 
n_act = 1632 
n_pre = 1617 
n_ref = 0 
n_req = 20714 
total_req = 20820 

Dual Bus Interface Util: 
issued_total_row = 3249 
issued_total_col = 20820 
Row_Bus_Util =  0.114409 
CoL_Bus_Util = 0.733150 
Either_Row_CoL_Bus_Util = 0.745299 
Issued_on_Two_Bus_Simul_Util = 0.102261 
issued_two_Eff = 0.137208 
queue_avg = 40.371998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.372
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 192): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7538 n_act=1595 n_pre=1579 n_ref_event=0 n_req=20429 n_rd=20364 n_rd_L2_A=0 n_write=0 n_wr_bk=146 bw_util=0.7222
n_activity=23137 dram_eff=0.8865
bk0: 1308a 21002i bk1: 1300a 18413i bk2: 1324a 21097i bk3: 1316a 20947i bk4: 1280a 21175i bk5: 1300a 21374i bk6: 1228a 21814i bk7: 1288a 21282i bk8: 1256a 21524i bk9: 1292a 21567i bk10: 1256a 21575i bk11: 1280a 21392i bk12: 1260a 21468i bk13: 1244a 21402i bk14: 1216a 21046i bk15: 1216a 21813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921875
Row_Buffer_Locality_read = 0.922019
Row_Buffer_Locality_write = 0.865385
Bank_Level_Parallism = 5.933630
Bank_Level_Parallism_Col = 4.844883
Bank_Level_Parallism_Ready = 3.104437
write_to_read_ratio_blp_rw_average = 0.046554
GrpLevelPara = 3.123756 

BW Util details:
bwutil = 0.722234 
total_CMD = 28398 
util_bw = 20510 
Wasted_Col = 2041 
Wasted_Row = 351 
Idle = 5496 

BW Util Bottlenecks: 
RCDc_limit = 2027 
RCDWRc_limit = 30 
WTRc_limit = 254 
RTWc_limit = 633 
CCDLc_limit = 1577 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 239 
RTWc_limit_alone = 553 

Commands details: 
total_CMD = 28398 
n_nop = 7538 
Read = 20364 
Write = 0 
L2_Alloc = 0 
L2_WB = 146 
n_act = 1595 
n_pre = 1579 
n_ref = 0 
n_req = 20429 
total_req = 20510 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 20510 
Row_Bus_Util =  0.111768 
CoL_Bus_Util = 0.722234 
Either_Row_CoL_Bus_Util = 0.734559 
Issued_on_Two_Bus_Simul_Util = 0.099444 
issued_two_Eff = 0.135379 
queue_avg = 37.400063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4001
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 243): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7438 n_act=1647 n_pre=1631 n_ref_event=0 n_req=20559 n_rd=20484 n_rd_L2_A=0 n_write=0 n_wr_bk=183 bw_util=0.7278
n_activity=22767 dram_eff=0.9078
bk0: 1324a 20650i bk1: 1321a 17379i bk2: 1328a 20805i bk3: 1316a 20862i bk4: 1284a 21705i bk5: 1308a 20571i bk6: 1227a 22228i bk7: 1268a 21189i bk8: 1256a 21192i bk9: 1292a 20841i bk10: 1244a 21767i bk11: 1268a 21144i bk12: 1260a 20897i bk13: 1272a 20726i bk14: 1272a 21553i bk15: 1244a 21022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919850
Row_Buffer_Locality_read = 0.920096
Row_Buffer_Locality_write = 0.838710
Bank_Level_Parallism = 6.220952
Bank_Level_Parallism_Col = 5.030401
Bank_Level_Parallism_Ready = 3.133256
write_to_read_ratio_blp_rw_average = 0.066145
GrpLevelPara = 3.176987 

BW Util details:
bwutil = 0.727763 
total_CMD = 28398 
util_bw = 20667 
Wasted_Col = 1684 
Wasted_Row = 215 
Idle = 5832 

BW Util Bottlenecks: 
RCDc_limit = 1592 
RCDWRc_limit = 44 
WTRc_limit = 337 
RTWc_limit = 740 
CCDLc_limit = 1511 
rwq = 0 
CCDLc_limit_alone = 1381 
WTRc_limit_alone = 299 
RTWc_limit_alone = 648 

Commands details: 
total_CMD = 28398 
n_nop = 7438 
Read = 20484 
Write = 0 
L2_Alloc = 0 
L2_WB = 183 
n_act = 1647 
n_pre = 1631 
n_ref = 0 
n_req = 20559 
total_req = 20667 

Dual Bus Interface Util: 
issued_total_row = 3278 
issued_total_col = 20667 
Row_Bus_Util =  0.115431 
CoL_Bus_Util = 0.727763 
Either_Row_CoL_Bus_Util = 0.738080 
Issued_on_Two_Bus_Simul_Util = 0.105113 
issued_two_Eff = 0.142414 
queue_avg = 41.262482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2625
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 224): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7228 n_act=1721 n_pre=1705 n_ref_event=0 n_req=20775 n_rd=20707 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.7336
n_activity=23147 dram_eff=0.9
bk0: 1336a 21253i bk1: 1316a 18242i bk2: 1360a 20919i bk3: 1332a 20663i bk4: 1308a 20844i bk5: 1300a 20768i bk6: 1271a 21194i bk7: 1276a 20849i bk8: 1292a 20865i bk9: 1300a 21016i bk10: 1270a 21460i bk11: 1304a 21084i bk12: 1260a 21577i bk13: 1254a 20839i bk14: 1272a 21274i bk15: 1256a 21093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917096
Row_Buffer_Locality_read = 0.917335
Row_Buffer_Locality_write = 0.816327
Bank_Level_Parallism = 6.136524
Bank_Level_Parallism_Col = 4.943130
Bank_Level_Parallism_Ready = 3.121688
write_to_read_ratio_blp_rw_average = 0.048342
GrpLevelPara = 3.164917 

BW Util details:
bwutil = 0.733573 
total_CMD = 28398 
util_bw = 20832 
Wasted_Col = 1865 
Wasted_Row = 310 
Idle = 5391 

BW Util Bottlenecks: 
RCDc_limit = 1930 
RCDWRc_limit = 28 
WTRc_limit = 90 
RTWc_limit = 522 
CCDLc_limit = 1401 
rwq = 0 
CCDLc_limit_alone = 1365 
WTRc_limit_alone = 90 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 28398 
n_nop = 7228 
Read = 20707 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 1721 
n_pre = 1705 
n_ref = 0 
n_req = 20775 
total_req = 20832 

Dual Bus Interface Util: 
issued_total_row = 3426 
issued_total_col = 20832 
Row_Bus_Util =  0.120642 
CoL_Bus_Util = 0.733573 
Either_Row_CoL_Bus_Util = 0.745475 
Issued_on_Two_Bus_Simul_Util = 0.108740 
issued_two_Eff = 0.145867 
queue_avg = 41.198288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1983
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 200): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7499 n_act=1700 n_pre=1686 n_ref_event=0 n_req=20449 n_rd=20376 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.7201
n_activity=22888 dram_eff=0.8934
bk0: 1316a 22064i bk1: 1304a 18072i bk2: 1320a 21974i bk3: 1322a 21988i bk4: 1252a 21820i bk5: 1275a 21989i bk6: 1265a 21766i bk7: 1272a 21420i bk8: 1250a 21328i bk9: 1268a 21363i bk10: 1260a 21379i bk11: 1288a 21659i bk12: 1260a 21893i bk13: 1248a 21377i bk14: 1240a 22667i bk15: 1236a 22232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916569
Row_Buffer_Locality_read = 0.917035
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 5.725087
Bank_Level_Parallism_Col = 4.498410
Bank_Level_Parallism_Ready = 2.678762
write_to_read_ratio_blp_rw_average = 0.057185
GrpLevelPara = 3.049344 

BW Util details:
bwutil = 0.720086 
total_CMD = 28398 
util_bw = 20449 
Wasted_Col = 1910 
Wasted_Row = 310 
Idle = 5729 

BW Util Bottlenecks: 
RCDc_limit = 2432 
RCDWRc_limit = 48 
WTRc_limit = 239 
RTWc_limit = 881 
CCDLc_limit = 1721 
rwq = 0 
CCDLc_limit_alone = 1598 
WTRc_limit_alone = 220 
RTWc_limit_alone = 777 

Commands details: 
total_CMD = 28398 
n_nop = 7499 
Read = 20376 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 1700 
n_pre = 1686 
n_ref = 0 
n_req = 20449 
total_req = 20449 

Dual Bus Interface Util: 
issued_total_row = 3386 
issued_total_col = 20449 
Row_Bus_Util =  0.119234 
CoL_Bus_Util = 0.720086 
Either_Row_CoL_Bus_Util = 0.735932 
Issued_on_Two_Bus_Simul_Util = 0.103388 
issued_two_Eff = 0.140485 
queue_avg = 33.611557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6116
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 64): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7079 n_act=1705 n_pre=1689 n_ref_event=0 n_req=20841 n_rd=20832 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7336
n_activity=23816 dram_eff=0.8747
bk0: 1328a 21858i bk1: 1324a 21782i bk2: 1352a 21161i bk3: 1352a 21795i bk4: 1301a 21420i bk5: 1304a 21464i bk6: 1300a 21945i bk7: 1292a 21209i bk8: 1292a 21937i bk9: 1296a 21255i bk10: 1296a 21422i bk11: 1300a 20772i bk12: 1283a 21434i bk13: 1276a 20745i bk14: 1268a 22381i bk15: 1268a 22322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918163
Row_Buffer_Locality_read = 0.918163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.547192
Bank_Level_Parallism_Col = 4.416351
Bank_Level_Parallism_Ready = 2.816676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.948212 

BW Util details:
bwutil = 0.733573 
total_CMD = 28398 
util_bw = 20832 
Wasted_Col = 2178 
Wasted_Row = 479 
Idle = 4909 

BW Util Bottlenecks: 
RCDc_limit = 2692 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1792 
rwq = 0 
CCDLc_limit_alone = 1792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7079 
Read = 20832 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1705 
n_pre = 1689 
n_ref = 0 
n_req = 20841 
total_req = 20832 

Dual Bus Interface Util: 
issued_total_row = 3394 
issued_total_col = 20832 
Row_Bus_Util =  0.119515 
CoL_Bus_Util = 0.733573 
Either_Row_CoL_Bus_Util = 0.750722 
Issued_on_Two_Bus_Simul_Util = 0.102366 
issued_two_Eff = 0.136357 
queue_avg = 29.761919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7619
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 73): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7194 n_act=1679 n_pre=1664 n_ref_event=0 n_req=20718 n_rd=20704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7291
n_activity=23802 dram_eff=0.8698
bk0: 1320a 21512i bk1: 1336a 21168i bk2: 1372a 20831i bk3: 1368a 21251i bk4: 1284a 22162i bk5: 1344a 21281i bk6: 1230a 22258i bk7: 1280a 21802i bk8: 1248a 22051i bk9: 1296a 21230i bk10: 1280a 21889i bk11: 1264a 20955i bk12: 1276a 21552i bk13: 1276a 20973i bk14: 1262a 21866i bk15: 1268a 21687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918864
Row_Buffer_Locality_read = 0.918864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.570892
Bank_Level_Parallism_Col = 4.467533
Bank_Level_Parallism_Ready = 2.875676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.939554 

BW Util details:
bwutil = 0.729065 
total_CMD = 28398 
util_bw = 20704 
Wasted_Col = 2295 
Wasted_Row = 445 
Idle = 4954 

BW Util Bottlenecks: 
RCDc_limit = 2805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2024 
rwq = 0 
CCDLc_limit_alone = 2024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7194 
Read = 20704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1679 
n_pre = 1664 
n_ref = 0 
n_req = 20718 
total_req = 20704 

Dual Bus Interface Util: 
issued_total_row = 3343 
issued_total_col = 20704 
Row_Bus_Util =  0.117720 
CoL_Bus_Util = 0.729065 
Either_Row_CoL_Bus_Util = 0.746672 
Issued_on_Two_Bus_Simul_Util = 0.100113 
issued_two_Eff = 0.134078 
queue_avg = 30.674273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.6743
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 86): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7133 n_act=1715 n_pre=1701 n_ref_event=0 n_req=20823 n_rd=20809 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7328
n_activity=23840 dram_eff=0.8729
bk0: 1332a 21281i bk1: 1336a 21567i bk2: 1340a 21898i bk3: 1360a 21489i bk4: 1300a 21963i bk5: 1324a 21408i bk6: 1256a 21809i bk7: 1300a 21761i bk8: 1268a 21785i bk9: 1304a 21417i bk10: 1301a 21226i bk11: 1292a 21326i bk12: 1272a 21747i bk13: 1280a 21158i bk14: 1272a 21214i bk15: 1272a 22362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917455
Row_Buffer_Locality_read = 0.917455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.514917
Bank_Level_Parallism_Col = 4.354608
Bank_Level_Parallism_Ready = 2.752223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.884328 

BW Util details:
bwutil = 0.732763 
total_CMD = 28398 
util_bw = 20809 
Wasted_Col = 2290 
Wasted_Row = 431 
Idle = 4868 

BW Util Bottlenecks: 
RCDc_limit = 2635 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 2056 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7133 
Read = 20809 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1715 
n_pre = 1701 
n_ref = 0 
n_req = 20823 
total_req = 20809 

Dual Bus Interface Util: 
issued_total_row = 3416 
issued_total_col = 20809 
Row_Bus_Util =  0.120290 
CoL_Bus_Util = 0.732763 
Either_Row_CoL_Bus_Util = 0.748820 
Issued_on_Two_Bus_Simul_Util = 0.104233 
issued_two_Eff = 0.139196 
queue_avg = 28.163286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1633
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 145): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7357 n_act=1766 n_pre=1751 n_ref_event=0 n_req=20560 n_rd=20519 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7226
n_activity=23785 dram_eff=0.8627
bk0: 1323a 21907i bk1: 1308a 21114i bk2: 1343a 21626i bk3: 1324a 21121i bk4: 1285a 21899i bk5: 1284a 21676i bk6: 1232a 22406i bk7: 1292a 21539i bk8: 1274a 21458i bk9: 1280a 21576i bk10: 1284a 21956i bk11: 1280a 20835i bk12: 1268a 21301i bk13: 1254a 20746i bk14: 1264a 22056i bk15: 1224a 21459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913861
Row_Buffer_Locality_read = 0.913861
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.544475
Bank_Level_Parallism_Col = 4.376858
Bank_Level_Parallism_Ready = 2.794191
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.921290 

BW Util details:
bwutil = 0.722551 
total_CMD = 28398 
util_bw = 20519 
Wasted_Col = 2479 
Wasted_Row = 487 
Idle = 4913 

BW Util Bottlenecks: 
RCDc_limit = 3112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2026 
rwq = 0 
CCDLc_limit_alone = 2026 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7357 
Read = 20519 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1766 
n_pre = 1751 
n_ref = 0 
n_req = 20560 
total_req = 20519 

Dual Bus Interface Util: 
issued_total_row = 3517 
issued_total_col = 20519 
Row_Bus_Util =  0.123847 
CoL_Bus_Util = 0.722551 
Either_Row_CoL_Bus_Util = 0.740932 
Issued_on_Two_Bus_Simul_Util = 0.105465 
issued_two_Eff = 0.142341 
queue_avg = 30.285337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2853
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 83): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7132 n_act=1716 n_pre=1700 n_ref_event=0 n_req=20743 n_rd=20735 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7302
n_activity=23758 dram_eff=0.8728
bk0: 1332a 22247i bk1: 1320a 21574i bk2: 1359a 21482i bk3: 1344a 21627i bk4: 1300a 22314i bk5: 1304a 21705i bk6: 1280a 21748i bk7: 1271a 22159i bk8: 1292a 21709i bk9: 1292a 21577i bk10: 1312a 21249i bk11: 1259a 21618i bk12: 1288a 21834i bk13: 1272a 21158i bk14: 1264a 21673i bk15: 1246a 22159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917253
Row_Buffer_Locality_read = 0.917253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.414362
Bank_Level_Parallism_Col = 4.256455
Bank_Level_Parallism_Ready = 2.682180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.880829 

BW Util details:
bwutil = 0.730157 
total_CMD = 28398 
util_bw = 20735 
Wasted_Col = 2289 
Wasted_Row = 482 
Idle = 4892 

BW Util Bottlenecks: 
RCDc_limit = 2810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2026 
rwq = 0 
CCDLc_limit_alone = 2026 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7132 
Read = 20735 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1716 
n_pre = 1700 
n_ref = 0 
n_req = 20743 
total_req = 20735 

Dual Bus Interface Util: 
issued_total_row = 3416 
issued_total_col = 20735 
Row_Bus_Util =  0.120290 
CoL_Bus_Util = 0.730157 
Either_Row_CoL_Bus_Util = 0.748856 
Issued_on_Two_Bus_Simul_Util = 0.101592 
issued_two_Eff = 0.135663 
queue_avg = 28.199627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1996
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 110): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=6991 n_act=1741 n_pre=1726 n_ref_event=0 n_req=20950 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7368
n_activity=23846 dram_eff=0.8775
bk0: 1336a 21508i bk1: 1328a 22039i bk2: 1367a 21821i bk3: 1351a 21968i bk4: 1304a 21761i bk5: 1312a 22230i bk6: 1278a 21614i bk7: 1308a 21496i bk8: 1304a 21687i bk9: 1312a 21530i bk10: 1292a 21930i bk11: 1312a 21487i bk12: 1304a 21244i bk13: 1284a 21613i bk14: 1260a 22353i bk15: 1272a 22393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916762
Row_Buffer_Locality_read = 0.916762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.370859
Bank_Level_Parallism_Col = 4.204671
Bank_Level_Parallism_Ready = 2.602657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.873899 

BW Util details:
bwutil = 0.736812 
total_CMD = 28398 
util_bw = 20924 
Wasted_Col = 2170 
Wasted_Row = 481 
Idle = 4823 

BW Util Bottlenecks: 
RCDc_limit = 2651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2103 
rwq = 0 
CCDLc_limit_alone = 2103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 6991 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1741 
n_pre = 1726 
n_ref = 0 
n_req = 20950 
total_req = 20924 

Dual Bus Interface Util: 
issued_total_row = 3467 
issued_total_col = 20924 
Row_Bus_Util =  0.122086 
CoL_Bus_Util = 0.736812 
Either_Row_CoL_Bus_Util = 0.753821 
Issued_on_Two_Bus_Simul_Util = 0.105078 
issued_two_Eff = 0.139394 
queue_avg = 28.518311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5183
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 113): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7035 n_act=1633 n_pre=1618 n_ref_event=0 n_req=20917 n_rd=20913 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7364
n_activity=23782 dram_eff=0.8794
bk0: 1340a 22686i bk1: 1340a 22206i bk2: 1349a 21754i bk3: 1352a 22148i bk4: 1320a 22264i bk5: 1308a 21783i bk6: 1280a 21403i bk7: 1300a 22128i bk8: 1292a 21853i bk9: 1328a 21266i bk10: 1284a 21456i bk11: 1308a 20885i bk12: 1276a 22258i bk13: 1292a 21771i bk14: 1264a 22685i bk15: 1280a 22039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921871
Row_Buffer_Locality_read = 0.921871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.301701
Bank_Level_Parallism_Col = 4.195411
Bank_Level_Parallism_Ready = 2.658920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.835616 

BW Util details:
bwutil = 0.736425 
total_CMD = 28398 
util_bw = 20913 
Wasted_Col = 2263 
Wasted_Row = 344 
Idle = 4878 

BW Util Bottlenecks: 
RCDc_limit = 2642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2223 
rwq = 0 
CCDLc_limit_alone = 2223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7035 
Read = 20913 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1633 
n_pre = 1618 
n_ref = 0 
n_req = 20917 
total_req = 20913 

Dual Bus Interface Util: 
issued_total_row = 3251 
issued_total_col = 20913 
Row_Bus_Util =  0.114480 
CoL_Bus_Util = 0.736425 
Either_Row_CoL_Bus_Util = 0.752271 
Issued_on_Two_Bus_Simul_Util = 0.098634 
issued_two_Eff = 0.131115 
queue_avg = 25.632685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6327
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 106): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7231 n_act=1571 n_pre=1557 n_ref_event=0 n_req=20760 n_rd=20751 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7307
n_activity=23737 dram_eff=0.8742
bk0: 1324a 21732i bk1: 1344a 22099i bk2: 1344a 22262i bk3: 1344a 21769i bk4: 1296a 22359i bk5: 1304a 21473i bk6: 1260a 22220i bk7: 1296a 21766i bk8: 1288a 21435i bk9: 1316a 21174i bk10: 1292a 21039i bk11: 1300a 21339i bk12: 1276a 21608i bk13: 1284a 21549i bk14: 1227a 22226i bk15: 1256a 22786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924204
Row_Buffer_Locality_read = 0.924204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.397632
Bank_Level_Parallism_Col = 4.356688
Bank_Level_Parallism_Ready = 2.815141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.886546 

BW Util details:
bwutil = 0.730720 
total_CMD = 28398 
util_bw = 20751 
Wasted_Col = 2203 
Wasted_Row = 442 
Idle = 5002 

BW Util Bottlenecks: 
RCDc_limit = 2386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1941 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7231 
Read = 20751 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1571 
n_pre = 1557 
n_ref = 0 
n_req = 20760 
total_req = 20751 

Dual Bus Interface Util: 
issued_total_row = 3128 
issued_total_col = 20751 
Row_Bus_Util =  0.110149 
CoL_Bus_Util = 0.730720 
Either_Row_CoL_Bus_Util = 0.745369 
Issued_on_Two_Bus_Simul_Util = 0.095500 
issued_two_Eff = 0.128124 
queue_avg = 28.832806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8328
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 149): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7729 n_act=1485 n_pre=1469 n_ref_event=0 n_req=20414 n_rd=20342 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.7164
n_activity=23258 dram_eff=0.8748
bk0: 1315a 21952i bk1: 1328a 22512i bk2: 1340a 22034i bk3: 1356a 21757i bk4: 1279a 21973i bk5: 1264a 22177i bk6: 1218a 22002i bk7: 1248a 21824i bk8: 1280a 20850i bk9: 1280a 21468i bk10: 1255a 20959i bk11: 1244a 21171i bk12: 1240a 21491i bk13: 1228a 21583i bk14: 1239a 21941i bk15: 1228a 22229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927027
Row_Buffer_Locality_read = 0.927073
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.574324
Bank_Level_Parallism_Col = 4.603094
Bank_Level_Parallism_Ready = 3.006390
write_to_read_ratio_blp_rw_average = 0.004545
GrpLevelPara = 3.000857 

BW Util details:
bwutil = 0.716424 
total_CMD = 28398 
util_bw = 20345 
Wasted_Col = 1879 
Wasted_Row = 521 
Idle = 5653 

BW Util Bottlenecks: 
RCDc_limit = 1848 
RCDWRc_limit = 7 
WTRc_limit = 31 
RTWc_limit = 70 
CCDLc_limit = 1491 
rwq = 0 
CCDLc_limit_alone = 1486 
WTRc_limit_alone = 28 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 28398 
n_nop = 7729 
Read = 20342 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 1485 
n_pre = 1469 
n_ref = 0 
n_req = 20414 
total_req = 20345 

Dual Bus Interface Util: 
issued_total_row = 2954 
issued_total_col = 20345 
Row_Bus_Util =  0.104021 
CoL_Bus_Util = 0.716424 
Either_Row_CoL_Bus_Util = 0.727833 
Issued_on_Two_Bus_Simul_Util = 0.092612 
issued_two_Eff = 0.127244 
queue_avg = 30.313755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3138
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 116): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7343 n_act=1541 n_pre=1527 n_ref_event=0 n_req=20773 n_rd=20753 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.731
n_activity=23113 dram_eff=0.8981
bk0: 1332a 21293i bk1: 1324a 21581i bk2: 1344a 21443i bk3: 1336a 21670i bk4: 1300a 21665i bk5: 1292a 21380i bk6: 1260a 21190i bk7: 1284a 20462i bk8: 1328a 20920i bk9: 1305a 21412i bk10: 1320a 20901i bk11: 1296a 20859i bk12: 1268a 20641i bk13: 1260a 20373i bk14: 1248a 21323i bk15: 1256a 20923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925626
Row_Buffer_Locality_read = 0.925760
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.024257
Bank_Level_Parallism_Col = 4.952421
Bank_Level_Parallism_Ready = 3.221409
write_to_read_ratio_blp_rw_average = 0.007775
GrpLevelPara = 3.078835 

BW Util details:
bwutil = 0.730967 
total_CMD = 28398 
util_bw = 20758 
Wasted_Col = 1649 
Wasted_Row = 349 
Idle = 5642 

BW Util Bottlenecks: 
RCDc_limit = 1747 
RCDWRc_limit = 17 
WTRc_limit = 47 
RTWc_limit = 121 
CCDLc_limit = 1356 
rwq = 0 
CCDLc_limit_alone = 1341 
WTRc_limit_alone = 44 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 28398 
n_nop = 7343 
Read = 20753 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 1541 
n_pre = 1527 
n_ref = 0 
n_req = 20773 
total_req = 20758 

Dual Bus Interface Util: 
issued_total_row = 3068 
issued_total_col = 20758 
Row_Bus_Util =  0.108036 
CoL_Bus_Util = 0.730967 
Either_Row_CoL_Bus_Util = 0.741425 
Issued_on_Two_Bus_Simul_Util = 0.097577 
issued_two_Eff = 0.131608 
queue_avg = 31.238855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2389
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 63): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7279 n_act=1644 n_pre=1631 n_ref_event=0 n_req=20791 n_rd=20760 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.7311
n_activity=23410 dram_eff=0.8869
bk0: 1332a 20907i bk1: 1328a 20629i bk2: 1356a 21299i bk3: 1340a 21390i bk4: 1296a 21596i bk5: 1296a 21572i bk6: 1268a 21576i bk7: 1276a 20208i bk8: 1312a 21676i bk9: 1308a 21407i bk10: 1308a 20412i bk11: 1284a 20638i bk12: 1296a 20415i bk13: 1248a 20772i bk14: 1272a 21002i bk15: 1240a 21736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920688
Row_Buffer_Locality_read = 0.920776
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.011902
Bank_Level_Parallism_Col = 4.868158
Bank_Level_Parallism_Ready = 3.096229
write_to_read_ratio_blp_rw_average = 0.018217
GrpLevelPara = 3.078040 

BW Util details:
bwutil = 0.731143 
total_CMD = 28398 
util_bw = 20763 
Wasted_Col = 1801 
Wasted_Row = 373 
Idle = 5461 

BW Util Bottlenecks: 
RCDc_limit = 1936 
RCDWRc_limit = 4 
WTRc_limit = 15 
RTWc_limit = 237 
CCDLc_limit = 1494 
rwq = 0 
CCDLc_limit_alone = 1461 
WTRc_limit_alone = 13 
RTWc_limit_alone = 206 

Commands details: 
total_CMD = 28398 
n_nop = 7279 
Read = 20760 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 1644 
n_pre = 1631 
n_ref = 0 
n_req = 20791 
total_req = 20763 

Dual Bus Interface Util: 
issued_total_row = 3275 
issued_total_col = 20763 
Row_Bus_Util =  0.115325 
CoL_Bus_Util = 0.731143 
Either_Row_CoL_Bus_Util = 0.743679 
Issued_on_Two_Bus_Simul_Util = 0.102789 
issued_two_Eff = 0.138217 
queue_avg = 30.214979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.215
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 204): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7206 n_act=1625 n_pre=1609 n_ref_event=0 n_req=20786 n_rd=20786 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.732
n_activity=23617 dram_eff=0.8801
bk0: 1336a 21163i bk1: 1324a 20884i bk2: 1332a 21430i bk3: 1340a 21430i bk4: 1300a 21259i bk5: 1304a 21964i bk6: 1268a 22401i bk7: 1284a 21443i bk8: 1296a 21529i bk9: 1305a 21754i bk10: 1324a 21545i bk11: 1296a 20404i bk12: 1292a 20965i bk13: 1257a 20852i bk14: 1268a 20977i bk15: 1260a 21260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921822
Row_Buffer_Locality_read = 0.921822
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.753438
Bank_Level_Parallism_Col = 4.686368
Bank_Level_Parallism_Ready = 3.053882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.999341 

BW Util details:
bwutil = 0.731953 
total_CMD = 28398 
util_bw = 20786 
Wasted_Col = 2018 
Wasted_Row = 468 
Idle = 5126 

BW Util Bottlenecks: 
RCDc_limit = 2244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1637 
rwq = 0 
CCDLc_limit_alone = 1637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7206 
Read = 20786 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1625 
n_pre = 1609 
n_ref = 0 
n_req = 20786 
total_req = 20786 

Dual Bus Interface Util: 
issued_total_row = 3234 
issued_total_col = 20786 
Row_Bus_Util =  0.113881 
CoL_Bus_Util = 0.731953 
Either_Row_CoL_Bus_Util = 0.746250 
Issued_on_Two_Bus_Simul_Util = 0.099584 
issued_two_Eff = 0.133447 
queue_avg = 30.037010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.037
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 57): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7500 n_act=1604 n_pre=1589 n_ref_event=0 n_req=20512 n_rd=20504 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.722
n_activity=23775 dram_eff=0.8624
bk0: 1312a 21156i bk1: 1312a 21365i bk2: 1324a 20433i bk3: 1324a 21722i bk4: 1308a 21006i bk5: 1296a 21410i bk6: 1264a 21196i bk7: 1260a 22136i bk8: 1264a 21514i bk9: 1288a 20974i bk10: 1272a 20952i bk11: 1272a 21217i bk12: 1268a 21565i bk13: 1252a 21360i bk14: 1248a 21361i bk15: 1240a 21992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921681
Row_Buffer_Locality_read = 0.921681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.724521
Bank_Level_Parallism_Col = 4.680586
Bank_Level_Parallism_Ready = 3.086959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.940993 

BW Util details:
bwutil = 0.722023 
total_CMD = 28398 
util_bw = 20504 
Wasted_Col = 2278 
Wasted_Row = 541 
Idle = 5075 

BW Util Bottlenecks: 
RCDc_limit = 2258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1864 
rwq = 0 
CCDLc_limit_alone = 1864 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7500 
Read = 20504 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1604 
n_pre = 1589 
n_ref = 0 
n_req = 20512 
total_req = 20504 

Dual Bus Interface Util: 
issued_total_row = 3193 
issued_total_col = 20504 
Row_Bus_Util =  0.112437 
CoL_Bus_Util = 0.722023 
Either_Row_CoL_Bus_Util = 0.735897 
Issued_on_Two_Bus_Simul_Util = 0.098563 
issued_two_Eff = 0.133936 
queue_avg = 30.336926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3369
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 103): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7442 n_act=1628 n_pre=1614 n_ref_event=0 n_req=20669 n_rd=20643 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.7271
n_activity=23271 dram_eff=0.8873
bk0: 1322a 20715i bk1: 1332a 20998i bk2: 1336a 20483i bk3: 1344a 20588i bk4: 1304a 20275i bk5: 1300a 21406i bk6: 1252a 21096i bk7: 1292a 20082i bk8: 1260a 21403i bk9: 1280a 21222i bk10: 1268a 21592i bk11: 1280a 21012i bk12: 1268a 21102i bk13: 1272a 21313i bk14: 1249a 21238i bk15: 1284a 21355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921069
Row_Buffer_Locality_read = 0.921158
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.102592
Bank_Level_Parallism_Col = 4.986497
Bank_Level_Parallism_Ready = 3.215905
write_to_read_ratio_blp_rw_average = 0.010184
GrpLevelPara = 3.078378 

BW Util details:
bwutil = 0.727093 
total_CMD = 28398 
util_bw = 20648 
Wasted_Col = 1757 
Wasted_Row = 394 
Idle = 5599 

BW Util Bottlenecks: 
RCDc_limit = 1718 
RCDWRc_limit = 12 
WTRc_limit = 18 
RTWc_limit = 153 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1538 
WTRc_limit_alone = 18 
RTWc_limit_alone = 143 

Commands details: 
total_CMD = 28398 
n_nop = 7442 
Read = 20643 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 1628 
n_pre = 1614 
n_ref = 0 
n_req = 20669 
total_req = 20648 

Dual Bus Interface Util: 
issued_total_row = 3242 
issued_total_col = 20648 
Row_Bus_Util =  0.114163 
CoL_Bus_Util = 0.727093 
Either_Row_CoL_Bus_Util = 0.737939 
Issued_on_Two_Bus_Simul_Util = 0.103317 
issued_two_Eff = 0.140008 
queue_avg = 32.099304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0993
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 56): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7342 n_act=1670 n_pre=1655 n_ref_event=0 n_req=20656 n_rd=20651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7272
n_activity=23641 dram_eff=0.8735
bk0: 1320a 21463i bk1: 1320a 21138i bk2: 1348a 21016i bk3: 1340a 20985i bk4: 1316a 20961i bk5: 1292a 21113i bk6: 1260a 21573i bk7: 1300a 21615i bk8: 1296a 20545i bk9: 1288a 20670i bk10: 1276a 21007i bk11: 1280a 21153i bk12: 1252a 21001i bk13: 1263a 21045i bk14: 1240a 21479i bk15: 1260a 21609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919088
Row_Buffer_Locality_read = 0.919088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.868413
Bank_Level_Parallism_Col = 4.791463
Bank_Level_Parallism_Ready = 3.133311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.025444 

BW Util details:
bwutil = 0.727199 
total_CMD = 28398 
util_bw = 20651 
Wasted_Col = 2078 
Wasted_Row = 556 
Idle = 5113 

BW Util Bottlenecks: 
RCDc_limit = 2358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1750 
rwq = 0 
CCDLc_limit_alone = 1750 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7342 
Read = 20651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1670 
n_pre = 1655 
n_ref = 0 
n_req = 20656 
total_req = 20651 

Dual Bus Interface Util: 
issued_total_row = 3325 
issued_total_col = 20651 
Row_Bus_Util =  0.117086 
CoL_Bus_Util = 0.727199 
Either_Row_CoL_Bus_Util = 0.741461 
Issued_on_Two_Bus_Simul_Util = 0.102824 
issued_two_Eff = 0.138678 
queue_avg = 31.044193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0442
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 85): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7238 n_act=1689 n_pre=1673 n_ref_event=0 n_req=20732 n_rd=20715 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7295
n_activity=23732 dram_eff=0.8729
bk0: 1354a 21566i bk1: 1321a 21180i bk2: 1356a 21223i bk3: 1360a 21498i bk4: 1304a 21122i bk5: 1290a 21381i bk6: 1272a 21101i bk7: 1288a 21399i bk8: 1304a 20940i bk9: 1289a 21001i bk10: 1292a 20765i bk11: 1245a 20920i bk12: 1268a 21268i bk13: 1244a 20804i bk14: 1276a 22091i bk15: 1252a 21995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918485
Row_Buffer_Locality_read = 0.918485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.773767
Bank_Level_Parallism_Col = 4.643373
Bank_Level_Parallism_Ready = 3.015882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.996633 

BW Util details:
bwutil = 0.729453 
total_CMD = 28398 
util_bw = 20715 
Wasted_Col = 2201 
Wasted_Row = 436 
Idle = 5046 

BW Util Bottlenecks: 
RCDc_limit = 2608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1799 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7238 
Read = 20715 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1689 
n_pre = 1673 
n_ref = 0 
n_req = 20732 
total_req = 20715 

Dual Bus Interface Util: 
issued_total_row = 3362 
issued_total_col = 20715 
Row_Bus_Util =  0.118389 
CoL_Bus_Util = 0.729453 
Either_Row_CoL_Bus_Util = 0.745123 
Issued_on_Two_Bus_Simul_Util = 0.102719 
issued_two_Eff = 0.137854 
queue_avg = 33.290127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2901
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 41): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7143 n_act=1803 n_pre=1788 n_ref_event=0 n_req=20769 n_rd=20765 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7312
n_activity=23749 dram_eff=0.8744
bk0: 1328a 22181i bk1: 1320a 21913i bk2: 1344a 21707i bk3: 1336a 21525i bk4: 1308a 21473i bk5: 1284a 21732i bk6: 1288a 21493i bk7: 1285a 21087i bk8: 1316a 21946i bk9: 1276a 21174i bk10: 1328a 21000i bk11: 1292a 21173i bk12: 1292a 20736i bk13: 1264a 20850i bk14: 1260a 22034i bk15: 1244a 21778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913127
Row_Buffer_Locality_read = 0.913127
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.595696
Bank_Level_Parallism_Col = 4.360290
Bank_Level_Parallism_Ready = 2.740429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.922386 

BW Util details:
bwutil = 0.731213 
total_CMD = 28398 
util_bw = 20765 
Wasted_Col = 2317 
Wasted_Row = 388 
Idle = 4928 

BW Util Bottlenecks: 
RCDc_limit = 2821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1848 
rwq = 0 
CCDLc_limit_alone = 1848 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7143 
Read = 20765 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1803 
n_pre = 1788 
n_ref = 0 
n_req = 20769 
total_req = 20765 

Dual Bus Interface Util: 
issued_total_row = 3591 
issued_total_col = 20765 
Row_Bus_Util =  0.126453 
CoL_Bus_Util = 0.731213 
Either_Row_CoL_Bus_Util = 0.748468 
Issued_on_Two_Bus_Simul_Util = 0.109198 
issued_two_Eff = 0.145895 
queue_avg = 29.732235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7322
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 51): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7289 n_act=1765 n_pre=1749 n_ref_event=0 n_req=20645 n_rd=20630 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7265
n_activity=23731 dram_eff=0.8693
bk0: 1324a 21837i bk1: 1328a 21635i bk2: 1344a 21423i bk3: 1356a 21592i bk4: 1304a 21525i bk5: 1300a 21898i bk6: 1248a 22360i bk7: 1273a 21505i bk8: 1296a 21310i bk9: 1268a 21095i bk10: 1284a 21833i bk11: 1268a 20894i bk12: 1280a 21528i bk13: 1236a 21588i bk14: 1261a 22549i bk15: 1260a 21763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914457
Row_Buffer_Locality_read = 0.914457
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.490675
Bank_Level_Parallism_Col = 4.275355
Bank_Level_Parallism_Ready = 2.685167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.878711 

BW Util details:
bwutil = 0.726460 
total_CMD = 28398 
util_bw = 20630 
Wasted_Col = 2416 
Wasted_Row = 387 
Idle = 4965 

BW Util Bottlenecks: 
RCDc_limit = 2945 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2158 
rwq = 0 
CCDLc_limit_alone = 2158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7289 
Read = 20630 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1765 
n_pre = 1749 
n_ref = 0 
n_req = 20645 
total_req = 20630 

Dual Bus Interface Util: 
issued_total_row = 3514 
issued_total_col = 20630 
Row_Bus_Util =  0.123741 
CoL_Bus_Util = 0.726460 
Either_Row_CoL_Bus_Util = 0.743327 
Issued_on_Two_Bus_Simul_Util = 0.106874 
issued_two_Eff = 0.143778 
queue_avg = 31.215931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2159
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 76): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7115 n_act=1723 n_pre=1709 n_ref_event=0 n_req=20873 n_rd=20855 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.7344
n_activity=23659 dram_eff=0.8815
bk0: 1332a 20707i bk1: 1324a 21283i bk2: 1356a 20685i bk3: 1368a 21340i bk4: 1304a 21548i bk5: 1316a 21202i bk6: 1268a 21443i bk7: 1300a 21425i bk8: 1292a 21461i bk9: 1292a 21273i bk10: 1285a 21657i bk11: 1296a 21494i bk12: 1294a 20557i bk13: 1288a 21136i bk14: 1280a 21200i bk15: 1260a 21550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917254
Row_Buffer_Locality_read = 0.917254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.808726
Bank_Level_Parallism_Col = 4.633644
Bank_Level_Parallism_Ready = 2.960777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.994219 

BW Util details:
bwutil = 0.734383 
total_CMD = 28398 
util_bw = 20855 
Wasted_Col = 2022 
Wasted_Row = 409 
Idle = 5112 

BW Util Bottlenecks: 
RCDc_limit = 2337 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1765 
rwq = 0 
CCDLc_limit_alone = 1765 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28398 
n_nop = 7115 
Read = 20855 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1723 
n_pre = 1709 
n_ref = 0 
n_req = 20873 
total_req = 20855 

Dual Bus Interface Util: 
issued_total_row = 3432 
issued_total_col = 20855 
Row_Bus_Util =  0.120854 
CoL_Bus_Util = 0.734383 
Either_Row_CoL_Bus_Util = 0.749454 
Issued_on_Two_Bus_Simul_Util = 0.105782 
issued_two_Eff = 0.141146 
queue_avg = 33.394745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3947
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 105): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7302 n_act=1803 n_pre=1788 n_ref_event=0 n_req=20551 n_rd=20544 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.7239
n_activity=23439 dram_eff=0.877
bk0: 1312a 21156i bk1: 1320a 21467i bk2: 1332a 21160i bk3: 1352a 20770i bk4: 1304a 21091i bk5: 1280a 21516i bk6: 1280a 21382i bk7: 1292a 21417i bk8: 1288a 21287i bk9: 1256a 21248i bk10: 1256a 21678i bk11: 1280a 21468i bk12: 1248a 21295i bk13: 1260a 21328i bk14: 1240a 21706i bk15: 1244a 21968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912206
Row_Buffer_Locality_read = 0.912290
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 5.720468
Bank_Level_Parallism_Col = 4.495242
Bank_Level_Parallism_Ready = 2.840679
write_to_read_ratio_blp_rw_average = 0.004509
GrpLevelPara = 2.995001 

BW Util details:
bwutil = 0.723854 
total_CMD = 28398 
util_bw = 20556 
Wasted_Col = 2305 
Wasted_Row = 385 
Idle = 5152 

BW Util Bottlenecks: 
RCDc_limit = 3100 
RCDWRc_limit = 5 
WTRc_limit = 47 
RTWc_limit = 64 
CCDLc_limit = 1932 
rwq = 0 
CCDLc_limit_alone = 1928 
WTRc_limit_alone = 43 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 28398 
n_nop = 7302 
Read = 20544 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 1803 
n_pre = 1788 
n_ref = 0 
n_req = 20551 
total_req = 20556 

Dual Bus Interface Util: 
issued_total_row = 3591 
issued_total_col = 20556 
Row_Bus_Util =  0.126453 
CoL_Bus_Util = 0.723854 
Either_Row_CoL_Bus_Util = 0.742869 
Issued_on_Two_Bus_Simul_Util = 0.107437 
issued_two_Eff = 0.144625 
queue_avg = 33.496479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4965
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 129): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28398 n_nop=7082 n_act=1776 n_pre=1761 n_ref_event=0 n_req=20868 n_rd=20835 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.7342
n_activity=23373 dram_eff=0.8921
bk0: 1328a 20607i bk1: 1340a 21246i bk2: 1365a 21125i bk3: 1352a 20751i bk4: 1328a 20868i bk5: 1312a 21440i bk6: 1296a 21290i bk7: 1296a 20502i bk8: 1310a 21033i bk9: 1252a 21382i bk10: 1308a 21199i bk11: 1264a 21157i bk12: 1280a 21058i bk13: 1263a 20840i bk14: 1273a 21479i bk15: 1268a 21328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914744
Row_Buffer_Locality_read = 0.914823
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 5.939955
Bank_Level_Parallism_Col = 4.687702
Bank_Level_Parallism_Ready = 2.966043
write_to_read_ratio_blp_rw_average = 0.010954
GrpLevelPara = 3.072735 

BW Util details:
bwutil = 0.734207 
total_CMD = 28398 
util_bw = 20850 
Wasted_Col = 2043 
Wasted_Row = 323 
Idle = 5182 

BW Util Bottlenecks: 
RCDc_limit = 2588 
RCDWRc_limit = 4 
WTRc_limit = 43 
RTWc_limit = 149 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1671 
WTRc_limit_alone = 40 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 28398 
n_nop = 7082 
Read = 20835 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 1776 
n_pre = 1761 
n_ref = 0 
n_req = 20868 
total_req = 20850 

Dual Bus Interface Util: 
issued_total_row = 3537 
issued_total_col = 20850 
Row_Bus_Util =  0.124551 
CoL_Bus_Util = 0.734207 
Either_Row_CoL_Bus_Util = 0.750616 
Issued_on_Two_Bus_Simul_Util = 0.108141 
issued_two_Eff = 0.144070 
queue_avg = 36.570004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.57

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13316, Miss = 10596, Miss_rate = 0.796, Pending_hits = 13, Reservation_fails = 474
L2_cache_bank[1]: Access = 13781, Miss = 10861, Miss_rate = 0.788, Pending_hits = 21, Reservation_fails = 3053
L2_cache_bank[2]: Access = 13290, Miss = 10595, Miss_rate = 0.797, Pending_hits = 20, Reservation_fails = 195
L2_cache_bank[3]: Access = 13715, Miss = 10868, Miss_rate = 0.792, Pending_hits = 28, Reservation_fails = 8276
L2_cache_bank[4]: Access = 13104, Miss = 10546, Miss_rate = 0.805, Pending_hits = 16, Reservation_fails = 4447
L2_cache_bank[5]: Access = 13549, Miss = 10685, Miss_rate = 0.789, Pending_hits = 12, Reservation_fails = 5337
L2_cache_bank[6]: Access = 13191, Miss = 10463, Miss_rate = 0.793, Pending_hits = 20, Reservation_fails = 8298
L2_cache_bank[7]: Access = 13411, Miss = 10488, Miss_rate = 0.782, Pending_hits = 28, Reservation_fails = 5045
L2_cache_bank[8]: Access = 13257, Miss = 10616, Miss_rate = 0.801, Pending_hits = 13, Reservation_fails = 6875
L2_cache_bank[9]: Access = 13645, Miss = 10756, Miss_rate = 0.788, Pending_hits = 36, Reservation_fails = 5945
L2_cache_bank[10]: Access = 13116, Miss = 10502, Miss_rate = 0.801, Pending_hits = 25, Reservation_fails = 4447
L2_cache_bank[11]: Access = 13916, Miss = 10846, Miss_rate = 0.779, Pending_hits = 30, Reservation_fails = 7072
L2_cache_bank[12]: Access = 13061, Miss = 10577, Miss_rate = 0.810, Pending_hits = 9, Reservation_fails = 3890
L2_cache_bank[13]: Access = 13840, Miss = 10853, Miss_rate = 0.784, Pending_hits = 14, Reservation_fails = 7932
L2_cache_bank[14]: Access = 12920, Miss = 10381, Miss_rate = 0.803, Pending_hits = 11, Reservation_fails = 1499
L2_cache_bank[15]: Access = 13554, Miss = 10604, Miss_rate = 0.782, Pending_hits = 26, Reservation_fails = 6041
L2_cache_bank[16]: Access = 13011, Miss = 10523, Miss_rate = 0.809, Pending_hits = 17, Reservation_fails = 3348
L2_cache_bank[17]: Access = 13576, Miss = 10709, Miss_rate = 0.789, Pending_hits = 13, Reservation_fails = 6400
L2_cache_bank[18]: Access = 13088, Miss = 10634, Miss_rate = 0.812, Pending_hits = 18, Reservation_fails = 4315
L2_cache_bank[19]: Access = 13616, Miss = 10727, Miss_rate = 0.788, Pending_hits = 13, Reservation_fails = 5924
L2_cache_bank[20]: Access = 12557, Miss = 10503, Miss_rate = 0.836, Pending_hits = 13, Reservation_fails = 703
L2_cache_bank[21]: Access = 13317, Miss = 10583, Miss_rate = 0.795, Pending_hits = 25, Reservation_fails = 5314
L2_cache_bank[22]: Access = 13054, Miss = 10633, Miss_rate = 0.815, Pending_hits = 19, Reservation_fails = 617
L2_cache_bank[23]: Access = 13364, Miss = 10588, Miss_rate = 0.792, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[24]: Access = 13576, Miss = 10474, Miss_rate = 0.772, Pending_hits = 6, Reservation_fails = 1041
L2_cache_bank[25]: Access = 13351, Miss = 10617, Miss_rate = 0.795, Pending_hits = 21, Reservation_fails = 351
L2_cache_bank[26]: Access = 13533, Miss = 10557, Miss_rate = 0.780, Pending_hits = 10, Reservation_fails = 501
L2_cache_bank[27]: Access = 13426, Miss = 10648, Miss_rate = 0.793, Pending_hits = 10, Reservation_fails = 569
L2_cache_bank[28]: Access = 13486, Miss = 10545, Miss_rate = 0.782, Pending_hits = 9, Reservation_fails = 810
L2_cache_bank[29]: Access = 13415, Miss = 10468, Miss_rate = 0.780, Pending_hits = 7, Reservation_fails = 44
L2_cache_bank[30]: Access = 13675, Miss = 10620, Miss_rate = 0.777, Pending_hits = 15, Reservation_fails = 187
L2_cache_bank[31]: Access = 13438, Miss = 10512, Miss_rate = 0.782, Pending_hits = 19, Reservation_fails = 782
L2_cache_bank[32]: Access = 13702, Miss = 10668, Miss_rate = 0.779, Pending_hits = 26, Reservation_fails = 652
L2_cache_bank[33]: Access = 13651, Miss = 10690, Miss_rate = 0.783, Pending_hits = 10, Reservation_fails = 70
L2_cache_bank[34]: Access = 13649, Miss = 10583, Miss_rate = 0.775, Pending_hits = 16, Reservation_fails = 282
L2_cache_bank[35]: Access = 13672, Miss = 10748, Miss_rate = 0.786, Pending_hits = 19, Reservation_fails = 63
L2_cache_bank[36]: Access = 13414, Miss = 10508, Miss_rate = 0.783, Pending_hits = 12, Reservation_fails = 349
L2_cache_bank[37]: Access = 13607, Miss = 10651, Miss_rate = 0.783, Pending_hits = 20, Reservation_fails = 24
L2_cache_bank[38]: Access = 13526, Miss = 10466, Miss_rate = 0.774, Pending_hits = 16, Reservation_fails = 354
L2_cache_bank[39]: Access = 13407, Miss = 10396, Miss_rate = 0.775, Pending_hits = 12, Reservation_fails = 873
L2_cache_bank[40]: Access = 13685, Miss = 10618, Miss_rate = 0.776, Pending_hits = 24, Reservation_fails = 1345
L2_cache_bank[41]: Access = 13351, Miss = 10581, Miss_rate = 0.793, Pending_hits = 22, Reservation_fails = 954
L2_cache_bank[42]: Access = 13693, Miss = 10616, Miss_rate = 0.775, Pending_hits = 22, Reservation_fails = 328
L2_cache_bank[43]: Access = 13340, Miss = 10545, Miss_rate = 0.790, Pending_hits = 12, Reservation_fails = 725
L2_cache_bank[44]: Access = 13700, Miss = 10654, Miss_rate = 0.778, Pending_hits = 9, Reservation_fails = 298
L2_cache_bank[45]: Access = 13469, Miss = 10636, Miss_rate = 0.790, Pending_hits = 11, Reservation_fails = 328
L2_cache_bank[46]: Access = 13319, Miss = 10433, Miss_rate = 0.783, Pending_hits = 14, Reservation_fails = 2210
L2_cache_bank[47]: Access = 13262, Miss = 10427, Miss_rate = 0.786, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[48]: Access = 13413, Miss = 10480, Miss_rate = 0.781, Pending_hits = 12, Reservation_fails = 1388
L2_cache_bank[49]: Access = 13441, Miss = 10595, Miss_rate = 0.788, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[50]: Access = 13552, Miss = 10488, Miss_rate = 0.774, Pending_hits = 19, Reservation_fails = 571
L2_cache_bank[51]: Access = 13285, Miss = 10528, Miss_rate = 0.792, Pending_hits = 19, Reservation_fails = 343
L2_cache_bank[52]: Access = 13584, Miss = 10640, Miss_rate = 0.783, Pending_hits = 21, Reservation_fails = 262
L2_cache_bank[53]: Access = 13252, Miss = 10501, Miss_rate = 0.792, Pending_hits = 18, Reservation_fails = 249
L2_cache_bank[54]: Access = 13573, Miss = 10653, Miss_rate = 0.785, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[55]: Access = 13303, Miss = 10472, Miss_rate = 0.787, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[56]: Access = 13500, Miss = 10532, Miss_rate = 0.780, Pending_hits = 10, Reservation_fails = 798
L2_cache_bank[57]: Access = 13343, Miss = 10465, Miss_rate = 0.784, Pending_hits = 5, Reservation_fails = 417
L2_cache_bank[58]: Access = 13585, Miss = 10605, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 116
L2_cache_bank[59]: Access = 13497, Miss = 10641, Miss_rate = 0.788, Pending_hits = 13, Reservation_fails = 311
L2_cache_bank[60]: Access = 13513, Miss = 10527, Miss_rate = 0.779, Pending_hits = 20, Reservation_fails = 862
L2_cache_bank[61]: Access = 13230, Miss = 10499, Miss_rate = 0.794, Pending_hits = 14, Reservation_fails = 2314
L2_cache_bank[62]: Access = 13828, Miss = 10872, Miss_rate = 0.786, Pending_hits = 13, Reservation_fails = 1577
L2_cache_bank[63]: Access = 13414, Miss = 10538, Miss_rate = 0.786, Pending_hits = 19, Reservation_fails = 3652
L2_total_cache_accesses = 859909
L2_total_cache_misses = 677834
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 1042
L2_total_cache_reservation_fails = 131554
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 166715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 131554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 500006
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8832
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 840328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19581
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 131554
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.273

icnt_total_pkts_mem_to_simt=854399
icnt_total_pkts_simt_to_mem=869017
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 869017
Req_Network_cycles = 37820
Req_Network_injected_packets_per_cycle =      22.9777 
Req_Network_conflicts_per_cycle =      20.6049
Req_Network_conflicts_per_cycle_util =      24.0897
Req_Bank_Level_Parallism =      26.7801
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.0767
Req_Network_out_buffer_full_per_cycle =       0.2017
Req_Network_out_buffer_avg_util =      28.9048

Reply_Network_injected_packets_num = 854632
Reply_Network_cycles = 37820
Reply_Network_injected_packets_per_cycle =       22.5974
Reply_Network_conflicts_per_cycle =        8.2042
Reply_Network_conflicts_per_cycle_util =       9.6457
Reply_Bank_Level_Parallism =      26.5616
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6128
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2824
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 101358 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 12172043x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
