Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:20:05 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.673ns (50.090%)  route 1.667ns (49.910%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 5.322 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.570ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.648 r  A_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.338     5.986    data2[27]
    SLICE_X46Y55                                                      r  A[27]_i_1/I2
    SLICE_X46Y55         LUT6 (Prop_LUT6_I2_O)        0.035     6.021 r  A[27]_i_1/O
                         net (fo=1, routed)           0.036     6.057    n_0_A[27]_i_1
    SLICE_X46Y55         FDRE                                         r  A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.492     5.322    clk_i_IBUF_BUFG
    SLICE_X46Y55                                                      r  A_reg[27]/C
                         clock pessimism              0.282     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X46Y55         FDRE (Setup_FDRE_C_D)        0.047     5.615    A_reg[27]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.717ns (51.071%)  route 1.645ns (48.929%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 5.329 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.570ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.692 r  A_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.312     6.004    data2[31]
    SLICE_X41Y57                                                      r  A[31]_i_1/I2
    SLICE_X41Y57         LUT6 (Prop_LUT6_I2_O)        0.035     6.039 r  A[31]_i_1/O
                         net (fo=1, routed)           0.040     6.079    n_0_A[31]_i_1
    SLICE_X41Y57         FDRE                                         r  A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.499     5.329    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[31]/C
                         clock pessimism              0.322     5.651    
                         clock uncertainty           -0.035     5.616    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.047     5.663    A_reg[31]
  -------------------------------------------------------------------
                         required time                          5.663    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.701ns (51.081%)  route 1.629ns (48.919%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 5.327 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.570ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.649 r  A_reg[31]_i_3/O[6]
                         net (fo=1, routed)           0.298     5.947    data2[30]
    SLICE_X41Y57                                                      r  A[30]_i_1/I1
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.062     6.009 r  A[30]_i_1/O
                         net (fo=1, routed)           0.038     6.047    n_0_A[30]_i_1
    SLICE_X41Y57         FDRE                                         r  A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.497     5.327    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[30]/C
                         clock pessimism              0.322     5.649    
                         clock uncertainty           -0.035     5.614    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.048     5.662    A_reg[30]
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 A_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.604ns (48.709%)  route 1.689ns (51.291%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 5.327 - 3.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.624ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.570ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.702     2.721    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.102     2.823 r  A_reg[31]/Q
                         net (fo=8, routed)           0.344     3.167    p_0_in1_in[4]
    SLICE_X44Y52                                                      r  A[15]_i_40/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.100     3.267 r  A[15]_i_40/O
                         net (fo=1, routed)           0.238     3.505    n_0_A[15]_i_40
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[5]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.207     3.712 r  A_reg[15]_i_35/O[7]
                         net (fo=3, routed)           0.177     3.889    n_8_A_reg[15]_i_35
    SLICE_X44Y52                                                      r  A[15]_i_19/I1
    SLICE_X44Y52         LUT3 (Prop_LUT3_I1_O)        0.121     4.010 r  A[15]_i_19/O
                         net (fo=1, routed)           0.347     4.357    n_0_A[15]_i_19
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[0]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.687 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.687    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.792 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.097    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.131 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.133    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.502 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.502    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.675 r  A_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.240     5.915    data2[29]
    SLICE_X41Y55                                                      r  A[29]_i_1/I1
    SLICE_X41Y55         LUT6 (Prop_LUT6_I1_O)        0.063     5.978 r  A[29]_i_1/O
                         net (fo=1, routed)           0.036     6.014    n_0_A[29]_i_1
    SLICE_X41Y55         FDRE                                         r  A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.497     5.327    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
                         clock pessimism              0.322     5.649    
                         clock uncertainty           -0.035     5.614    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.046     5.660    A_reg[29]
  -------------------------------------------------------------------
                         required time                          5.660    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 A_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 1.571ns (48.264%)  route 1.684ns (51.736%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 5.327 - 3.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.624ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.570ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.702     2.721    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.102     2.823 r  A_reg[31]/Q
                         net (fo=8, routed)           0.344     3.167    p_0_in1_in[4]
    SLICE_X44Y52                                                      r  A[15]_i_40/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.100     3.267 r  A[15]_i_40/O
                         net (fo=1, routed)           0.238     3.505    n_0_A[15]_i_40
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[5]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.207     3.712 r  A_reg[15]_i_35/O[7]
                         net (fo=3, routed)           0.177     3.889    n_8_A_reg[15]_i_35
    SLICE_X44Y52                                                      r  A[15]_i_19/I1
    SLICE_X44Y52         LUT3 (Prop_LUT3_I1_O)        0.121     4.010 r  A[15]_i_19/O
                         net (fo=1, routed)           0.347     4.357    n_0_A[15]_i_19
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[0]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     4.687 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.687    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.792 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.097    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.131 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.133    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.502 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.502    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.644 r  A_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.235     5.879    data2[28]
    SLICE_X41Y55                                                      r  A[28]_i_1/I2
    SLICE_X41Y55         LUT6 (Prop_LUT6_I2_O)        0.061     5.940 r  A[28]_i_1/O
                         net (fo=1, routed)           0.036     5.976    n_0_A[28]_i_1
    SLICE_X41Y55         FDRE                                         r  A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.497     5.327    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[28]/C
                         clock pessimism              0.322     5.649    
                         clock uncertainty           -0.035     5.614    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.047     5.661    A_reg[28]
  -------------------------------------------------------------------
                         required time                          5.661    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.668ns (51.529%)  route 1.569ns (48.471%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 5.328 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.570ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.644 r  A_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.240     5.884    data2[25]
    SLICE_X41Y59                                                      r  A[25]_i_1/I1
    SLICE_X41Y59         LUT6 (Prop_LUT6_I1_O)        0.034     5.918 r  A[25]_i_1/O
                         net (fo=1, routed)           0.036     5.954    n_0_A[25]_i_1
    SLICE_X41Y59         FDRE                                         r  A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.498     5.328    clk_i_IBUF_BUFG
    SLICE_X41Y59                                                      r  A_reg[25]/C
                         clock pessimism              0.322     5.650    
                         clock uncertainty           -0.035     5.615    
    SLICE_X41Y59         FDRE (Setup_FDRE_C_D)        0.047     5.662    A_reg[25]
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.426ns (46.000%)  route 1.674ns (54.000%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 5.314 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.570ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     3.645 r  A_reg[15]_i_35/O[5]
                         net (fo=3, routed)           0.330     3.975    n_10_A_reg[15]_i_35
    SLICE_X43Y52                                                      r  A[7]_i_5/I1
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.100     4.075 r  A[7]_i_5/O
                         net (fo=1, routed)           0.273     4.348    n_0_A[7]_i_5
    SLICE_X43Y53                                                      r  A_reg[7]_i_2/DI[6]
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.509 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.509    n_0_A_reg[7]_i_2
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/CI
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.614 r  A_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.309     4.923    n_15_A_reg[15]_i_3
    SLICE_X42Y55                                                      r  A[15]_i_11/I0
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.062     4.985 r  A[15]_i_11/O
                         net (fo=1, routed)           0.002     4.987    n_0_A[15]_i_11
    SLICE_X42Y55                                                      r  A_reg[15]_i_2/S[0]
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.356 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.356    n_0_A_reg[15]_i_2
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/CI
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.495 r  A_reg[23]_i_3/O[6]
                         net (fo=1, routed)           0.252     5.747    data2[22]
    SLICE_X39Y56                                                      r  A[22]_i_1/I1
    SLICE_X39Y56         LUT6 (Prop_LUT6_I1_O)        0.034     5.781 r  A[22]_i_1/O
                         net (fo=1, routed)           0.036     5.817    n_0_A[22]_i_1
    SLICE_X39Y56         FDRE                                         r  A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.484     5.314    clk_i_IBUF_BUFG
    SLICE_X39Y56                                                      r  A_reg[22]/C
                         clock pessimism              0.282     5.595    
                         clock uncertainty           -0.035     5.560    
    SLICE_X39Y56         FDRE (Setup_FDRE_C_D)        0.047     5.607    A_reg[22]
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.640ns (52.063%)  route 1.510ns (47.937%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 5.329 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.570ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.615 r  A_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.174     5.789    data2[24]
    SLICE_X41Y57                                                      r  A[24]_i_1/I1
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.035     5.824 r  A[24]_i_1/O
                         net (fo=1, routed)           0.043     5.867    n_0_A[24]_i_1
    SLICE_X41Y57         FDRE                                         r  A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.499     5.329    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[24]/C
                         clock pessimism              0.322     5.651    
                         clock uncertainty           -0.035     5.616    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.047     5.663    A_reg[24]
  -------------------------------------------------------------------
                         required time                          5.663    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.631ns (52.059%)  route 1.502ns (47.941%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 5.329 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.570ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.708 r  A_reg[15]_i_35/CO[7]
                         net (fo=1, routed)           0.000     3.708    n_0_A_reg[15]_i_35
    SLICE_X44Y54                                                      r  A_reg[23]_i_35/CI
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     3.804 r  A_reg[23]_i_35/O[2]
                         net (fo=3, routed)           0.180     3.984    n_13_A_reg[23]_i_35
    SLICE_X46Y54                                                      r  A[15]_i_16/I1
    SLICE_X46Y54         LUT3 (Prop_LUT3_I1_O)        0.062     4.046 r  A[15]_i_16/O
                         net (fo=1, routed)           0.334     4.380    n_0_A[15]_i_16
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/DI[3]
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.695 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, routed)           0.000     4.695    n_0_A_reg[15]_i_3
    SLICE_X43Y55                                                      r  A_reg[23]_i_2/CI
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.800 r  A_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.305     5.105    n_15_A_reg[23]_i_2
    SLICE_X42Y56                                                      r  A[23]_i_27/I0
    SLICE_X42Y56         LUT2 (Prop_LUT2_I0_O)        0.034     5.139 r  A[23]_i_27/O
                         net (fo=1, routed)           0.002     5.141    n_0_A[23]_i_27
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/S[0]
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.510 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.000     5.510    n_0_A_reg[23]_i_3
    SLICE_X42Y57                                                      r  A_reg[31]_i_3/CI
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.606 r  A_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.173     5.779    data2[26]
    SLICE_X41Y57                                                      r  A[26]_i_1/I1
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.035     5.814 r  A[26]_i_1/O
                         net (fo=1, routed)           0.036     5.850    n_0_A[26]_i_1
    SLICE_X41Y57         FDRE                                         r  A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.499     5.329    clk_i_IBUF_BUFG
    SLICE_X41Y57                                                      r  A_reg[26]/C
                         clock pessimism              0.322     5.651    
                         clock uncertainty           -0.035     5.616    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.047     5.663    A_reg[26]
  -------------------------------------------------------------------
                         required time                          5.663    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.528ns (48.865%)  route 1.599ns (51.135%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 5.329 - 3.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.624ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.570ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.698     2.717    clk_i_IBUF_BUFG
    SLICE_X41Y55                                                      r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.102     2.819 r  A_reg[29]/Q
                         net (fo=9, routed)           0.317     3.136    p_0_in1_in[2]
    SLICE_X44Y52                                                      r  A[15]_i_42/I0
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.102     3.238 r  A[15]_i_42/O
                         net (fo=1, routed)           0.155     3.393    n_0_A[15]_i_42
    SLICE_X44Y53                                                      r  A_reg[15]_i_35/DI[3]
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     3.645 r  A_reg[15]_i_35/O[5]
                         net (fo=3, routed)           0.330     3.975    n_10_A_reg[15]_i_35
    SLICE_X43Y52                                                      r  A[7]_i_5/I1
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.100     4.075 r  A[7]_i_5/O
                         net (fo=1, routed)           0.273     4.348    n_0_A[7]_i_5
    SLICE_X43Y53                                                      r  A_reg[7]_i_2/DI[6]
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.509 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.000     4.509    n_0_A_reg[7]_i_2
    SLICE_X43Y54                                                      r  A_reg[15]_i_3/CI
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.614 r  A_reg[15]_i_3/O[0]
                         net (fo=3, routed)           0.309     4.923    n_15_A_reg[15]_i_3
    SLICE_X42Y55                                                      r  A[15]_i_11/I0
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.062     4.985 r  A[15]_i_11/O
                         net (fo=1, routed)           0.002     4.987    n_0_A[15]_i_11
    SLICE_X42Y55                                                      r  A_reg[15]_i_2/S[0]
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.356 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.000     5.356    n_0_A_reg[15]_i_2
    SLICE_X42Y56                                                      r  A_reg[23]_i_3/CI
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.529 r  A_reg[23]_i_3/O[5]
                         net (fo=1, routed)           0.175     5.704    data2[21]
    SLICE_X41Y56                                                      r  A[21]_i_1/I2
    SLICE_X41Y56         LUT6 (Prop_LUT6_I2_O)        0.102     5.806 r  A[21]_i_1/O
                         net (fo=1, routed)           0.038     5.844    n_0_A[21]_i_1
    SLICE_X41Y56         FDRE                                         r  A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AG12                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                                                              r  clk_i_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     3.480    clk_i_IBUF_inst/OUT
    AG12                                                              r  clk_i_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     3.503 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.771    clk_i_IBUF
    BUFGCE_X1Y0                                                       r  clk_i_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     3.830 r  clk_i_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=905, routed)         1.499     5.329    clk_i_IBUF_BUFG
    SLICE_X41Y56                                                      r  A_reg[21]/C
                         clock pessimism              0.322     5.651    
                         clock uncertainty           -0.035     5.616    
    SLICE_X41Y56         FDRE (Setup_FDRE_C_D)        0.046     5.662    A_reg[21]
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 -0.182    




