// Seed: 3874688537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1 == 1'd0;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    inout wor id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output supply0 id_16,
    inout wand id_17,
    output uwire id_18,
    input wire id_19,
    inout tri id_20,
    output wor id_21,
    output tri1 id_22,
    input supply0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    input wand id_26,
    output tri1 id_27,
    input wand id_28,
    output tri0 id_29,
    input wand id_30,
    input tri id_31,
    output wire id_32,
    input uwire id_33,
    input wor id_34
    , id_36
);
  wire id_37;
  module_0(
      id_36, id_36, id_37, id_37, id_36, id_37, id_37
  );
  assign id_0  = 1 ? id_20 : id_26 ? id_33 : 1 - id_30;
  assign id_32 = 1;
endmodule
