
Led-Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d6c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08005e2c  08005e2c  00006e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062cc  080062cc  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080062cc  080062cc  00008068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080062cc  080062cc  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062cc  080062cc  000072cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062d0  080062d0  000072d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080062d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  20000068  0800633c  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  0800633c  000083f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000126bc  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b1  00000000  00000000  0001a74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001cb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d6e  00000000  00000000  0001dc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015632  00000000  00000000  0001e976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143e6  00000000  00000000  00033fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a865  00000000  00000000  0004838e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2bf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004454  00000000  00000000  000d2c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000d708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005e14 	.word	0x08005e14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005e14 	.word	0x08005e14

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_ddiv>:
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	46de      	mov	lr, fp
 800041c:	4645      	mov	r5, r8
 800041e:	4657      	mov	r7, sl
 8000420:	464e      	mov	r6, r9
 8000422:	b5e0      	push	{r5, r6, r7, lr}
 8000424:	b087      	sub	sp, #28
 8000426:	9200      	str	r2, [sp, #0]
 8000428:	9301      	str	r3, [sp, #4]
 800042a:	030b      	lsls	r3, r1, #12
 800042c:	0b1b      	lsrs	r3, r3, #12
 800042e:	469b      	mov	fp, r3
 8000430:	0fca      	lsrs	r2, r1, #31
 8000432:	004b      	lsls	r3, r1, #1
 8000434:	0004      	movs	r4, r0
 8000436:	4680      	mov	r8, r0
 8000438:	0d5b      	lsrs	r3, r3, #21
 800043a:	9202      	str	r2, [sp, #8]
 800043c:	d100      	bne.n	8000440 <__aeabi_ddiv+0x28>
 800043e:	e098      	b.n	8000572 <__aeabi_ddiv+0x15a>
 8000440:	4a7c      	ldr	r2, [pc, #496]	@ (8000634 <__aeabi_ddiv+0x21c>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d037      	beq.n	80004b6 <__aeabi_ddiv+0x9e>
 8000446:	4659      	mov	r1, fp
 8000448:	0f42      	lsrs	r2, r0, #29
 800044a:	00c9      	lsls	r1, r1, #3
 800044c:	430a      	orrs	r2, r1
 800044e:	2180      	movs	r1, #128	@ 0x80
 8000450:	0409      	lsls	r1, r1, #16
 8000452:	4311      	orrs	r1, r2
 8000454:	00c2      	lsls	r2, r0, #3
 8000456:	4690      	mov	r8, r2
 8000458:	4a77      	ldr	r2, [pc, #476]	@ (8000638 <__aeabi_ddiv+0x220>)
 800045a:	4689      	mov	r9, r1
 800045c:	4692      	mov	sl, r2
 800045e:	449a      	add	sl, r3
 8000460:	2300      	movs	r3, #0
 8000462:	2400      	movs	r4, #0
 8000464:	9303      	str	r3, [sp, #12]
 8000466:	9e00      	ldr	r6, [sp, #0]
 8000468:	9f01      	ldr	r7, [sp, #4]
 800046a:	033b      	lsls	r3, r7, #12
 800046c:	0b1b      	lsrs	r3, r3, #12
 800046e:	469b      	mov	fp, r3
 8000470:	007b      	lsls	r3, r7, #1
 8000472:	0030      	movs	r0, r6
 8000474:	0d5b      	lsrs	r3, r3, #21
 8000476:	0ffd      	lsrs	r5, r7, #31
 8000478:	2b00      	cmp	r3, #0
 800047a:	d059      	beq.n	8000530 <__aeabi_ddiv+0x118>
 800047c:	4a6d      	ldr	r2, [pc, #436]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d048      	beq.n	8000514 <__aeabi_ddiv+0xfc>
 8000482:	4659      	mov	r1, fp
 8000484:	0f72      	lsrs	r2, r6, #29
 8000486:	00c9      	lsls	r1, r1, #3
 8000488:	430a      	orrs	r2, r1
 800048a:	2180      	movs	r1, #128	@ 0x80
 800048c:	0409      	lsls	r1, r1, #16
 800048e:	4311      	orrs	r1, r2
 8000490:	468b      	mov	fp, r1
 8000492:	4969      	ldr	r1, [pc, #420]	@ (8000638 <__aeabi_ddiv+0x220>)
 8000494:	00f2      	lsls	r2, r6, #3
 8000496:	468c      	mov	ip, r1
 8000498:	4651      	mov	r1, sl
 800049a:	4463      	add	r3, ip
 800049c:	1acb      	subs	r3, r1, r3
 800049e:	469a      	mov	sl, r3
 80004a0:	2100      	movs	r1, #0
 80004a2:	9e02      	ldr	r6, [sp, #8]
 80004a4:	406e      	eors	r6, r5
 80004a6:	b2f6      	uxtb	r6, r6
 80004a8:	2c0f      	cmp	r4, #15
 80004aa:	d900      	bls.n	80004ae <__aeabi_ddiv+0x96>
 80004ac:	e0ce      	b.n	800064c <__aeabi_ddiv+0x234>
 80004ae:	4b63      	ldr	r3, [pc, #396]	@ (800063c <__aeabi_ddiv+0x224>)
 80004b0:	00a4      	lsls	r4, r4, #2
 80004b2:	591b      	ldr	r3, [r3, r4]
 80004b4:	469f      	mov	pc, r3
 80004b6:	465a      	mov	r2, fp
 80004b8:	4302      	orrs	r2, r0
 80004ba:	4691      	mov	r9, r2
 80004bc:	d000      	beq.n	80004c0 <__aeabi_ddiv+0xa8>
 80004be:	e090      	b.n	80005e2 <__aeabi_ddiv+0x1ca>
 80004c0:	469a      	mov	sl, r3
 80004c2:	2302      	movs	r3, #2
 80004c4:	4690      	mov	r8, r2
 80004c6:	2408      	movs	r4, #8
 80004c8:	9303      	str	r3, [sp, #12]
 80004ca:	e7cc      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80004cc:	46cb      	mov	fp, r9
 80004ce:	4642      	mov	r2, r8
 80004d0:	9d02      	ldr	r5, [sp, #8]
 80004d2:	9903      	ldr	r1, [sp, #12]
 80004d4:	2902      	cmp	r1, #2
 80004d6:	d100      	bne.n	80004da <__aeabi_ddiv+0xc2>
 80004d8:	e1de      	b.n	8000898 <__aeabi_ddiv+0x480>
 80004da:	2903      	cmp	r1, #3
 80004dc:	d100      	bne.n	80004e0 <__aeabi_ddiv+0xc8>
 80004de:	e08d      	b.n	80005fc <__aeabi_ddiv+0x1e4>
 80004e0:	2901      	cmp	r1, #1
 80004e2:	d000      	beq.n	80004e6 <__aeabi_ddiv+0xce>
 80004e4:	e179      	b.n	80007da <__aeabi_ddiv+0x3c2>
 80004e6:	002e      	movs	r6, r5
 80004e8:	2200      	movs	r2, #0
 80004ea:	2300      	movs	r3, #0
 80004ec:	2400      	movs	r4, #0
 80004ee:	4690      	mov	r8, r2
 80004f0:	051b      	lsls	r3, r3, #20
 80004f2:	4323      	orrs	r3, r4
 80004f4:	07f6      	lsls	r6, r6, #31
 80004f6:	4333      	orrs	r3, r6
 80004f8:	4640      	mov	r0, r8
 80004fa:	0019      	movs	r1, r3
 80004fc:	b007      	add	sp, #28
 80004fe:	bcf0      	pop	{r4, r5, r6, r7}
 8000500:	46bb      	mov	fp, r7
 8000502:	46b2      	mov	sl, r6
 8000504:	46a9      	mov	r9, r5
 8000506:	46a0      	mov	r8, r4
 8000508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800050a:	2200      	movs	r2, #0
 800050c:	2400      	movs	r4, #0
 800050e:	4690      	mov	r8, r2
 8000510:	4b48      	ldr	r3, [pc, #288]	@ (8000634 <__aeabi_ddiv+0x21c>)
 8000512:	e7ed      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000514:	465a      	mov	r2, fp
 8000516:	9b00      	ldr	r3, [sp, #0]
 8000518:	431a      	orrs	r2, r3
 800051a:	4b49      	ldr	r3, [pc, #292]	@ (8000640 <__aeabi_ddiv+0x228>)
 800051c:	469c      	mov	ip, r3
 800051e:	44e2      	add	sl, ip
 8000520:	2a00      	cmp	r2, #0
 8000522:	d159      	bne.n	80005d8 <__aeabi_ddiv+0x1c0>
 8000524:	2302      	movs	r3, #2
 8000526:	431c      	orrs	r4, r3
 8000528:	2300      	movs	r3, #0
 800052a:	2102      	movs	r1, #2
 800052c:	469b      	mov	fp, r3
 800052e:	e7b8      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 8000530:	465a      	mov	r2, fp
 8000532:	9b00      	ldr	r3, [sp, #0]
 8000534:	431a      	orrs	r2, r3
 8000536:	d049      	beq.n	80005cc <__aeabi_ddiv+0x1b4>
 8000538:	465b      	mov	r3, fp
 800053a:	2b00      	cmp	r3, #0
 800053c:	d100      	bne.n	8000540 <__aeabi_ddiv+0x128>
 800053e:	e19c      	b.n	800087a <__aeabi_ddiv+0x462>
 8000540:	4658      	mov	r0, fp
 8000542:	f000 fd8b 	bl	800105c <__clzsi2>
 8000546:	0002      	movs	r2, r0
 8000548:	0003      	movs	r3, r0
 800054a:	3a0b      	subs	r2, #11
 800054c:	271d      	movs	r7, #29
 800054e:	9e00      	ldr	r6, [sp, #0]
 8000550:	1aba      	subs	r2, r7, r2
 8000552:	0019      	movs	r1, r3
 8000554:	4658      	mov	r0, fp
 8000556:	40d6      	lsrs	r6, r2
 8000558:	3908      	subs	r1, #8
 800055a:	4088      	lsls	r0, r1
 800055c:	0032      	movs	r2, r6
 800055e:	4302      	orrs	r2, r0
 8000560:	4693      	mov	fp, r2
 8000562:	9a00      	ldr	r2, [sp, #0]
 8000564:	408a      	lsls	r2, r1
 8000566:	4937      	ldr	r1, [pc, #220]	@ (8000644 <__aeabi_ddiv+0x22c>)
 8000568:	4453      	add	r3, sl
 800056a:	468a      	mov	sl, r1
 800056c:	2100      	movs	r1, #0
 800056e:	449a      	add	sl, r3
 8000570:	e797      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 8000572:	465b      	mov	r3, fp
 8000574:	4303      	orrs	r3, r0
 8000576:	4699      	mov	r9, r3
 8000578:	d021      	beq.n	80005be <__aeabi_ddiv+0x1a6>
 800057a:	465b      	mov	r3, fp
 800057c:	2b00      	cmp	r3, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_ddiv+0x16a>
 8000580:	e169      	b.n	8000856 <__aeabi_ddiv+0x43e>
 8000582:	4658      	mov	r0, fp
 8000584:	f000 fd6a 	bl	800105c <__clzsi2>
 8000588:	230b      	movs	r3, #11
 800058a:	425b      	negs	r3, r3
 800058c:	469c      	mov	ip, r3
 800058e:	0002      	movs	r2, r0
 8000590:	4484      	add	ip, r0
 8000592:	4666      	mov	r6, ip
 8000594:	231d      	movs	r3, #29
 8000596:	1b9b      	subs	r3, r3, r6
 8000598:	0026      	movs	r6, r4
 800059a:	0011      	movs	r1, r2
 800059c:	4658      	mov	r0, fp
 800059e:	40de      	lsrs	r6, r3
 80005a0:	3908      	subs	r1, #8
 80005a2:	4088      	lsls	r0, r1
 80005a4:	0033      	movs	r3, r6
 80005a6:	4303      	orrs	r3, r0
 80005a8:	4699      	mov	r9, r3
 80005aa:	0023      	movs	r3, r4
 80005ac:	408b      	lsls	r3, r1
 80005ae:	4698      	mov	r8, r3
 80005b0:	4b25      	ldr	r3, [pc, #148]	@ (8000648 <__aeabi_ddiv+0x230>)
 80005b2:	2400      	movs	r4, #0
 80005b4:	1a9b      	subs	r3, r3, r2
 80005b6:	469a      	mov	sl, r3
 80005b8:	2300      	movs	r3, #0
 80005ba:	9303      	str	r3, [sp, #12]
 80005bc:	e753      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005be:	2300      	movs	r3, #0
 80005c0:	4698      	mov	r8, r3
 80005c2:	469a      	mov	sl, r3
 80005c4:	3301      	adds	r3, #1
 80005c6:	2404      	movs	r4, #4
 80005c8:	9303      	str	r3, [sp, #12]
 80005ca:	e74c      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005cc:	2301      	movs	r3, #1
 80005ce:	431c      	orrs	r4, r3
 80005d0:	2300      	movs	r3, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	469b      	mov	fp, r3
 80005d6:	e764      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 80005d8:	2303      	movs	r3, #3
 80005da:	0032      	movs	r2, r6
 80005dc:	2103      	movs	r1, #3
 80005de:	431c      	orrs	r4, r3
 80005e0:	e75f      	b.n	80004a2 <__aeabi_ddiv+0x8a>
 80005e2:	469a      	mov	sl, r3
 80005e4:	2303      	movs	r3, #3
 80005e6:	46d9      	mov	r9, fp
 80005e8:	240c      	movs	r4, #12
 80005ea:	9303      	str	r3, [sp, #12]
 80005ec:	e73b      	b.n	8000466 <__aeabi_ddiv+0x4e>
 80005ee:	2300      	movs	r3, #0
 80005f0:	2480      	movs	r4, #128	@ 0x80
 80005f2:	4698      	mov	r8, r3
 80005f4:	2600      	movs	r6, #0
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <__aeabi_ddiv+0x21c>)
 80005f8:	0324      	lsls	r4, r4, #12
 80005fa:	e779      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80005fc:	2480      	movs	r4, #128	@ 0x80
 80005fe:	465b      	mov	r3, fp
 8000600:	0324      	lsls	r4, r4, #12
 8000602:	431c      	orrs	r4, r3
 8000604:	0324      	lsls	r4, r4, #12
 8000606:	002e      	movs	r6, r5
 8000608:	4690      	mov	r8, r2
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800060c:	0b24      	lsrs	r4, r4, #12
 800060e:	e76f      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000610:	2480      	movs	r4, #128	@ 0x80
 8000612:	464b      	mov	r3, r9
 8000614:	0324      	lsls	r4, r4, #12
 8000616:	4223      	tst	r3, r4
 8000618:	d002      	beq.n	8000620 <__aeabi_ddiv+0x208>
 800061a:	465b      	mov	r3, fp
 800061c:	4223      	tst	r3, r4
 800061e:	d0f0      	beq.n	8000602 <__aeabi_ddiv+0x1ea>
 8000620:	2480      	movs	r4, #128	@ 0x80
 8000622:	464b      	mov	r3, r9
 8000624:	0324      	lsls	r4, r4, #12
 8000626:	431c      	orrs	r4, r3
 8000628:	0324      	lsls	r4, r4, #12
 800062a:	9e02      	ldr	r6, [sp, #8]
 800062c:	4b01      	ldr	r3, [pc, #4]	@ (8000634 <__aeabi_ddiv+0x21c>)
 800062e:	0b24      	lsrs	r4, r4, #12
 8000630:	e75e      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	000007ff 	.word	0x000007ff
 8000638:	fffffc01 	.word	0xfffffc01
 800063c:	0800617c 	.word	0x0800617c
 8000640:	fffff801 	.word	0xfffff801
 8000644:	000003f3 	.word	0x000003f3
 8000648:	fffffc0d 	.word	0xfffffc0d
 800064c:	45cb      	cmp	fp, r9
 800064e:	d200      	bcs.n	8000652 <__aeabi_ddiv+0x23a>
 8000650:	e0f8      	b.n	8000844 <__aeabi_ddiv+0x42c>
 8000652:	d100      	bne.n	8000656 <__aeabi_ddiv+0x23e>
 8000654:	e0f3      	b.n	800083e <__aeabi_ddiv+0x426>
 8000656:	2301      	movs	r3, #1
 8000658:	425b      	negs	r3, r3
 800065a:	469c      	mov	ip, r3
 800065c:	4644      	mov	r4, r8
 800065e:	4648      	mov	r0, r9
 8000660:	2500      	movs	r5, #0
 8000662:	44e2      	add	sl, ip
 8000664:	465b      	mov	r3, fp
 8000666:	0e17      	lsrs	r7, r2, #24
 8000668:	021b      	lsls	r3, r3, #8
 800066a:	431f      	orrs	r7, r3
 800066c:	0c19      	lsrs	r1, r3, #16
 800066e:	043b      	lsls	r3, r7, #16
 8000670:	0212      	lsls	r2, r2, #8
 8000672:	9700      	str	r7, [sp, #0]
 8000674:	0c1f      	lsrs	r7, r3, #16
 8000676:	4691      	mov	r9, r2
 8000678:	9102      	str	r1, [sp, #8]
 800067a:	9703      	str	r7, [sp, #12]
 800067c:	f7ff fddc 	bl	8000238 <__aeabi_uidivmod>
 8000680:	0002      	movs	r2, r0
 8000682:	437a      	muls	r2, r7
 8000684:	040b      	lsls	r3, r1, #16
 8000686:	0c21      	lsrs	r1, r4, #16
 8000688:	4680      	mov	r8, r0
 800068a:	4319      	orrs	r1, r3
 800068c:	428a      	cmp	r2, r1
 800068e:	d909      	bls.n	80006a4 <__aeabi_ddiv+0x28c>
 8000690:	9f00      	ldr	r7, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	46bc      	mov	ip, r7
 8000696:	425b      	negs	r3, r3
 8000698:	4461      	add	r1, ip
 800069a:	469c      	mov	ip, r3
 800069c:	44e0      	add	r8, ip
 800069e:	428f      	cmp	r7, r1
 80006a0:	d800      	bhi.n	80006a4 <__aeabi_ddiv+0x28c>
 80006a2:	e15c      	b.n	800095e <__aeabi_ddiv+0x546>
 80006a4:	1a88      	subs	r0, r1, r2
 80006a6:	9902      	ldr	r1, [sp, #8]
 80006a8:	f7ff fdc6 	bl	8000238 <__aeabi_uidivmod>
 80006ac:	9a03      	ldr	r2, [sp, #12]
 80006ae:	0424      	lsls	r4, r4, #16
 80006b0:	4342      	muls	r2, r0
 80006b2:	0409      	lsls	r1, r1, #16
 80006b4:	0c24      	lsrs	r4, r4, #16
 80006b6:	0003      	movs	r3, r0
 80006b8:	430c      	orrs	r4, r1
 80006ba:	42a2      	cmp	r2, r4
 80006bc:	d906      	bls.n	80006cc <__aeabi_ddiv+0x2b4>
 80006be:	9900      	ldr	r1, [sp, #0]
 80006c0:	3b01      	subs	r3, #1
 80006c2:	468c      	mov	ip, r1
 80006c4:	4464      	add	r4, ip
 80006c6:	42a1      	cmp	r1, r4
 80006c8:	d800      	bhi.n	80006cc <__aeabi_ddiv+0x2b4>
 80006ca:	e142      	b.n	8000952 <__aeabi_ddiv+0x53a>
 80006cc:	1aa0      	subs	r0, r4, r2
 80006ce:	4642      	mov	r2, r8
 80006d0:	0412      	lsls	r2, r2, #16
 80006d2:	431a      	orrs	r2, r3
 80006d4:	4693      	mov	fp, r2
 80006d6:	464b      	mov	r3, r9
 80006d8:	4659      	mov	r1, fp
 80006da:	0c1b      	lsrs	r3, r3, #16
 80006dc:	001f      	movs	r7, r3
 80006de:	9304      	str	r3, [sp, #16]
 80006e0:	040b      	lsls	r3, r1, #16
 80006e2:	4649      	mov	r1, r9
 80006e4:	0409      	lsls	r1, r1, #16
 80006e6:	0c09      	lsrs	r1, r1, #16
 80006e8:	000c      	movs	r4, r1
 80006ea:	0c1b      	lsrs	r3, r3, #16
 80006ec:	435c      	muls	r4, r3
 80006ee:	0c12      	lsrs	r2, r2, #16
 80006f0:	437b      	muls	r3, r7
 80006f2:	4688      	mov	r8, r1
 80006f4:	4351      	muls	r1, r2
 80006f6:	437a      	muls	r2, r7
 80006f8:	0c27      	lsrs	r7, r4, #16
 80006fa:	46bc      	mov	ip, r7
 80006fc:	185b      	adds	r3, r3, r1
 80006fe:	4463      	add	r3, ip
 8000700:	4299      	cmp	r1, r3
 8000702:	d903      	bls.n	800070c <__aeabi_ddiv+0x2f4>
 8000704:	2180      	movs	r1, #128	@ 0x80
 8000706:	0249      	lsls	r1, r1, #9
 8000708:	468c      	mov	ip, r1
 800070a:	4462      	add	r2, ip
 800070c:	0c19      	lsrs	r1, r3, #16
 800070e:	0424      	lsls	r4, r4, #16
 8000710:	041b      	lsls	r3, r3, #16
 8000712:	0c24      	lsrs	r4, r4, #16
 8000714:	188a      	adds	r2, r1, r2
 8000716:	191c      	adds	r4, r3, r4
 8000718:	4290      	cmp	r0, r2
 800071a:	d302      	bcc.n	8000722 <__aeabi_ddiv+0x30a>
 800071c:	d116      	bne.n	800074c <__aeabi_ddiv+0x334>
 800071e:	42a5      	cmp	r5, r4
 8000720:	d214      	bcs.n	800074c <__aeabi_ddiv+0x334>
 8000722:	465b      	mov	r3, fp
 8000724:	9f00      	ldr	r7, [sp, #0]
 8000726:	3b01      	subs	r3, #1
 8000728:	444d      	add	r5, r9
 800072a:	9305      	str	r3, [sp, #20]
 800072c:	454d      	cmp	r5, r9
 800072e:	419b      	sbcs	r3, r3
 8000730:	46bc      	mov	ip, r7
 8000732:	425b      	negs	r3, r3
 8000734:	4463      	add	r3, ip
 8000736:	18c0      	adds	r0, r0, r3
 8000738:	4287      	cmp	r7, r0
 800073a:	d300      	bcc.n	800073e <__aeabi_ddiv+0x326>
 800073c:	e102      	b.n	8000944 <__aeabi_ddiv+0x52c>
 800073e:	4282      	cmp	r2, r0
 8000740:	d900      	bls.n	8000744 <__aeabi_ddiv+0x32c>
 8000742:	e129      	b.n	8000998 <__aeabi_ddiv+0x580>
 8000744:	d100      	bne.n	8000748 <__aeabi_ddiv+0x330>
 8000746:	e124      	b.n	8000992 <__aeabi_ddiv+0x57a>
 8000748:	9b05      	ldr	r3, [sp, #20]
 800074a:	469b      	mov	fp, r3
 800074c:	1b2c      	subs	r4, r5, r4
 800074e:	42a5      	cmp	r5, r4
 8000750:	41ad      	sbcs	r5, r5
 8000752:	9b00      	ldr	r3, [sp, #0]
 8000754:	1a80      	subs	r0, r0, r2
 8000756:	426d      	negs	r5, r5
 8000758:	1b40      	subs	r0, r0, r5
 800075a:	4283      	cmp	r3, r0
 800075c:	d100      	bne.n	8000760 <__aeabi_ddiv+0x348>
 800075e:	e10f      	b.n	8000980 <__aeabi_ddiv+0x568>
 8000760:	9902      	ldr	r1, [sp, #8]
 8000762:	f7ff fd69 	bl	8000238 <__aeabi_uidivmod>
 8000766:	9a03      	ldr	r2, [sp, #12]
 8000768:	040b      	lsls	r3, r1, #16
 800076a:	4342      	muls	r2, r0
 800076c:	0c21      	lsrs	r1, r4, #16
 800076e:	0005      	movs	r5, r0
 8000770:	4319      	orrs	r1, r3
 8000772:	428a      	cmp	r2, r1
 8000774:	d900      	bls.n	8000778 <__aeabi_ddiv+0x360>
 8000776:	e0cb      	b.n	8000910 <__aeabi_ddiv+0x4f8>
 8000778:	1a88      	subs	r0, r1, r2
 800077a:	9902      	ldr	r1, [sp, #8]
 800077c:	f7ff fd5c 	bl	8000238 <__aeabi_uidivmod>
 8000780:	9a03      	ldr	r2, [sp, #12]
 8000782:	0424      	lsls	r4, r4, #16
 8000784:	4342      	muls	r2, r0
 8000786:	0409      	lsls	r1, r1, #16
 8000788:	0c24      	lsrs	r4, r4, #16
 800078a:	0003      	movs	r3, r0
 800078c:	430c      	orrs	r4, r1
 800078e:	42a2      	cmp	r2, r4
 8000790:	d900      	bls.n	8000794 <__aeabi_ddiv+0x37c>
 8000792:	e0ca      	b.n	800092a <__aeabi_ddiv+0x512>
 8000794:	4641      	mov	r1, r8
 8000796:	1aa4      	subs	r4, r4, r2
 8000798:	042a      	lsls	r2, r5, #16
 800079a:	431a      	orrs	r2, r3
 800079c:	9f04      	ldr	r7, [sp, #16]
 800079e:	0413      	lsls	r3, r2, #16
 80007a0:	0c1b      	lsrs	r3, r3, #16
 80007a2:	4359      	muls	r1, r3
 80007a4:	4640      	mov	r0, r8
 80007a6:	437b      	muls	r3, r7
 80007a8:	469c      	mov	ip, r3
 80007aa:	0c15      	lsrs	r5, r2, #16
 80007ac:	4368      	muls	r0, r5
 80007ae:	0c0b      	lsrs	r3, r1, #16
 80007b0:	4484      	add	ip, r0
 80007b2:	4463      	add	r3, ip
 80007b4:	437d      	muls	r5, r7
 80007b6:	4298      	cmp	r0, r3
 80007b8:	d903      	bls.n	80007c2 <__aeabi_ddiv+0x3aa>
 80007ba:	2080      	movs	r0, #128	@ 0x80
 80007bc:	0240      	lsls	r0, r0, #9
 80007be:	4684      	mov	ip, r0
 80007c0:	4465      	add	r5, ip
 80007c2:	0c18      	lsrs	r0, r3, #16
 80007c4:	0409      	lsls	r1, r1, #16
 80007c6:	041b      	lsls	r3, r3, #16
 80007c8:	0c09      	lsrs	r1, r1, #16
 80007ca:	1940      	adds	r0, r0, r5
 80007cc:	185b      	adds	r3, r3, r1
 80007ce:	4284      	cmp	r4, r0
 80007d0:	d327      	bcc.n	8000822 <__aeabi_ddiv+0x40a>
 80007d2:	d023      	beq.n	800081c <__aeabi_ddiv+0x404>
 80007d4:	2301      	movs	r3, #1
 80007d6:	0035      	movs	r5, r6
 80007d8:	431a      	orrs	r2, r3
 80007da:	4b94      	ldr	r3, [pc, #592]	@ (8000a2c <__aeabi_ddiv+0x614>)
 80007dc:	4453      	add	r3, sl
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dd60      	ble.n	80008a4 <__aeabi_ddiv+0x48c>
 80007e2:	0751      	lsls	r1, r2, #29
 80007e4:	d000      	beq.n	80007e8 <__aeabi_ddiv+0x3d0>
 80007e6:	e086      	b.n	80008f6 <__aeabi_ddiv+0x4de>
 80007e8:	002e      	movs	r6, r5
 80007ea:	08d1      	lsrs	r1, r2, #3
 80007ec:	465a      	mov	r2, fp
 80007ee:	01d2      	lsls	r2, r2, #7
 80007f0:	d506      	bpl.n	8000800 <__aeabi_ddiv+0x3e8>
 80007f2:	465a      	mov	r2, fp
 80007f4:	4b8e      	ldr	r3, [pc, #568]	@ (8000a30 <__aeabi_ddiv+0x618>)
 80007f6:	401a      	ands	r2, r3
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	4693      	mov	fp, r2
 80007fc:	00db      	lsls	r3, r3, #3
 80007fe:	4453      	add	r3, sl
 8000800:	4a8c      	ldr	r2, [pc, #560]	@ (8000a34 <__aeabi_ddiv+0x61c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	dd00      	ble.n	8000808 <__aeabi_ddiv+0x3f0>
 8000806:	e680      	b.n	800050a <__aeabi_ddiv+0xf2>
 8000808:	465a      	mov	r2, fp
 800080a:	0752      	lsls	r2, r2, #29
 800080c:	430a      	orrs	r2, r1
 800080e:	4690      	mov	r8, r2
 8000810:	465a      	mov	r2, fp
 8000812:	055b      	lsls	r3, r3, #21
 8000814:	0254      	lsls	r4, r2, #9
 8000816:	0b24      	lsrs	r4, r4, #12
 8000818:	0d5b      	lsrs	r3, r3, #21
 800081a:	e669      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 800081c:	0035      	movs	r5, r6
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0db      	beq.n	80007da <__aeabi_ddiv+0x3c2>
 8000822:	9d00      	ldr	r5, [sp, #0]
 8000824:	1e51      	subs	r1, r2, #1
 8000826:	46ac      	mov	ip, r5
 8000828:	4464      	add	r4, ip
 800082a:	42ac      	cmp	r4, r5
 800082c:	d200      	bcs.n	8000830 <__aeabi_ddiv+0x418>
 800082e:	e09e      	b.n	800096e <__aeabi_ddiv+0x556>
 8000830:	4284      	cmp	r4, r0
 8000832:	d200      	bcs.n	8000836 <__aeabi_ddiv+0x41e>
 8000834:	e0e1      	b.n	80009fa <__aeabi_ddiv+0x5e2>
 8000836:	d100      	bne.n	800083a <__aeabi_ddiv+0x422>
 8000838:	e0ee      	b.n	8000a18 <__aeabi_ddiv+0x600>
 800083a:	000a      	movs	r2, r1
 800083c:	e7ca      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 800083e:	4542      	cmp	r2, r8
 8000840:	d900      	bls.n	8000844 <__aeabi_ddiv+0x42c>
 8000842:	e708      	b.n	8000656 <__aeabi_ddiv+0x23e>
 8000844:	464b      	mov	r3, r9
 8000846:	07dc      	lsls	r4, r3, #31
 8000848:	0858      	lsrs	r0, r3, #1
 800084a:	4643      	mov	r3, r8
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	431c      	orrs	r4, r3
 8000850:	4643      	mov	r3, r8
 8000852:	07dd      	lsls	r5, r3, #31
 8000854:	e706      	b.n	8000664 <__aeabi_ddiv+0x24c>
 8000856:	f000 fc01 	bl	800105c <__clzsi2>
 800085a:	2315      	movs	r3, #21
 800085c:	469c      	mov	ip, r3
 800085e:	4484      	add	ip, r0
 8000860:	0002      	movs	r2, r0
 8000862:	4663      	mov	r3, ip
 8000864:	3220      	adds	r2, #32
 8000866:	2b1c      	cmp	r3, #28
 8000868:	dc00      	bgt.n	800086c <__aeabi_ddiv+0x454>
 800086a:	e692      	b.n	8000592 <__aeabi_ddiv+0x17a>
 800086c:	0023      	movs	r3, r4
 800086e:	3808      	subs	r0, #8
 8000870:	4083      	lsls	r3, r0
 8000872:	4699      	mov	r9, r3
 8000874:	2300      	movs	r3, #0
 8000876:	4698      	mov	r8, r3
 8000878:	e69a      	b.n	80005b0 <__aeabi_ddiv+0x198>
 800087a:	f000 fbef 	bl	800105c <__clzsi2>
 800087e:	0002      	movs	r2, r0
 8000880:	0003      	movs	r3, r0
 8000882:	3215      	adds	r2, #21
 8000884:	3320      	adds	r3, #32
 8000886:	2a1c      	cmp	r2, #28
 8000888:	dc00      	bgt.n	800088c <__aeabi_ddiv+0x474>
 800088a:	e65f      	b.n	800054c <__aeabi_ddiv+0x134>
 800088c:	9900      	ldr	r1, [sp, #0]
 800088e:	3808      	subs	r0, #8
 8000890:	4081      	lsls	r1, r0
 8000892:	2200      	movs	r2, #0
 8000894:	468b      	mov	fp, r1
 8000896:	e666      	b.n	8000566 <__aeabi_ddiv+0x14e>
 8000898:	2200      	movs	r2, #0
 800089a:	002e      	movs	r6, r5
 800089c:	2400      	movs	r4, #0
 800089e:	4690      	mov	r8, r2
 80008a0:	4b65      	ldr	r3, [pc, #404]	@ (8000a38 <__aeabi_ddiv+0x620>)
 80008a2:	e625      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80008a4:	002e      	movs	r6, r5
 80008a6:	2101      	movs	r1, #1
 80008a8:	1ac9      	subs	r1, r1, r3
 80008aa:	2938      	cmp	r1, #56	@ 0x38
 80008ac:	dd00      	ble.n	80008b0 <__aeabi_ddiv+0x498>
 80008ae:	e61b      	b.n	80004e8 <__aeabi_ddiv+0xd0>
 80008b0:	291f      	cmp	r1, #31
 80008b2:	dc7e      	bgt.n	80009b2 <__aeabi_ddiv+0x59a>
 80008b4:	4861      	ldr	r0, [pc, #388]	@ (8000a3c <__aeabi_ddiv+0x624>)
 80008b6:	0014      	movs	r4, r2
 80008b8:	4450      	add	r0, sl
 80008ba:	465b      	mov	r3, fp
 80008bc:	4082      	lsls	r2, r0
 80008be:	4083      	lsls	r3, r0
 80008c0:	40cc      	lsrs	r4, r1
 80008c2:	1e50      	subs	r0, r2, #1
 80008c4:	4182      	sbcs	r2, r0
 80008c6:	4323      	orrs	r3, r4
 80008c8:	431a      	orrs	r2, r3
 80008ca:	465b      	mov	r3, fp
 80008cc:	40cb      	lsrs	r3, r1
 80008ce:	0751      	lsls	r1, r2, #29
 80008d0:	d009      	beq.n	80008e6 <__aeabi_ddiv+0x4ce>
 80008d2:	210f      	movs	r1, #15
 80008d4:	4011      	ands	r1, r2
 80008d6:	2904      	cmp	r1, #4
 80008d8:	d005      	beq.n	80008e6 <__aeabi_ddiv+0x4ce>
 80008da:	1d11      	adds	r1, r2, #4
 80008dc:	4291      	cmp	r1, r2
 80008de:	4192      	sbcs	r2, r2
 80008e0:	4252      	negs	r2, r2
 80008e2:	189b      	adds	r3, r3, r2
 80008e4:	000a      	movs	r2, r1
 80008e6:	0219      	lsls	r1, r3, #8
 80008e8:	d400      	bmi.n	80008ec <__aeabi_ddiv+0x4d4>
 80008ea:	e09b      	b.n	8000a24 <__aeabi_ddiv+0x60c>
 80008ec:	2200      	movs	r2, #0
 80008ee:	2301      	movs	r3, #1
 80008f0:	2400      	movs	r4, #0
 80008f2:	4690      	mov	r8, r2
 80008f4:	e5fc      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80008f6:	210f      	movs	r1, #15
 80008f8:	4011      	ands	r1, r2
 80008fa:	2904      	cmp	r1, #4
 80008fc:	d100      	bne.n	8000900 <__aeabi_ddiv+0x4e8>
 80008fe:	e773      	b.n	80007e8 <__aeabi_ddiv+0x3d0>
 8000900:	1d11      	adds	r1, r2, #4
 8000902:	4291      	cmp	r1, r2
 8000904:	4192      	sbcs	r2, r2
 8000906:	4252      	negs	r2, r2
 8000908:	002e      	movs	r6, r5
 800090a:	08c9      	lsrs	r1, r1, #3
 800090c:	4493      	add	fp, r2
 800090e:	e76d      	b.n	80007ec <__aeabi_ddiv+0x3d4>
 8000910:	9b00      	ldr	r3, [sp, #0]
 8000912:	3d01      	subs	r5, #1
 8000914:	469c      	mov	ip, r3
 8000916:	4461      	add	r1, ip
 8000918:	428b      	cmp	r3, r1
 800091a:	d900      	bls.n	800091e <__aeabi_ddiv+0x506>
 800091c:	e72c      	b.n	8000778 <__aeabi_ddiv+0x360>
 800091e:	428a      	cmp	r2, r1
 8000920:	d800      	bhi.n	8000924 <__aeabi_ddiv+0x50c>
 8000922:	e729      	b.n	8000778 <__aeabi_ddiv+0x360>
 8000924:	1e85      	subs	r5, r0, #2
 8000926:	4461      	add	r1, ip
 8000928:	e726      	b.n	8000778 <__aeabi_ddiv+0x360>
 800092a:	9900      	ldr	r1, [sp, #0]
 800092c:	3b01      	subs	r3, #1
 800092e:	468c      	mov	ip, r1
 8000930:	4464      	add	r4, ip
 8000932:	42a1      	cmp	r1, r4
 8000934:	d900      	bls.n	8000938 <__aeabi_ddiv+0x520>
 8000936:	e72d      	b.n	8000794 <__aeabi_ddiv+0x37c>
 8000938:	42a2      	cmp	r2, r4
 800093a:	d800      	bhi.n	800093e <__aeabi_ddiv+0x526>
 800093c:	e72a      	b.n	8000794 <__aeabi_ddiv+0x37c>
 800093e:	1e83      	subs	r3, r0, #2
 8000940:	4464      	add	r4, ip
 8000942:	e727      	b.n	8000794 <__aeabi_ddiv+0x37c>
 8000944:	4287      	cmp	r7, r0
 8000946:	d000      	beq.n	800094a <__aeabi_ddiv+0x532>
 8000948:	e6fe      	b.n	8000748 <__aeabi_ddiv+0x330>
 800094a:	45a9      	cmp	r9, r5
 800094c:	d900      	bls.n	8000950 <__aeabi_ddiv+0x538>
 800094e:	e6fb      	b.n	8000748 <__aeabi_ddiv+0x330>
 8000950:	e6f5      	b.n	800073e <__aeabi_ddiv+0x326>
 8000952:	42a2      	cmp	r2, r4
 8000954:	d800      	bhi.n	8000958 <__aeabi_ddiv+0x540>
 8000956:	e6b9      	b.n	80006cc <__aeabi_ddiv+0x2b4>
 8000958:	1e83      	subs	r3, r0, #2
 800095a:	4464      	add	r4, ip
 800095c:	e6b6      	b.n	80006cc <__aeabi_ddiv+0x2b4>
 800095e:	428a      	cmp	r2, r1
 8000960:	d800      	bhi.n	8000964 <__aeabi_ddiv+0x54c>
 8000962:	e69f      	b.n	80006a4 <__aeabi_ddiv+0x28c>
 8000964:	46bc      	mov	ip, r7
 8000966:	1e83      	subs	r3, r0, #2
 8000968:	4698      	mov	r8, r3
 800096a:	4461      	add	r1, ip
 800096c:	e69a      	b.n	80006a4 <__aeabi_ddiv+0x28c>
 800096e:	000a      	movs	r2, r1
 8000970:	4284      	cmp	r4, r0
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x55e>
 8000974:	e72e      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 8000976:	454b      	cmp	r3, r9
 8000978:	d000      	beq.n	800097c <__aeabi_ddiv+0x564>
 800097a:	e72b      	b.n	80007d4 <__aeabi_ddiv+0x3bc>
 800097c:	0035      	movs	r5, r6
 800097e:	e72c      	b.n	80007da <__aeabi_ddiv+0x3c2>
 8000980:	4b2a      	ldr	r3, [pc, #168]	@ (8000a2c <__aeabi_ddiv+0x614>)
 8000982:	4a2f      	ldr	r2, [pc, #188]	@ (8000a40 <__aeabi_ddiv+0x628>)
 8000984:	4453      	add	r3, sl
 8000986:	4592      	cmp	sl, r2
 8000988:	db43      	blt.n	8000a12 <__aeabi_ddiv+0x5fa>
 800098a:	2201      	movs	r2, #1
 800098c:	2100      	movs	r1, #0
 800098e:	4493      	add	fp, r2
 8000990:	e72c      	b.n	80007ec <__aeabi_ddiv+0x3d4>
 8000992:	42ac      	cmp	r4, r5
 8000994:	d800      	bhi.n	8000998 <__aeabi_ddiv+0x580>
 8000996:	e6d7      	b.n	8000748 <__aeabi_ddiv+0x330>
 8000998:	2302      	movs	r3, #2
 800099a:	425b      	negs	r3, r3
 800099c:	469c      	mov	ip, r3
 800099e:	9900      	ldr	r1, [sp, #0]
 80009a0:	444d      	add	r5, r9
 80009a2:	454d      	cmp	r5, r9
 80009a4:	419b      	sbcs	r3, r3
 80009a6:	44e3      	add	fp, ip
 80009a8:	468c      	mov	ip, r1
 80009aa:	425b      	negs	r3, r3
 80009ac:	4463      	add	r3, ip
 80009ae:	18c0      	adds	r0, r0, r3
 80009b0:	e6cc      	b.n	800074c <__aeabi_ddiv+0x334>
 80009b2:	201f      	movs	r0, #31
 80009b4:	4240      	negs	r0, r0
 80009b6:	1ac3      	subs	r3, r0, r3
 80009b8:	4658      	mov	r0, fp
 80009ba:	40d8      	lsrs	r0, r3
 80009bc:	2920      	cmp	r1, #32
 80009be:	d004      	beq.n	80009ca <__aeabi_ddiv+0x5b2>
 80009c0:	4659      	mov	r1, fp
 80009c2:	4b20      	ldr	r3, [pc, #128]	@ (8000a44 <__aeabi_ddiv+0x62c>)
 80009c4:	4453      	add	r3, sl
 80009c6:	4099      	lsls	r1, r3
 80009c8:	430a      	orrs	r2, r1
 80009ca:	1e53      	subs	r3, r2, #1
 80009cc:	419a      	sbcs	r2, r3
 80009ce:	2307      	movs	r3, #7
 80009d0:	0019      	movs	r1, r3
 80009d2:	4302      	orrs	r2, r0
 80009d4:	2400      	movs	r4, #0
 80009d6:	4011      	ands	r1, r2
 80009d8:	4213      	tst	r3, r2
 80009da:	d009      	beq.n	80009f0 <__aeabi_ddiv+0x5d8>
 80009dc:	3308      	adds	r3, #8
 80009de:	4013      	ands	r3, r2
 80009e0:	2b04      	cmp	r3, #4
 80009e2:	d01d      	beq.n	8000a20 <__aeabi_ddiv+0x608>
 80009e4:	1d13      	adds	r3, r2, #4
 80009e6:	4293      	cmp	r3, r2
 80009e8:	4189      	sbcs	r1, r1
 80009ea:	001a      	movs	r2, r3
 80009ec:	4249      	negs	r1, r1
 80009ee:	0749      	lsls	r1, r1, #29
 80009f0:	08d2      	lsrs	r2, r2, #3
 80009f2:	430a      	orrs	r2, r1
 80009f4:	4690      	mov	r8, r2
 80009f6:	2300      	movs	r3, #0
 80009f8:	e57a      	b.n	80004f0 <__aeabi_ddiv+0xd8>
 80009fa:	4649      	mov	r1, r9
 80009fc:	9f00      	ldr	r7, [sp, #0]
 80009fe:	004d      	lsls	r5, r1, #1
 8000a00:	454d      	cmp	r5, r9
 8000a02:	4189      	sbcs	r1, r1
 8000a04:	46bc      	mov	ip, r7
 8000a06:	4249      	negs	r1, r1
 8000a08:	4461      	add	r1, ip
 8000a0a:	46a9      	mov	r9, r5
 8000a0c:	3a02      	subs	r2, #2
 8000a0e:	1864      	adds	r4, r4, r1
 8000a10:	e7ae      	b.n	8000970 <__aeabi_ddiv+0x558>
 8000a12:	2201      	movs	r2, #1
 8000a14:	4252      	negs	r2, r2
 8000a16:	e746      	b.n	80008a6 <__aeabi_ddiv+0x48e>
 8000a18:	4599      	cmp	r9, r3
 8000a1a:	d3ee      	bcc.n	80009fa <__aeabi_ddiv+0x5e2>
 8000a1c:	000a      	movs	r2, r1
 8000a1e:	e7aa      	b.n	8000976 <__aeabi_ddiv+0x55e>
 8000a20:	2100      	movs	r1, #0
 8000a22:	e7e5      	b.n	80009f0 <__aeabi_ddiv+0x5d8>
 8000a24:	0759      	lsls	r1, r3, #29
 8000a26:	025b      	lsls	r3, r3, #9
 8000a28:	0b1c      	lsrs	r4, r3, #12
 8000a2a:	e7e1      	b.n	80009f0 <__aeabi_ddiv+0x5d8>
 8000a2c:	000003ff 	.word	0x000003ff
 8000a30:	feffffff 	.word	0xfeffffff
 8000a34:	000007fe 	.word	0x000007fe
 8000a38:	000007ff 	.word	0x000007ff
 8000a3c:	0000041e 	.word	0x0000041e
 8000a40:	fffffc02 	.word	0xfffffc02
 8000a44:	0000043e 	.word	0x0000043e

08000a48 <__aeabi_dmul>:
 8000a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a4a:	4657      	mov	r7, sl
 8000a4c:	464e      	mov	r6, r9
 8000a4e:	46de      	mov	lr, fp
 8000a50:	4645      	mov	r5, r8
 8000a52:	b5e0      	push	{r5, r6, r7, lr}
 8000a54:	001f      	movs	r7, r3
 8000a56:	030b      	lsls	r3, r1, #12
 8000a58:	0b1b      	lsrs	r3, r3, #12
 8000a5a:	0016      	movs	r6, r2
 8000a5c:	469a      	mov	sl, r3
 8000a5e:	0fca      	lsrs	r2, r1, #31
 8000a60:	004b      	lsls	r3, r1, #1
 8000a62:	0004      	movs	r4, r0
 8000a64:	4691      	mov	r9, r2
 8000a66:	b085      	sub	sp, #20
 8000a68:	0d5b      	lsrs	r3, r3, #21
 8000a6a:	d100      	bne.n	8000a6e <__aeabi_dmul+0x26>
 8000a6c:	e1cf      	b.n	8000e0e <__aeabi_dmul+0x3c6>
 8000a6e:	4acd      	ldr	r2, [pc, #820]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d055      	beq.n	8000b20 <__aeabi_dmul+0xd8>
 8000a74:	4651      	mov	r1, sl
 8000a76:	0f42      	lsrs	r2, r0, #29
 8000a78:	00c9      	lsls	r1, r1, #3
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	2180      	movs	r1, #128	@ 0x80
 8000a7e:	0409      	lsls	r1, r1, #16
 8000a80:	4311      	orrs	r1, r2
 8000a82:	00c2      	lsls	r2, r0, #3
 8000a84:	4690      	mov	r8, r2
 8000a86:	4ac8      	ldr	r2, [pc, #800]	@ (8000da8 <__aeabi_dmul+0x360>)
 8000a88:	468a      	mov	sl, r1
 8000a8a:	4693      	mov	fp, r2
 8000a8c:	449b      	add	fp, r3
 8000a8e:	2300      	movs	r3, #0
 8000a90:	2500      	movs	r5, #0
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	033c      	lsls	r4, r7, #12
 8000a96:	007b      	lsls	r3, r7, #1
 8000a98:	0ffa      	lsrs	r2, r7, #31
 8000a9a:	9601      	str	r6, [sp, #4]
 8000a9c:	0b24      	lsrs	r4, r4, #12
 8000a9e:	0d5b      	lsrs	r3, r3, #21
 8000aa0:	9200      	str	r2, [sp, #0]
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dmul+0x5e>
 8000aa4:	e188      	b.n	8000db8 <__aeabi_dmul+0x370>
 8000aa6:	4abf      	ldr	r2, [pc, #764]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dmul+0x66>
 8000aac:	e092      	b.n	8000bd4 <__aeabi_dmul+0x18c>
 8000aae:	4abe      	ldr	r2, [pc, #760]	@ (8000da8 <__aeabi_dmul+0x360>)
 8000ab0:	4694      	mov	ip, r2
 8000ab2:	4463      	add	r3, ip
 8000ab4:	449b      	add	fp, r3
 8000ab6:	2d0a      	cmp	r5, #10
 8000ab8:	dc42      	bgt.n	8000b40 <__aeabi_dmul+0xf8>
 8000aba:	00e4      	lsls	r4, r4, #3
 8000abc:	0f73      	lsrs	r3, r6, #29
 8000abe:	4323      	orrs	r3, r4
 8000ac0:	2480      	movs	r4, #128	@ 0x80
 8000ac2:	4649      	mov	r1, r9
 8000ac4:	0424      	lsls	r4, r4, #16
 8000ac6:	431c      	orrs	r4, r3
 8000ac8:	00f3      	lsls	r3, r6, #3
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	9b00      	ldr	r3, [sp, #0]
 8000ace:	2000      	movs	r0, #0
 8000ad0:	4059      	eors	r1, r3
 8000ad2:	b2cb      	uxtb	r3, r1
 8000ad4:	9303      	str	r3, [sp, #12]
 8000ad6:	2d02      	cmp	r5, #2
 8000ad8:	dc00      	bgt.n	8000adc <__aeabi_dmul+0x94>
 8000ada:	e094      	b.n	8000c06 <__aeabi_dmul+0x1be>
 8000adc:	2301      	movs	r3, #1
 8000ade:	40ab      	lsls	r3, r5
 8000ae0:	001d      	movs	r5, r3
 8000ae2:	23a6      	movs	r3, #166	@ 0xa6
 8000ae4:	002a      	movs	r2, r5
 8000ae6:	00db      	lsls	r3, r3, #3
 8000ae8:	401a      	ands	r2, r3
 8000aea:	421d      	tst	r5, r3
 8000aec:	d000      	beq.n	8000af0 <__aeabi_dmul+0xa8>
 8000aee:	e229      	b.n	8000f44 <__aeabi_dmul+0x4fc>
 8000af0:	2390      	movs	r3, #144	@ 0x90
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	421d      	tst	r5, r3
 8000af6:	d100      	bne.n	8000afa <__aeabi_dmul+0xb2>
 8000af8:	e24d      	b.n	8000f96 <__aeabi_dmul+0x54e>
 8000afa:	2300      	movs	r3, #0
 8000afc:	2480      	movs	r4, #128	@ 0x80
 8000afe:	4699      	mov	r9, r3
 8000b00:	0324      	lsls	r4, r4, #12
 8000b02:	4ba8      	ldr	r3, [pc, #672]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000b04:	0010      	movs	r0, r2
 8000b06:	464a      	mov	r2, r9
 8000b08:	051b      	lsls	r3, r3, #20
 8000b0a:	4323      	orrs	r3, r4
 8000b0c:	07d2      	lsls	r2, r2, #31
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	0019      	movs	r1, r3
 8000b12:	b005      	add	sp, #20
 8000b14:	bcf0      	pop	{r4, r5, r6, r7}
 8000b16:	46bb      	mov	fp, r7
 8000b18:	46b2      	mov	sl, r6
 8000b1a:	46a9      	mov	r9, r5
 8000b1c:	46a0      	mov	r8, r4
 8000b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b20:	4652      	mov	r2, sl
 8000b22:	4302      	orrs	r2, r0
 8000b24:	4690      	mov	r8, r2
 8000b26:	d000      	beq.n	8000b2a <__aeabi_dmul+0xe2>
 8000b28:	e1ac      	b.n	8000e84 <__aeabi_dmul+0x43c>
 8000b2a:	469b      	mov	fp, r3
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4692      	mov	sl, r2
 8000b30:	2508      	movs	r5, #8
 8000b32:	9302      	str	r3, [sp, #8]
 8000b34:	e7ae      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000b36:	9b00      	ldr	r3, [sp, #0]
 8000b38:	46a2      	mov	sl, r4
 8000b3a:	4699      	mov	r9, r3
 8000b3c:	9b01      	ldr	r3, [sp, #4]
 8000b3e:	4698      	mov	r8, r3
 8000b40:	9b02      	ldr	r3, [sp, #8]
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d100      	bne.n	8000b48 <__aeabi_dmul+0x100>
 8000b46:	e1ca      	b.n	8000ede <__aeabi_dmul+0x496>
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dmul+0x106>
 8000b4c:	e192      	b.n	8000e74 <__aeabi_dmul+0x42c>
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d110      	bne.n	8000b74 <__aeabi_dmul+0x12c>
 8000b52:	2300      	movs	r3, #0
 8000b54:	2400      	movs	r4, #0
 8000b56:	2200      	movs	r2, #0
 8000b58:	e7d4      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	087b      	lsrs	r3, r7, #1
 8000b5e:	403a      	ands	r2, r7
 8000b60:	4313      	orrs	r3, r2
 8000b62:	4652      	mov	r2, sl
 8000b64:	07d2      	lsls	r2, r2, #31
 8000b66:	4313      	orrs	r3, r2
 8000b68:	4698      	mov	r8, r3
 8000b6a:	4653      	mov	r3, sl
 8000b6c:	085b      	lsrs	r3, r3, #1
 8000b6e:	469a      	mov	sl, r3
 8000b70:	9b03      	ldr	r3, [sp, #12]
 8000b72:	4699      	mov	r9, r3
 8000b74:	465b      	mov	r3, fp
 8000b76:	1c58      	adds	r0, r3, #1
 8000b78:	2380      	movs	r3, #128	@ 0x80
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	445b      	add	r3, fp
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	dc00      	bgt.n	8000b84 <__aeabi_dmul+0x13c>
 8000b82:	e1b1      	b.n	8000ee8 <__aeabi_dmul+0x4a0>
 8000b84:	4642      	mov	r2, r8
 8000b86:	0752      	lsls	r2, r2, #29
 8000b88:	d00b      	beq.n	8000ba2 <__aeabi_dmul+0x15a>
 8000b8a:	220f      	movs	r2, #15
 8000b8c:	4641      	mov	r1, r8
 8000b8e:	400a      	ands	r2, r1
 8000b90:	2a04      	cmp	r2, #4
 8000b92:	d006      	beq.n	8000ba2 <__aeabi_dmul+0x15a>
 8000b94:	4642      	mov	r2, r8
 8000b96:	1d11      	adds	r1, r2, #4
 8000b98:	4541      	cmp	r1, r8
 8000b9a:	4192      	sbcs	r2, r2
 8000b9c:	4688      	mov	r8, r1
 8000b9e:	4252      	negs	r2, r2
 8000ba0:	4492      	add	sl, r2
 8000ba2:	4652      	mov	r2, sl
 8000ba4:	01d2      	lsls	r2, r2, #7
 8000ba6:	d506      	bpl.n	8000bb6 <__aeabi_dmul+0x16e>
 8000ba8:	4652      	mov	r2, sl
 8000baa:	4b80      	ldr	r3, [pc, #512]	@ (8000dac <__aeabi_dmul+0x364>)
 8000bac:	401a      	ands	r2, r3
 8000bae:	2380      	movs	r3, #128	@ 0x80
 8000bb0:	4692      	mov	sl, r2
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	18c3      	adds	r3, r0, r3
 8000bb6:	4a7e      	ldr	r2, [pc, #504]	@ (8000db0 <__aeabi_dmul+0x368>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	dd00      	ble.n	8000bbe <__aeabi_dmul+0x176>
 8000bbc:	e18f      	b.n	8000ede <__aeabi_dmul+0x496>
 8000bbe:	4642      	mov	r2, r8
 8000bc0:	08d1      	lsrs	r1, r2, #3
 8000bc2:	4652      	mov	r2, sl
 8000bc4:	0752      	lsls	r2, r2, #29
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	4651      	mov	r1, sl
 8000bca:	055b      	lsls	r3, r3, #21
 8000bcc:	024c      	lsls	r4, r1, #9
 8000bce:	0b24      	lsrs	r4, r4, #12
 8000bd0:	0d5b      	lsrs	r3, r3, #21
 8000bd2:	e797      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000bd4:	4b73      	ldr	r3, [pc, #460]	@ (8000da4 <__aeabi_dmul+0x35c>)
 8000bd6:	4326      	orrs	r6, r4
 8000bd8:	469c      	mov	ip, r3
 8000bda:	44e3      	add	fp, ip
 8000bdc:	2e00      	cmp	r6, #0
 8000bde:	d100      	bne.n	8000be2 <__aeabi_dmul+0x19a>
 8000be0:	e16f      	b.n	8000ec2 <__aeabi_dmul+0x47a>
 8000be2:	2303      	movs	r3, #3
 8000be4:	4649      	mov	r1, r9
 8000be6:	431d      	orrs	r5, r3
 8000be8:	9b00      	ldr	r3, [sp, #0]
 8000bea:	4059      	eors	r1, r3
 8000bec:	b2cb      	uxtb	r3, r1
 8000bee:	9303      	str	r3, [sp, #12]
 8000bf0:	2d0a      	cmp	r5, #10
 8000bf2:	dd00      	ble.n	8000bf6 <__aeabi_dmul+0x1ae>
 8000bf4:	e133      	b.n	8000e5e <__aeabi_dmul+0x416>
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	40ab      	lsls	r3, r5
 8000bfa:	001d      	movs	r5, r3
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	9302      	str	r3, [sp, #8]
 8000c00:	2288      	movs	r2, #136	@ 0x88
 8000c02:	422a      	tst	r2, r5
 8000c04:	d197      	bne.n	8000b36 <__aeabi_dmul+0xee>
 8000c06:	4642      	mov	r2, r8
 8000c08:	4643      	mov	r3, r8
 8000c0a:	0412      	lsls	r2, r2, #16
 8000c0c:	0c12      	lsrs	r2, r2, #16
 8000c0e:	0016      	movs	r6, r2
 8000c10:	9801      	ldr	r0, [sp, #4]
 8000c12:	0c1d      	lsrs	r5, r3, #16
 8000c14:	0c03      	lsrs	r3, r0, #16
 8000c16:	0400      	lsls	r0, r0, #16
 8000c18:	0c00      	lsrs	r0, r0, #16
 8000c1a:	4346      	muls	r6, r0
 8000c1c:	46b4      	mov	ip, r6
 8000c1e:	001e      	movs	r6, r3
 8000c20:	436e      	muls	r6, r5
 8000c22:	9600      	str	r6, [sp, #0]
 8000c24:	0016      	movs	r6, r2
 8000c26:	0007      	movs	r7, r0
 8000c28:	435e      	muls	r6, r3
 8000c2a:	4661      	mov	r1, ip
 8000c2c:	46b0      	mov	r8, r6
 8000c2e:	436f      	muls	r7, r5
 8000c30:	0c0e      	lsrs	r6, r1, #16
 8000c32:	44b8      	add	r8, r7
 8000c34:	4446      	add	r6, r8
 8000c36:	42b7      	cmp	r7, r6
 8000c38:	d905      	bls.n	8000c46 <__aeabi_dmul+0x1fe>
 8000c3a:	2180      	movs	r1, #128	@ 0x80
 8000c3c:	0249      	lsls	r1, r1, #9
 8000c3e:	4688      	mov	r8, r1
 8000c40:	9f00      	ldr	r7, [sp, #0]
 8000c42:	4447      	add	r7, r8
 8000c44:	9700      	str	r7, [sp, #0]
 8000c46:	4661      	mov	r1, ip
 8000c48:	0409      	lsls	r1, r1, #16
 8000c4a:	0c09      	lsrs	r1, r1, #16
 8000c4c:	0c37      	lsrs	r7, r6, #16
 8000c4e:	0436      	lsls	r6, r6, #16
 8000c50:	468c      	mov	ip, r1
 8000c52:	0031      	movs	r1, r6
 8000c54:	4461      	add	r1, ip
 8000c56:	9101      	str	r1, [sp, #4]
 8000c58:	0011      	movs	r1, r2
 8000c5a:	0c26      	lsrs	r6, r4, #16
 8000c5c:	0424      	lsls	r4, r4, #16
 8000c5e:	0c24      	lsrs	r4, r4, #16
 8000c60:	4361      	muls	r1, r4
 8000c62:	468c      	mov	ip, r1
 8000c64:	0021      	movs	r1, r4
 8000c66:	4369      	muls	r1, r5
 8000c68:	4689      	mov	r9, r1
 8000c6a:	4661      	mov	r1, ip
 8000c6c:	0c09      	lsrs	r1, r1, #16
 8000c6e:	4688      	mov	r8, r1
 8000c70:	4372      	muls	r2, r6
 8000c72:	444a      	add	r2, r9
 8000c74:	4442      	add	r2, r8
 8000c76:	4375      	muls	r5, r6
 8000c78:	4591      	cmp	r9, r2
 8000c7a:	d903      	bls.n	8000c84 <__aeabi_dmul+0x23c>
 8000c7c:	2180      	movs	r1, #128	@ 0x80
 8000c7e:	0249      	lsls	r1, r1, #9
 8000c80:	4688      	mov	r8, r1
 8000c82:	4445      	add	r5, r8
 8000c84:	0c11      	lsrs	r1, r2, #16
 8000c86:	4688      	mov	r8, r1
 8000c88:	4661      	mov	r1, ip
 8000c8a:	0409      	lsls	r1, r1, #16
 8000c8c:	0c09      	lsrs	r1, r1, #16
 8000c8e:	468c      	mov	ip, r1
 8000c90:	0412      	lsls	r2, r2, #16
 8000c92:	4462      	add	r2, ip
 8000c94:	18b9      	adds	r1, r7, r2
 8000c96:	9102      	str	r1, [sp, #8]
 8000c98:	4651      	mov	r1, sl
 8000c9a:	0c09      	lsrs	r1, r1, #16
 8000c9c:	468c      	mov	ip, r1
 8000c9e:	4651      	mov	r1, sl
 8000ca0:	040f      	lsls	r7, r1, #16
 8000ca2:	0c3f      	lsrs	r7, r7, #16
 8000ca4:	0039      	movs	r1, r7
 8000ca6:	4341      	muls	r1, r0
 8000ca8:	4445      	add	r5, r8
 8000caa:	4688      	mov	r8, r1
 8000cac:	4661      	mov	r1, ip
 8000cae:	4341      	muls	r1, r0
 8000cb0:	468a      	mov	sl, r1
 8000cb2:	4641      	mov	r1, r8
 8000cb4:	4660      	mov	r0, ip
 8000cb6:	0c09      	lsrs	r1, r1, #16
 8000cb8:	4689      	mov	r9, r1
 8000cba:	4358      	muls	r0, r3
 8000cbc:	437b      	muls	r3, r7
 8000cbe:	4453      	add	r3, sl
 8000cc0:	444b      	add	r3, r9
 8000cc2:	459a      	cmp	sl, r3
 8000cc4:	d903      	bls.n	8000cce <__aeabi_dmul+0x286>
 8000cc6:	2180      	movs	r1, #128	@ 0x80
 8000cc8:	0249      	lsls	r1, r1, #9
 8000cca:	4689      	mov	r9, r1
 8000ccc:	4448      	add	r0, r9
 8000cce:	0c19      	lsrs	r1, r3, #16
 8000cd0:	4689      	mov	r9, r1
 8000cd2:	4641      	mov	r1, r8
 8000cd4:	0409      	lsls	r1, r1, #16
 8000cd6:	0c09      	lsrs	r1, r1, #16
 8000cd8:	4688      	mov	r8, r1
 8000cda:	0039      	movs	r1, r7
 8000cdc:	4361      	muls	r1, r4
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	4443      	add	r3, r8
 8000ce2:	4688      	mov	r8, r1
 8000ce4:	4661      	mov	r1, ip
 8000ce6:	434c      	muls	r4, r1
 8000ce8:	4371      	muls	r1, r6
 8000cea:	468c      	mov	ip, r1
 8000cec:	4641      	mov	r1, r8
 8000cee:	4377      	muls	r7, r6
 8000cf0:	0c0e      	lsrs	r6, r1, #16
 8000cf2:	193f      	adds	r7, r7, r4
 8000cf4:	19f6      	adds	r6, r6, r7
 8000cf6:	4448      	add	r0, r9
 8000cf8:	42b4      	cmp	r4, r6
 8000cfa:	d903      	bls.n	8000d04 <__aeabi_dmul+0x2bc>
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	0249      	lsls	r1, r1, #9
 8000d00:	4689      	mov	r9, r1
 8000d02:	44cc      	add	ip, r9
 8000d04:	9902      	ldr	r1, [sp, #8]
 8000d06:	9f00      	ldr	r7, [sp, #0]
 8000d08:	4689      	mov	r9, r1
 8000d0a:	0431      	lsls	r1, r6, #16
 8000d0c:	444f      	add	r7, r9
 8000d0e:	4689      	mov	r9, r1
 8000d10:	4641      	mov	r1, r8
 8000d12:	4297      	cmp	r7, r2
 8000d14:	4192      	sbcs	r2, r2
 8000d16:	040c      	lsls	r4, r1, #16
 8000d18:	0c24      	lsrs	r4, r4, #16
 8000d1a:	444c      	add	r4, r9
 8000d1c:	18ff      	adds	r7, r7, r3
 8000d1e:	4252      	negs	r2, r2
 8000d20:	1964      	adds	r4, r4, r5
 8000d22:	18a1      	adds	r1, r4, r2
 8000d24:	429f      	cmp	r7, r3
 8000d26:	419b      	sbcs	r3, r3
 8000d28:	4688      	mov	r8, r1
 8000d2a:	4682      	mov	sl, r0
 8000d2c:	425b      	negs	r3, r3
 8000d2e:	4699      	mov	r9, r3
 8000d30:	4590      	cmp	r8, r2
 8000d32:	4192      	sbcs	r2, r2
 8000d34:	42ac      	cmp	r4, r5
 8000d36:	41a4      	sbcs	r4, r4
 8000d38:	44c2      	add	sl, r8
 8000d3a:	44d1      	add	r9, sl
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	4264      	negs	r4, r4
 8000d40:	4314      	orrs	r4, r2
 8000d42:	4599      	cmp	r9, r3
 8000d44:	419b      	sbcs	r3, r3
 8000d46:	4582      	cmp	sl, r0
 8000d48:	4192      	sbcs	r2, r2
 8000d4a:	425b      	negs	r3, r3
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	464a      	mov	r2, r9
 8000d52:	0c36      	lsrs	r6, r6, #16
 8000d54:	19a4      	adds	r4, r4, r6
 8000d56:	18e3      	adds	r3, r4, r3
 8000d58:	4463      	add	r3, ip
 8000d5a:	025b      	lsls	r3, r3, #9
 8000d5c:	0dd2      	lsrs	r2, r2, #23
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	9901      	ldr	r1, [sp, #4]
 8000d62:	4692      	mov	sl, r2
 8000d64:	027a      	lsls	r2, r7, #9
 8000d66:	430a      	orrs	r2, r1
 8000d68:	1e50      	subs	r0, r2, #1
 8000d6a:	4182      	sbcs	r2, r0
 8000d6c:	0dff      	lsrs	r7, r7, #23
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	464a      	mov	r2, r9
 8000d72:	0252      	lsls	r2, r2, #9
 8000d74:	4317      	orrs	r7, r2
 8000d76:	46b8      	mov	r8, r7
 8000d78:	01db      	lsls	r3, r3, #7
 8000d7a:	d500      	bpl.n	8000d7e <__aeabi_dmul+0x336>
 8000d7c:	e6ed      	b.n	8000b5a <__aeabi_dmul+0x112>
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000db4 <__aeabi_dmul+0x36c>)
 8000d80:	9a03      	ldr	r2, [sp, #12]
 8000d82:	445b      	add	r3, fp
 8000d84:	4691      	mov	r9, r2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dc00      	bgt.n	8000d8c <__aeabi_dmul+0x344>
 8000d8a:	e0ac      	b.n	8000ee6 <__aeabi_dmul+0x49e>
 8000d8c:	003a      	movs	r2, r7
 8000d8e:	0752      	lsls	r2, r2, #29
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dmul+0x34c>
 8000d92:	e710      	b.n	8000bb6 <__aeabi_dmul+0x16e>
 8000d94:	220f      	movs	r2, #15
 8000d96:	4658      	mov	r0, fp
 8000d98:	403a      	ands	r2, r7
 8000d9a:	2a04      	cmp	r2, #4
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dmul+0x358>
 8000d9e:	e6f9      	b.n	8000b94 <__aeabi_dmul+0x14c>
 8000da0:	e709      	b.n	8000bb6 <__aeabi_dmul+0x16e>
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	000007ff 	.word	0x000007ff
 8000da8:	fffffc01 	.word	0xfffffc01
 8000dac:	feffffff 	.word	0xfeffffff
 8000db0:	000007fe 	.word	0x000007fe
 8000db4:	000003ff 	.word	0x000003ff
 8000db8:	0022      	movs	r2, r4
 8000dba:	4332      	orrs	r2, r6
 8000dbc:	d06f      	beq.n	8000e9e <__aeabi_dmul+0x456>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_dmul+0x37c>
 8000dc2:	e0c2      	b.n	8000f4a <__aeabi_dmul+0x502>
 8000dc4:	0020      	movs	r0, r4
 8000dc6:	f000 f949 	bl	800105c <__clzsi2>
 8000dca:	0002      	movs	r2, r0
 8000dcc:	0003      	movs	r3, r0
 8000dce:	3a0b      	subs	r2, #11
 8000dd0:	201d      	movs	r0, #29
 8000dd2:	1a82      	subs	r2, r0, r2
 8000dd4:	0030      	movs	r0, r6
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	40d0      	lsrs	r0, r2
 8000dda:	3908      	subs	r1, #8
 8000ddc:	408c      	lsls	r4, r1
 8000dde:	0002      	movs	r2, r0
 8000de0:	4322      	orrs	r2, r4
 8000de2:	0034      	movs	r4, r6
 8000de4:	408c      	lsls	r4, r1
 8000de6:	4659      	mov	r1, fp
 8000de8:	1acb      	subs	r3, r1, r3
 8000dea:	4986      	ldr	r1, [pc, #536]	@ (8001004 <__aeabi_dmul+0x5bc>)
 8000dec:	468b      	mov	fp, r1
 8000dee:	449b      	add	fp, r3
 8000df0:	2d0a      	cmp	r5, #10
 8000df2:	dd00      	ble.n	8000df6 <__aeabi_dmul+0x3ae>
 8000df4:	e6a4      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000df6:	4649      	mov	r1, r9
 8000df8:	9b00      	ldr	r3, [sp, #0]
 8000dfa:	9401      	str	r4, [sp, #4]
 8000dfc:	4059      	eors	r1, r3
 8000dfe:	b2cb      	uxtb	r3, r1
 8000e00:	0014      	movs	r4, r2
 8000e02:	2000      	movs	r0, #0
 8000e04:	9303      	str	r3, [sp, #12]
 8000e06:	2d02      	cmp	r5, #2
 8000e08:	dd00      	ble.n	8000e0c <__aeabi_dmul+0x3c4>
 8000e0a:	e667      	b.n	8000adc <__aeabi_dmul+0x94>
 8000e0c:	e6fb      	b.n	8000c06 <__aeabi_dmul+0x1be>
 8000e0e:	4653      	mov	r3, sl
 8000e10:	4303      	orrs	r3, r0
 8000e12:	4698      	mov	r8, r3
 8000e14:	d03c      	beq.n	8000e90 <__aeabi_dmul+0x448>
 8000e16:	4653      	mov	r3, sl
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_dmul+0x3d6>
 8000e1c:	e0a3      	b.n	8000f66 <__aeabi_dmul+0x51e>
 8000e1e:	4650      	mov	r0, sl
 8000e20:	f000 f91c 	bl	800105c <__clzsi2>
 8000e24:	230b      	movs	r3, #11
 8000e26:	425b      	negs	r3, r3
 8000e28:	469c      	mov	ip, r3
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	4484      	add	ip, r0
 8000e2e:	0011      	movs	r1, r2
 8000e30:	4650      	mov	r0, sl
 8000e32:	3908      	subs	r1, #8
 8000e34:	4088      	lsls	r0, r1
 8000e36:	231d      	movs	r3, #29
 8000e38:	4680      	mov	r8, r0
 8000e3a:	4660      	mov	r0, ip
 8000e3c:	1a1b      	subs	r3, r3, r0
 8000e3e:	0020      	movs	r0, r4
 8000e40:	40d8      	lsrs	r0, r3
 8000e42:	0003      	movs	r3, r0
 8000e44:	4640      	mov	r0, r8
 8000e46:	4303      	orrs	r3, r0
 8000e48:	469a      	mov	sl, r3
 8000e4a:	0023      	movs	r3, r4
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	4698      	mov	r8, r3
 8000e50:	4b6c      	ldr	r3, [pc, #432]	@ (8001004 <__aeabi_dmul+0x5bc>)
 8000e52:	2500      	movs	r5, #0
 8000e54:	1a9b      	subs	r3, r3, r2
 8000e56:	469b      	mov	fp, r3
 8000e58:	2300      	movs	r3, #0
 8000e5a:	9302      	str	r3, [sp, #8]
 8000e5c:	e61a      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e5e:	2d0f      	cmp	r5, #15
 8000e60:	d000      	beq.n	8000e64 <__aeabi_dmul+0x41c>
 8000e62:	e0c9      	b.n	8000ff8 <__aeabi_dmul+0x5b0>
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	4652      	mov	r2, sl
 8000e68:	031b      	lsls	r3, r3, #12
 8000e6a:	421a      	tst	r2, r3
 8000e6c:	d002      	beq.n	8000e74 <__aeabi_dmul+0x42c>
 8000e6e:	421c      	tst	r4, r3
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dmul+0x42c>
 8000e72:	e092      	b.n	8000f9a <__aeabi_dmul+0x552>
 8000e74:	2480      	movs	r4, #128	@ 0x80
 8000e76:	4653      	mov	r3, sl
 8000e78:	0324      	lsls	r4, r4, #12
 8000e7a:	431c      	orrs	r4, r3
 8000e7c:	0324      	lsls	r4, r4, #12
 8000e7e:	4642      	mov	r2, r8
 8000e80:	0b24      	lsrs	r4, r4, #12
 8000e82:	e63e      	b.n	8000b02 <__aeabi_dmul+0xba>
 8000e84:	469b      	mov	fp, r3
 8000e86:	2303      	movs	r3, #3
 8000e88:	4680      	mov	r8, r0
 8000e8a:	250c      	movs	r5, #12
 8000e8c:	9302      	str	r3, [sp, #8]
 8000e8e:	e601      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e90:	2300      	movs	r3, #0
 8000e92:	469a      	mov	sl, r3
 8000e94:	469b      	mov	fp, r3
 8000e96:	3301      	adds	r3, #1
 8000e98:	2504      	movs	r5, #4
 8000e9a:	9302      	str	r3, [sp, #8]
 8000e9c:	e5fa      	b.n	8000a94 <__aeabi_dmul+0x4c>
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	430d      	orrs	r5, r1
 8000ea2:	2d0a      	cmp	r5, #10
 8000ea4:	dd00      	ble.n	8000ea8 <__aeabi_dmul+0x460>
 8000ea6:	e64b      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000ea8:	4649      	mov	r1, r9
 8000eaa:	9800      	ldr	r0, [sp, #0]
 8000eac:	4041      	eors	r1, r0
 8000eae:	b2c9      	uxtb	r1, r1
 8000eb0:	9103      	str	r1, [sp, #12]
 8000eb2:	2d02      	cmp	r5, #2
 8000eb4:	dc00      	bgt.n	8000eb8 <__aeabi_dmul+0x470>
 8000eb6:	e096      	b.n	8000fe6 <__aeabi_dmul+0x59e>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	2400      	movs	r4, #0
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	9301      	str	r3, [sp, #4]
 8000ec0:	e60c      	b.n	8000adc <__aeabi_dmul+0x94>
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	9a00      	ldr	r2, [sp, #0]
 8000ec8:	432b      	orrs	r3, r5
 8000eca:	4051      	eors	r1, r2
 8000ecc:	b2ca      	uxtb	r2, r1
 8000ece:	9203      	str	r2, [sp, #12]
 8000ed0:	2b0a      	cmp	r3, #10
 8000ed2:	dd00      	ble.n	8000ed6 <__aeabi_dmul+0x48e>
 8000ed4:	e634      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000ed6:	2d00      	cmp	r5, #0
 8000ed8:	d157      	bne.n	8000f8a <__aeabi_dmul+0x542>
 8000eda:	9b03      	ldr	r3, [sp, #12]
 8000edc:	4699      	mov	r9, r3
 8000ede:	2400      	movs	r4, #0
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4b49      	ldr	r3, [pc, #292]	@ (8001008 <__aeabi_dmul+0x5c0>)
 8000ee4:	e60e      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000ee6:	4658      	mov	r0, fp
 8000ee8:	2101      	movs	r1, #1
 8000eea:	1ac9      	subs	r1, r1, r3
 8000eec:	2938      	cmp	r1, #56	@ 0x38
 8000eee:	dd00      	ble.n	8000ef2 <__aeabi_dmul+0x4aa>
 8000ef0:	e62f      	b.n	8000b52 <__aeabi_dmul+0x10a>
 8000ef2:	291f      	cmp	r1, #31
 8000ef4:	dd56      	ble.n	8000fa4 <__aeabi_dmul+0x55c>
 8000ef6:	221f      	movs	r2, #31
 8000ef8:	4654      	mov	r4, sl
 8000efa:	4252      	negs	r2, r2
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	40dc      	lsrs	r4, r3
 8000f00:	2920      	cmp	r1, #32
 8000f02:	d007      	beq.n	8000f14 <__aeabi_dmul+0x4cc>
 8000f04:	4b41      	ldr	r3, [pc, #260]	@ (800100c <__aeabi_dmul+0x5c4>)
 8000f06:	4642      	mov	r2, r8
 8000f08:	469c      	mov	ip, r3
 8000f0a:	4653      	mov	r3, sl
 8000f0c:	4460      	add	r0, ip
 8000f0e:	4083      	lsls	r3, r0
 8000f10:	431a      	orrs	r2, r3
 8000f12:	4690      	mov	r8, r2
 8000f14:	4642      	mov	r2, r8
 8000f16:	2107      	movs	r1, #7
 8000f18:	1e53      	subs	r3, r2, #1
 8000f1a:	419a      	sbcs	r2, r3
 8000f1c:	000b      	movs	r3, r1
 8000f1e:	4322      	orrs	r2, r4
 8000f20:	4013      	ands	r3, r2
 8000f22:	2400      	movs	r4, #0
 8000f24:	4211      	tst	r1, r2
 8000f26:	d009      	beq.n	8000f3c <__aeabi_dmul+0x4f4>
 8000f28:	230f      	movs	r3, #15
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d05d      	beq.n	8000fec <__aeabi_dmul+0x5a4>
 8000f30:	1d11      	adds	r1, r2, #4
 8000f32:	4291      	cmp	r1, r2
 8000f34:	419b      	sbcs	r3, r3
 8000f36:	000a      	movs	r2, r1
 8000f38:	425b      	negs	r3, r3
 8000f3a:	075b      	lsls	r3, r3, #29
 8000f3c:	08d2      	lsrs	r2, r2, #3
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	2300      	movs	r3, #0
 8000f42:	e5df      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000f44:	9b03      	ldr	r3, [sp, #12]
 8000f46:	4699      	mov	r9, r3
 8000f48:	e5fa      	b.n	8000b40 <__aeabi_dmul+0xf8>
 8000f4a:	9801      	ldr	r0, [sp, #4]
 8000f4c:	f000 f886 	bl	800105c <__clzsi2>
 8000f50:	0002      	movs	r2, r0
 8000f52:	0003      	movs	r3, r0
 8000f54:	3215      	adds	r2, #21
 8000f56:	3320      	adds	r3, #32
 8000f58:	2a1c      	cmp	r2, #28
 8000f5a:	dc00      	bgt.n	8000f5e <__aeabi_dmul+0x516>
 8000f5c:	e738      	b.n	8000dd0 <__aeabi_dmul+0x388>
 8000f5e:	9a01      	ldr	r2, [sp, #4]
 8000f60:	3808      	subs	r0, #8
 8000f62:	4082      	lsls	r2, r0
 8000f64:	e73f      	b.n	8000de6 <__aeabi_dmul+0x39e>
 8000f66:	f000 f879 	bl	800105c <__clzsi2>
 8000f6a:	2315      	movs	r3, #21
 8000f6c:	469c      	mov	ip, r3
 8000f6e:	4484      	add	ip, r0
 8000f70:	0002      	movs	r2, r0
 8000f72:	4663      	mov	r3, ip
 8000f74:	3220      	adds	r2, #32
 8000f76:	2b1c      	cmp	r3, #28
 8000f78:	dc00      	bgt.n	8000f7c <__aeabi_dmul+0x534>
 8000f7a:	e758      	b.n	8000e2e <__aeabi_dmul+0x3e6>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	4698      	mov	r8, r3
 8000f80:	0023      	movs	r3, r4
 8000f82:	3808      	subs	r0, #8
 8000f84:	4083      	lsls	r3, r0
 8000f86:	469a      	mov	sl, r3
 8000f88:	e762      	b.n	8000e50 <__aeabi_dmul+0x408>
 8000f8a:	001d      	movs	r5, r3
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	2400      	movs	r4, #0
 8000f90:	2002      	movs	r0, #2
 8000f92:	9301      	str	r3, [sp, #4]
 8000f94:	e5a2      	b.n	8000adc <__aeabi_dmul+0x94>
 8000f96:	9002      	str	r0, [sp, #8]
 8000f98:	e632      	b.n	8000c00 <__aeabi_dmul+0x1b8>
 8000f9a:	431c      	orrs	r4, r3
 8000f9c:	9b00      	ldr	r3, [sp, #0]
 8000f9e:	9a01      	ldr	r2, [sp, #4]
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	e5ae      	b.n	8000b02 <__aeabi_dmul+0xba>
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <__aeabi_dmul+0x5c8>)
 8000fa6:	4652      	mov	r2, sl
 8000fa8:	18c3      	adds	r3, r0, r3
 8000faa:	4640      	mov	r0, r8
 8000fac:	409a      	lsls	r2, r3
 8000fae:	40c8      	lsrs	r0, r1
 8000fb0:	4302      	orrs	r2, r0
 8000fb2:	4640      	mov	r0, r8
 8000fb4:	4098      	lsls	r0, r3
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	1e58      	subs	r0, r3, #1
 8000fba:	4183      	sbcs	r3, r0
 8000fbc:	4654      	mov	r4, sl
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	40cc      	lsrs	r4, r1
 8000fc2:	0753      	lsls	r3, r2, #29
 8000fc4:	d009      	beq.n	8000fda <__aeabi_dmul+0x592>
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d005      	beq.n	8000fda <__aeabi_dmul+0x592>
 8000fce:	1d13      	adds	r3, r2, #4
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	4192      	sbcs	r2, r2
 8000fd4:	4252      	negs	r2, r2
 8000fd6:	18a4      	adds	r4, r4, r2
 8000fd8:	001a      	movs	r2, r3
 8000fda:	0223      	lsls	r3, r4, #8
 8000fdc:	d508      	bpl.n	8000ff0 <__aeabi_dmul+0x5a8>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	2400      	movs	r4, #0
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	e58e      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000fe6:	4689      	mov	r9, r1
 8000fe8:	2400      	movs	r4, #0
 8000fea:	e58b      	b.n	8000b04 <__aeabi_dmul+0xbc>
 8000fec:	2300      	movs	r3, #0
 8000fee:	e7a5      	b.n	8000f3c <__aeabi_dmul+0x4f4>
 8000ff0:	0763      	lsls	r3, r4, #29
 8000ff2:	0264      	lsls	r4, r4, #9
 8000ff4:	0b24      	lsrs	r4, r4, #12
 8000ff6:	e7a1      	b.n	8000f3c <__aeabi_dmul+0x4f4>
 8000ff8:	9b00      	ldr	r3, [sp, #0]
 8000ffa:	46a2      	mov	sl, r4
 8000ffc:	4699      	mov	r9, r3
 8000ffe:	9b01      	ldr	r3, [sp, #4]
 8001000:	4698      	mov	r8, r3
 8001002:	e737      	b.n	8000e74 <__aeabi_dmul+0x42c>
 8001004:	fffffc0d 	.word	0xfffffc0d
 8001008:	000007ff 	.word	0x000007ff
 800100c:	0000043e 	.word	0x0000043e
 8001010:	0000041e 	.word	0x0000041e

08001014 <__aeabi_ui2d>:
 8001014:	b510      	push	{r4, lr}
 8001016:	1e04      	subs	r4, r0, #0
 8001018:	d010      	beq.n	800103c <__aeabi_ui2d+0x28>
 800101a:	f000 f81f 	bl	800105c <__clzsi2>
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <__aeabi_ui2d+0x44>)
 8001020:	1a1b      	subs	r3, r3, r0
 8001022:	055b      	lsls	r3, r3, #21
 8001024:	0d5b      	lsrs	r3, r3, #21
 8001026:	280a      	cmp	r0, #10
 8001028:	dc0f      	bgt.n	800104a <__aeabi_ui2d+0x36>
 800102a:	220b      	movs	r2, #11
 800102c:	0021      	movs	r1, r4
 800102e:	1a12      	subs	r2, r2, r0
 8001030:	40d1      	lsrs	r1, r2
 8001032:	3015      	adds	r0, #21
 8001034:	030a      	lsls	r2, r1, #12
 8001036:	4084      	lsls	r4, r0
 8001038:	0b12      	lsrs	r2, r2, #12
 800103a:	e001      	b.n	8001040 <__aeabi_ui2d+0x2c>
 800103c:	2300      	movs	r3, #0
 800103e:	2200      	movs	r2, #0
 8001040:	051b      	lsls	r3, r3, #20
 8001042:	4313      	orrs	r3, r2
 8001044:	0020      	movs	r0, r4
 8001046:	0019      	movs	r1, r3
 8001048:	bd10      	pop	{r4, pc}
 800104a:	0022      	movs	r2, r4
 800104c:	380b      	subs	r0, #11
 800104e:	4082      	lsls	r2, r0
 8001050:	0312      	lsls	r2, r2, #12
 8001052:	2400      	movs	r4, #0
 8001054:	0b12      	lsrs	r2, r2, #12
 8001056:	e7f3      	b.n	8001040 <__aeabi_ui2d+0x2c>
 8001058:	0000041e 	.word	0x0000041e

0800105c <__clzsi2>:
 800105c:	211c      	movs	r1, #28
 800105e:	2301      	movs	r3, #1
 8001060:	041b      	lsls	r3, r3, #16
 8001062:	4298      	cmp	r0, r3
 8001064:	d301      	bcc.n	800106a <__clzsi2+0xe>
 8001066:	0c00      	lsrs	r0, r0, #16
 8001068:	3910      	subs	r1, #16
 800106a:	0a1b      	lsrs	r3, r3, #8
 800106c:	4298      	cmp	r0, r3
 800106e:	d301      	bcc.n	8001074 <__clzsi2+0x18>
 8001070:	0a00      	lsrs	r0, r0, #8
 8001072:	3908      	subs	r1, #8
 8001074:	091b      	lsrs	r3, r3, #4
 8001076:	4298      	cmp	r0, r3
 8001078:	d301      	bcc.n	800107e <__clzsi2+0x22>
 800107a:	0900      	lsrs	r0, r0, #4
 800107c:	3904      	subs	r1, #4
 800107e:	a202      	add	r2, pc, #8	@ (adr r2, 8001088 <__clzsi2+0x2c>)
 8001080:	5c10      	ldrb	r0, [r2, r0]
 8001082:	1840      	adds	r0, r0, r1
 8001084:	4770      	bx	lr
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	02020304 	.word	0x02020304
 800108c:	01010101 	.word	0x01010101
	...

08001098 <main>:
#define INSTANT_CLICK_MS 20          // Much faster response!
#define CLICK_TIMEOUT_MS 450         // Time between clicks
#define FADE_TIME_MS 150             // Faster fade

int main(void)
{
 8001098:	b590      	push	{r4, r7, lr}
 800109a:	b09f      	sub	sp, #124	@ 0x7c
 800109c:	af00      	add	r7, sp, #0
    char msg[100];

    HAL_Init();
 800109e:	f001 f83e 	bl	800211e <HAL_Init>
    SystemClock_Config();
 80010a2:	f000 fb5f 	bl	8001764 <SystemClock_Config>

    MX_GPIO_Init();
 80010a6:	f000 fd7b 	bl	8001ba0 <MX_GPIO_Init>
    MX_ADC1_Init();
 80010aa:	f000 fba9 	bl	8001800 <MX_ADC1_Init>
    MX_SPI1_Init();
 80010ae:	f000 fc0f 	bl	80018d0 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 80010b2:	f000 fd27 	bl	8001b04 <MX_USART1_UART_Init>
    MX_TIM1_Init();
 80010b6:	f000 fc49 	bl	800194c <MX_TIM1_Init>
    MX_TIM3_Init();
 80010ba:	f000 fca3 	bl	8001a04 <MX_TIM3_Init>

    // Configure PWM
    __HAL_TIM_SET_AUTORELOAD(&htim3, 9999);
 80010be:	4bd7      	ldr	r3, [pc, #860]	@ (800141c <main+0x384>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4ad7      	ldr	r2, [pc, #860]	@ (8001420 <main+0x388>)
 80010c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010c6:	4bd5      	ldr	r3, [pc, #852]	@ (800141c <main+0x384>)
 80010c8:	4ad5      	ldr	r2, [pc, #852]	@ (8001420 <main+0x388>)
 80010ca:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80010cc:	4bd3      	ldr	r3, [pc, #844]	@ (800141c <main+0x384>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2200      	movs	r2, #0
 80010d2:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010d4:	4bd1      	ldr	r3, [pc, #836]	@ (800141c <main+0x384>)
 80010d6:	2100      	movs	r1, #0
 80010d8:	0018      	movs	r0, r3
 80010da:	f002 fd5b 	bl	8003b94 <HAL_TIM_PWM_Start>

    HAL_Delay(500);
 80010de:	23fa      	movs	r3, #250	@ 0xfa
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	0018      	movs	r0, r3
 80010e4:	f001 f898 	bl	8002218 <HAL_Delay>
    uart_print("\r\n=== LED Controller with Lockout (FIXED) ===\r\n");
 80010e8:	4bce      	ldr	r3, [pc, #824]	@ (8001424 <main+0x38c>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f000 fb24 	bl	8001738 <uart_print>
    uart_print("Click: ON/OFF | Hold: Ramp\r\n");
 80010f0:	4bcd      	ldr	r3, [pc, #820]	@ (8001428 <main+0x390>)
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 fb20 	bl	8001738 <uart_print>
    uart_print("4 Clicks: Lockout Mode\r\n\r\n");
 80010f8:	4bcc      	ldr	r3, [pc, #816]	@ (800142c <main+0x394>)
 80010fa:	0018      	movs	r0, r3
 80010fc:	f000 fb1c 	bl	8001738 <uart_print>

    last_brightness = 2999;
 8001100:	4bcb      	ldr	r3, [pc, #812]	@ (8001430 <main+0x398>)
 8001102:	4acc      	ldr	r2, [pc, #816]	@ (8001434 <main+0x39c>)
 8001104:	601a      	str	r2, [r3, #0]
    ARR = __HAL_TIM_GET_AUTORELOAD(&htim3);          // should be 9999
 8001106:	4bc5      	ldr	r3, [pc, #788]	@ (800141c <main+0x384>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800110c:	4bca      	ldr	r3, [pc, #808]	@ (8001438 <main+0x3a0>)
 800110e:	601a      	str	r2, [r3, #0]
    min_ramp_brightness = (ARR + 1) * 50 / 1000;     // 5% of ARR
 8001110:	4bc9      	ldr	r3, [pc, #804]	@ (8001438 <main+0x3a0>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3301      	adds	r3, #1
 8001116:	2232      	movs	r2, #50	@ 0x32
 8001118:	4353      	muls	r3, r2
 800111a:	22fa      	movs	r2, #250	@ 0xfa
 800111c:	0091      	lsls	r1, r2, #2
 800111e:	0018      	movs	r0, r3
 8001120:	f7ff f804 	bl	800012c <__udivsi3>
 8001124:	0003      	movs	r3, r0
 8001126:	001a      	movs	r2, r3
 8001128:	4bc4      	ldr	r3, [pc, #784]	@ (800143c <main+0x3a4>)
 800112a:	601a      	str	r2, [r3, #0]
    momentary_brightness = min_ramp_brightness;       // 5% for momentary
 800112c:	4bc3      	ldr	r3, [pc, #780]	@ (800143c <main+0x3a4>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	4bc3      	ldr	r3, [pc, #780]	@ (8001440 <main+0x3a8>)
 8001132:	601a      	str	r2, [r3, #0]

    while (1)
    {
        uint32_t now = HAL_GetTick();
 8001134:	f001 f866 	bl	8002204 <HAL_GetTick>
 8001138:	0003      	movs	r3, r0
 800113a:	677b      	str	r3, [r7, #116]	@ 0x74
        GPIO_PinState bs = HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin);
 800113c:	2373      	movs	r3, #115	@ 0x73
 800113e:	18fc      	adds	r4, r7, r3
 8001140:	23a0      	movs	r3, #160	@ 0xa0
 8001142:	05db      	lsls	r3, r3, #23
 8001144:	2101      	movs	r1, #1
 8001146:	0018      	movs	r0, r3
 8001148:	f001 ff32 	bl	8002fb0 <HAL_GPIO_ReadPin>
 800114c:	0003      	movs	r3, r0
 800114e:	7023      	strb	r3, [r4, #0]

        /* Check for click timeout */
        if (click_count > 0 && (now - last_click_time) > CLICK_TIMEOUT_MS)
 8001150:	4bbc      	ldr	r3, [pc, #752]	@ (8001444 <main+0x3ac>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d00f      	beq.n	8001178 <main+0xe0>
 8001158:	4bbb      	ldr	r3, [pc, #748]	@ (8001448 <main+0x3b0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800115e:	1ad2      	subs	r2, r2, r3
 8001160:	23e1      	movs	r3, #225	@ 0xe1
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	429a      	cmp	r2, r3
 8001166:	d907      	bls.n	8001178 <main+0xe0>
        {
            handle_click_sequence(click_count);
 8001168:	4bb6      	ldr	r3, [pc, #728]	@ (8001444 <main+0x3ac>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	0018      	movs	r0, r3
 800116e:	f000 f9db 	bl	8001528 <handle_click_sequence>
            click_count = 0;
 8001172:	4bb4      	ldr	r3, [pc, #720]	@ (8001444 <main+0x3ac>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
        }

        /* --- BUTTON PRESSED (edge) --- */
        if (bs == GPIO_PIN_RESET && !button_pressed)
 8001178:	2373      	movs	r3, #115	@ 0x73
 800117a:	18fb      	adds	r3, r7, r3
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d11a      	bne.n	80011b8 <main+0x120>
 8001182:	4bb2      	ldr	r3, [pc, #712]	@ (800144c <main+0x3b4>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d116      	bne.n	80011b8 <main+0x120>
        {
            button_pressed = 1;
 800118a:	4bb0      	ldr	r3, [pc, #704]	@ (800144c <main+0x3b4>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
            button_press_time = now;
 8001190:	4baf      	ldr	r3, [pc, #700]	@ (8001450 <main+0x3b8>)
 8001192:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001194:	601a      	str	r2, [r3, #0]
            hold_started = 0;
 8001196:	4baf      	ldr	r3, [pc, #700]	@ (8001454 <main+0x3bc>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
            press_handled = 0;
 800119c:	4bae      	ldr	r3, [pc, #696]	@ (8001458 <main+0x3c0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]
            instant_action_done = 0;  // Reset instant action flag
 80011a2:	4bae      	ldr	r3, [pc, #696]	@ (800145c <main+0x3c4>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
            brightness_at_press = current_brightness;  // Store brightness at press time
 80011a8:	4bad      	ldr	r3, [pc, #692]	@ (8001460 <main+0x3c8>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4bad      	ldr	r3, [pc, #692]	@ (8001464 <main+0x3cc>)
 80011ae:	601a      	str	r2, [r3, #0]
            uart_print("Button PRESSED\r\n");
 80011b0:	4bad      	ldr	r3, [pc, #692]	@ (8001468 <main+0x3d0>)
 80011b2:	0018      	movs	r0, r3
 80011b4:	f000 fac0 	bl	8001738 <uart_print>
        }

        /* --- BUTTON RELEASED (edge) --- */
        if (bs == GPIO_PIN_SET && button_pressed)
 80011b8:	2373      	movs	r3, #115	@ 0x73
 80011ba:	18fb      	adds	r3, r7, r3
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d000      	beq.n	80011c4 <main+0x12c>
 80011c2:	e08c      	b.n	80012de <main+0x246>
 80011c4:	4ba1      	ldr	r3, [pc, #644]	@ (800144c <main+0x3b4>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d100      	bne.n	80011ce <main+0x136>
 80011cc:	e087      	b.n	80012de <main+0x246>
        {
            uint32_t press_duration = now - button_press_time;
 80011ce:	4ba0      	ldr	r3, [pc, #640]	@ (8001450 <main+0x3b8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
            button_pressed = 0;
 80011d8:	4b9c      	ldr	r3, [pc, #624]	@ (800144c <main+0x3b4>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]

            at_extreme = 0;
 80011de:	4ba3      	ldr	r3, [pc, #652]	@ (800146c <main+0x3d4>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
            hold_started = 0;
 80011e4:	4b9b      	ldr	r3, [pc, #620]	@ (8001454 <main+0x3bc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]

//            sprintf(msg, "Button RELEASED (%lums)\r\n", press_duration);
//            uart_print(msg);

            if (press_duration < CLICK_TIME_MS)
 80011ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80011ee:	d842      	bhi.n	8001276 <main+0x1de>
            {
                // Count as click for multi-click detection FIRST
                click_count++;
 80011f0:	4b94      	ldr	r3, [pc, #592]	@ (8001444 <main+0x3ac>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b92      	ldr	r3, [pc, #584]	@ (8001444 <main+0x3ac>)
 80011fa:	701a      	strb	r2, [r3, #0]
                last_click_time = now;
 80011fc:	4b92      	ldr	r3, [pc, #584]	@ (8001448 <main+0x3b0>)
 80011fe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001200:	601a      	str	r2, [r3, #0]

                // SHORT PRESS - if instant action wasn't done, do it now
                if (!instant_action_done && !is_locked)
 8001202:	4b96      	ldr	r3, [pc, #600]	@ (800145c <main+0x3c4>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d163      	bne.n	80012d2 <main+0x23a>
 800120a:	4b99      	ldr	r3, [pc, #612]	@ (8001470 <main+0x3d8>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d15f      	bne.n	80012d2 <main+0x23a>
                {
                    // Perform the toggle now on release
                    if (is_on)
 8001212:	4b98      	ldr	r3, [pc, #608]	@ (8001474 <main+0x3dc>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d016      	beq.n	8001248 <main+0x1b0>
                    {
                        last_brightness = current_brightness;
 800121a:	4b91      	ldr	r3, [pc, #580]	@ (8001460 <main+0x3c8>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b84      	ldr	r3, [pc, #528]	@ (8001430 <main+0x398>)
 8001220:	601a      	str	r2, [r3, #0]

                        // Skip fade if we're in a multi-click sequence
                        if (click_count == 1) {
 8001222:	4b88      	ldr	r3, [pc, #544]	@ (8001444 <main+0x3ac>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d103      	bne.n	8001232 <main+0x19a>
                            smooth_fade_to(0);
 800122a:	2000      	movs	r0, #0
 800122c:	f000 fa14 	bl	8001658 <smooth_fade_to>
 8001230:	e006      	b.n	8001240 <main+0x1a8>
                        } else {
                            current_brightness = 0;
 8001232:	4b8b      	ldr	r3, [pc, #556]	@ (8001460 <main+0x3c8>)
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
                            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001238:	4b78      	ldr	r3, [pc, #480]	@ (800141c <main+0x384>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2200      	movs	r2, #0
 800123e:	635a      	str	r2, [r3, #52]	@ 0x34
                        }
                        is_on = 0;
 8001240:	4b8c      	ldr	r3, [pc, #560]	@ (8001474 <main+0x3dc>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	e044      	b.n	80012d2 <main+0x23a>
                    }
                    else
                    {
                        // Skip fade if we're in a multi-click sequence
                        if (click_count == 1) {
 8001248:	4b7e      	ldr	r3, [pc, #504]	@ (8001444 <main+0x3ac>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d105      	bne.n	800125c <main+0x1c4>
                            smooth_fade_to(last_brightness);
 8001250:	4b77      	ldr	r3, [pc, #476]	@ (8001430 <main+0x398>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	0018      	movs	r0, r3
 8001256:	f000 f9ff 	bl	8001658 <smooth_fade_to>
 800125a:	e008      	b.n	800126e <main+0x1d6>
                        } else {
                            current_brightness = last_brightness;
 800125c:	4b74      	ldr	r3, [pc, #464]	@ (8001430 <main+0x398>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b7f      	ldr	r3, [pc, #508]	@ (8001460 <main+0x3c8>)
 8001262:	601a      	str	r2, [r3, #0]
                            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, last_brightness);
 8001264:	4b6d      	ldr	r3, [pc, #436]	@ (800141c <main+0x384>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a71      	ldr	r2, [pc, #452]	@ (8001430 <main+0x398>)
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	635a      	str	r2, [r3, #52]	@ 0x34
                        }
                        is_on = 1;
 800126e:	4b81      	ldr	r3, [pc, #516]	@ (8001474 <main+0x3dc>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	e02d      	b.n	80012d2 <main+0x23a>
                }
            }
            else
            {
                // LONG PRESS released
                if (is_locked)
 8001276:	4b7e      	ldr	r3, [pc, #504]	@ (8001470 <main+0x3d8>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00a      	beq.n	8001294 <main+0x1fc>
                {
                    // Turn off momentary light
                    smooth_fade_to(0);
 800127e:	2000      	movs	r0, #0
 8001280:	f000 f9ea 	bl	8001658 <smooth_fade_to>
                    current_brightness = 0;
 8001284:	4b76      	ldr	r3, [pc, #472]	@ (8001460 <main+0x3c8>)
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
                    uart_print(">> Momentary OFF\r\n");
 800128a:	4b7b      	ldr	r3, [pc, #492]	@ (8001478 <main+0x3e0>)
 800128c:	0018      	movs	r0, r3
 800128e:	f000 fa53 	bl	8001738 <uart_print>
 8001292:	e01b      	b.n	80012cc <main+0x234>
                }
                else
                {
                    // Update is_on state based on current brightness
                    if (current_brightness > 0)
 8001294:	4b72      	ldr	r3, [pc, #456]	@ (8001460 <main+0x3c8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d007      	beq.n	80012ac <main+0x214>
                    {
                        is_on = 1;
 800129c:	4b75      	ldr	r3, [pc, #468]	@ (8001474 <main+0x3dc>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
                        last_brightness = current_brightness;
 80012a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001460 <main+0x3c8>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b62      	ldr	r3, [pc, #392]	@ (8001430 <main+0x398>)
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	e002      	b.n	80012b2 <main+0x21a>
                    }
                    else
                    {
                        is_on = 0;
 80012ac:	4b71      	ldr	r3, [pc, #452]	@ (8001474 <main+0x3dc>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
                    }
                    sprintf(msg, ">> Hold released: is_on=%d, brightness=%lu\r\n",
 80012b2:	4b70      	ldr	r3, [pc, #448]	@ (8001474 <main+0x3dc>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	001a      	movs	r2, r3
 80012b8:	4b69      	ldr	r3, [pc, #420]	@ (8001460 <main+0x3c8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	496f      	ldr	r1, [pc, #444]	@ (800147c <main+0x3e4>)
 80012be:	0038      	movs	r0, r7
 80012c0:	f004 f90c 	bl	80054dc <siprintf>
                            is_on, current_brightness);
                    uart_print(msg);
 80012c4:	003b      	movs	r3, r7
 80012c6:	0018      	movs	r0, r3
 80012c8:	f000 fa36 	bl	8001738 <uart_print>
                }
                // Reset click counter after hold
                click_count = 0;
 80012cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001444 <main+0x3ac>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
            }

            press_handled = 0;
 80012d2:	4b61      	ldr	r3, [pc, #388]	@ (8001458 <main+0x3c0>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
            instant_action_done = 0;
 80012d8:	4b60      	ldr	r3, [pc, #384]	@ (800145c <main+0x3c4>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
        }

        /* --- BUTTON HELD (after crossing CLICK_TIME_MS) --- */
        if (button_pressed && !hold_started && (now - button_press_time) > CLICK_TIME_MS)
 80012de:	4b5b      	ldr	r3, [pc, #364]	@ (800144c <main+0x3b4>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d069      	beq.n	80013ba <main+0x322>
 80012e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001454 <main+0x3bc>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d165      	bne.n	80013ba <main+0x322>
 80012ee:	4b58      	ldr	r3, [pc, #352]	@ (8001450 <main+0x3b8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2bc8      	cmp	r3, #200	@ 0xc8
 80012f8:	d95f      	bls.n	80013ba <main+0x322>
        {
            hold_started = 1;
 80012fa:	4b56      	ldr	r3, [pc, #344]	@ (8001454 <main+0x3bc>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
            click_count = 0; // Clear clicks on hold
 8001300:	4b50      	ldr	r3, [pc, #320]	@ (8001444 <main+0x3ac>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]

            if (is_locked)
 8001306:	4b5a      	ldr	r3, [pc, #360]	@ (8001470 <main+0x3d8>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00d      	beq.n	800132a <main+0x292>
            {
                // Lockout: turn on momentary light at 5%
                uart_print(">> LOCKOUT: Momentary ON (5%)\r\n");
 800130e:	4b5c      	ldr	r3, [pc, #368]	@ (8001480 <main+0x3e8>)
 8001310:	0018      	movs	r0, r3
 8001312:	f000 fa11 	bl	8001738 <uart_print>
                smooth_fade_to(momentary_brightness);
 8001316:	4b4a      	ldr	r3, [pc, #296]	@ (8001440 <main+0x3a8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	0018      	movs	r0, r3
 800131c:	f000 f99c 	bl	8001658 <smooth_fade_to>
                current_brightness = momentary_brightness;
 8001320:	4b47      	ldr	r3, [pc, #284]	@ (8001440 <main+0x3a8>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b4e      	ldr	r3, [pc, #312]	@ (8001460 <main+0x3c8>)
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	e047      	b.n	80013ba <main+0x322>
            }
            else
            {
                // Normal ramping mode - NO TOGGLE, just start ramping from current state
                uart_print(">> HOLD mode activated - starting ramp\r\n");
 800132a:	4b56      	ldr	r3, [pc, #344]	@ (8001484 <main+0x3ec>)
 800132c:	0018      	movs	r0, r3
 800132e:	f000 fa03 	bl	8001738 <uart_print>

                // Determine ramp direction based on brightness at press time
                if (brightness_at_press <= min_ramp_brightness)
 8001332:	4b4c      	ldr	r3, [pc, #304]	@ (8001464 <main+0x3cc>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b41      	ldr	r3, [pc, #260]	@ (800143c <main+0x3a4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	429a      	cmp	r2, r3
 800133c:	d807      	bhi.n	800134e <main+0x2b6>
                {
                    ramp_direction = 1;  // force ramp UP
 800133e:	4b52      	ldr	r3, [pc, #328]	@ (8001488 <main+0x3f0>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
                    uart_print(">> At MIN - forcing ramp UP\r\n");
 8001344:	4b51      	ldr	r3, [pc, #324]	@ (800148c <main+0x3f4>)
 8001346:	0018      	movs	r0, r3
 8001348:	f000 f9f6 	bl	8001738 <uart_print>
 800134c:	e024      	b.n	8001398 <main+0x300>
                }
                else if (brightness_at_press >= max_brightness)
 800134e:	4b45      	ldr	r3, [pc, #276]	@ (8001464 <main+0x3cc>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4b4f      	ldr	r3, [pc, #316]	@ (8001490 <main+0x3f8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d307      	bcc.n	800136a <main+0x2d2>
                {
                    ramp_direction = 0;  // force ramp DOWN
 800135a:	4b4b      	ldr	r3, [pc, #300]	@ (8001488 <main+0x3f0>)
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
                    uart_print(">> At MAX - forcing ramp DOWN\r\n");
 8001360:	4b4c      	ldr	r3, [pc, #304]	@ (8001494 <main+0x3fc>)
 8001362:	0018      	movs	r0, r3
 8001364:	f000 f9e8 	bl	8001738 <uart_print>
 8001368:	e016      	b.n	8001398 <main+0x300>
                }
                else
                {
                    // Toggle direction for middle brightness values
                    ramp_direction ^= 1;
 800136a:	4b47      	ldr	r3, [pc, #284]	@ (8001488 <main+0x3f0>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2201      	movs	r2, #1
 8001370:	4053      	eors	r3, r2
 8001372:	b2da      	uxtb	r2, r3
 8001374:	4b44      	ldr	r3, [pc, #272]	@ (8001488 <main+0x3f0>)
 8001376:	701a      	strb	r2, [r3, #0]
                    sprintf(msg, ">> Toggling ramp direction to %s\r\n",
                            ramp_direction ? "UP" : "DOWN");
 8001378:	4b43      	ldr	r3, [pc, #268]	@ (8001488 <main+0x3f0>)
 800137a:	781b      	ldrb	r3, [r3, #0]
                    sprintf(msg, ">> Toggling ramp direction to %s\r\n",
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <main+0x2ec>
 8001380:	4b45      	ldr	r3, [pc, #276]	@ (8001498 <main+0x400>)
 8001382:	e000      	b.n	8001386 <main+0x2ee>
 8001384:	4b45      	ldr	r3, [pc, #276]	@ (800149c <main+0x404>)
 8001386:	4946      	ldr	r1, [pc, #280]	@ (80014a0 <main+0x408>)
 8001388:	0038      	movs	r0, r7
 800138a:	001a      	movs	r2, r3
 800138c:	f004 f8a6 	bl	80054dc <siprintf>
                    uart_print(msg);
 8001390:	003b      	movs	r3, r7
 8001392:	0018      	movs	r0, r3
 8001394:	f000 f9d0 	bl	8001738 <uart_print>
                }

                sprintf(msg, ">> HOLD started from %lu, direction: %s\r\n",
 8001398:	4b31      	ldr	r3, [pc, #196]	@ (8001460 <main+0x3c8>)
 800139a:	681a      	ldr	r2, [r3, #0]
                        current_brightness, ramp_direction ? "UP" : "DOWN");
 800139c:	4b3a      	ldr	r3, [pc, #232]	@ (8001488 <main+0x3f0>)
 800139e:	781b      	ldrb	r3, [r3, #0]
                sprintf(msg, ">> HOLD started from %lu, direction: %s\r\n",
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <main+0x310>
 80013a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001498 <main+0x400>)
 80013a6:	e000      	b.n	80013aa <main+0x312>
 80013a8:	4b3c      	ldr	r3, [pc, #240]	@ (800149c <main+0x404>)
 80013aa:	493e      	ldr	r1, [pc, #248]	@ (80014a4 <main+0x40c>)
 80013ac:	0038      	movs	r0, r7
 80013ae:	f004 f895 	bl	80054dc <siprintf>
                uart_print(msg);
 80013b2:	003b      	movs	r3, r7
 80013b4:	0018      	movs	r0, r3
 80013b6:	f000 f9bf 	bl	8001738 <uart_print>
            }
        }

        /* --- Perform ramping if hold is active (not in lockout) --- */
        if (hold_started && !at_extreme && !is_locked)
 80013ba:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <main+0x3bc>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d100      	bne.n	80013c4 <main+0x32c>
 80013c2:	e09f      	b.n	8001504 <main+0x46c>
 80013c4:	4b29      	ldr	r3, [pc, #164]	@ (800146c <main+0x3d4>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d000      	beq.n	80013ce <main+0x336>
 80013cc:	e09a      	b.n	8001504 <main+0x46c>
 80013ce:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <main+0x3d8>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d000      	beq.n	80013d8 <main+0x340>
 80013d6:	e095      	b.n	8001504 <main+0x46c>
        {
            if (ramp_direction == 1) // ramp UP
 80013d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <main+0x3f0>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d165      	bne.n	80014ac <main+0x414>
            {
                uint32_t step = 50;  // Reduced step size for smoother ramping
 80013e0:	2332      	movs	r3, #50	@ 0x32
 80013e2:	667b      	str	r3, [r7, #100]	@ 0x64
                if (current_brightness + step >= max_brightness)
 80013e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <main+0x3c8>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80013ea:	18d2      	adds	r2, r2, r3
 80013ec:	4b28      	ldr	r3, [pc, #160]	@ (8001490 <main+0x3f8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d30b      	bcc.n	800140c <main+0x374>
                {
                    current_brightness = max_brightness;
 80013f4:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <main+0x3f8>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <main+0x3c8>)
 80013fa:	601a      	str	r2, [r3, #0]
                    at_extreme = 1;
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <main+0x3d4>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
                    uart_print(">> HOLD: MAX reached\r\n");
 8001402:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <main+0x410>)
 8001404:	0018      	movs	r0, r3
 8001406:	f000 f997 	bl	8001738 <uart_print>
 800140a:	e06b      	b.n	80014e4 <main+0x44c>
                }
                else
                {
                    current_brightness += step;
 800140c:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <main+0x3c8>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001412:	18d2      	adds	r2, r2, r3
 8001414:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <main+0x3c8>)
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	e064      	b.n	80014e4 <main+0x44c>
 800141a:	46c0      	nop			@ (mov r8, r8)
 800141c:	20000198 	.word	0x20000198
 8001420:	0000270f 	.word	0x0000270f
 8001424:	08005e2c 	.word	0x08005e2c
 8001428:	08005e5c 	.word	0x08005e5c
 800142c:	08005e7c 	.word	0x08005e7c
 8001430:	20000298 	.word	0x20000298
 8001434:	00000bb7 	.word	0x00000bb7
 8001438:	200002a4 	.word	0x200002a4
 800143c:	2000029c 	.word	0x2000029c
 8001440:	200002a0 	.word	0x200002a0
 8001444:	20000290 	.word	0x20000290
 8001448:	20000294 	.word	0x20000294
 800144c:	20000280 	.word	0x20000280
 8001450:	20000284 	.word	0x20000284
 8001454:	20000289 	.word	0x20000289
 8001458:	2000028a 	.word	0x2000028a
 800145c:	2000028b 	.word	0x2000028b
 8001460:	2000027c 	.word	0x2000027c
 8001464:	2000028c 	.word	0x2000028c
 8001468:	08005e98 	.word	0x08005e98
 800146c:	20000288 	.word	0x20000288
 8001470:	20000279 	.word	0x20000279
 8001474:	20000278 	.word	0x20000278
 8001478:	08005eac 	.word	0x08005eac
 800147c:	08005ec0 	.word	0x08005ec0
 8001480:	08005ef0 	.word	0x08005ef0
 8001484:	08005f10 	.word	0x08005f10
 8001488:	20000008 	.word	0x20000008
 800148c:	08005f3c 	.word	0x08005f3c
 8001490:	20000004 	.word	0x20000004
 8001494:	08005f5c 	.word	0x08005f5c
 8001498:	08005f7c 	.word	0x08005f7c
 800149c:	08005f80 	.word	0x08005f80
 80014a0:	08005f88 	.word	0x08005f88
 80014a4:	08005fac 	.word	0x08005fac
 80014a8:	08005fd8 	.word	0x08005fd8
                }
            }
            else // ramp DOWN
            {
                uint32_t step = 50;  // Reduced step size for smoother ramping
 80014ac:	2332      	movs	r3, #50	@ 0x32
 80014ae:	66bb      	str	r3, [r7, #104]	@ 0x68
                if (current_brightness <= min_ramp_brightness + step)
 80014b0:	4b16      	ldr	r3, [pc, #88]	@ (800150c <main+0x474>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014b6:	18d2      	adds	r2, r2, r3
 80014b8:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <main+0x478>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d30b      	bcc.n	80014d8 <main+0x440>
                {
                    current_brightness = min_ramp_brightness;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <main+0x474>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <main+0x478>)
 80014c6:	601a      	str	r2, [r3, #0]
                    at_extreme = 1;
 80014c8:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <main+0x47c>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
                    uart_print(">> HOLD: MIN reached (5%)\r\n");
 80014ce:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <main+0x480>)
 80014d0:	0018      	movs	r0, r3
 80014d2:	f000 f931 	bl	8001738 <uart_print>
 80014d6:	e005      	b.n	80014e4 <main+0x44c>
                }
                else
                {
                    current_brightness -= step;
 80014d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001510 <main+0x478>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014de:	1ad2      	subs	r2, r2, r3
 80014e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <main+0x478>)
 80014e2:	601a      	str	r2, [r3, #0]
                }
            }

            target_brightness = current_brightness;
 80014e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001510 <main+0x478>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <main+0x484>)
 80014ea:	601a      	str	r2, [r3, #0]
            last_brightness = current_brightness;
 80014ec:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <main+0x478>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001520 <main+0x488>)
 80014f2:	601a      	str	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 80014f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <main+0x48c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a05      	ldr	r2, [pc, #20]	@ (8001510 <main+0x478>)
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	635a      	str	r2, [r3, #52]	@ 0x34

            // Slower ramp - 2 seconds from 5% to 100%
            HAL_Delay(10);
 80014fe:	200a      	movs	r0, #10
 8001500:	f000 fe8a 	bl	8002218 <HAL_Delay>
        }

        HAL_Delay(1); // small loop delay
 8001504:	2001      	movs	r0, #1
 8001506:	f000 fe87 	bl	8002218 <HAL_Delay>
    {
 800150a:	e613      	b.n	8001134 <main+0x9c>
 800150c:	2000029c 	.word	0x2000029c
 8001510:	2000027c 	.word	0x2000027c
 8001514:	20000288 	.word	0x20000288
 8001518:	08005ff0 	.word	0x08005ff0
 800151c:	20000000 	.word	0x20000000
 8001520:	20000298 	.word	0x20000298
 8001524:	20000198 	.word	0x20000198

08001528 <handle_click_sequence>:
    }
}

void handle_click_sequence(uint8_t clicks)
{
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b09d      	sub	sp, #116	@ 0x74
 800152c:	af00      	add	r7, sp, #0
 800152e:	0002      	movs	r2, r0
 8001530:	1dfb      	adds	r3, r7, #7
 8001532:	701a      	strb	r2, [r3, #0]
    char msg[100];
    sprintf(msg, ">> Processing %d click(s)\r\n", clicks);
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	781a      	ldrb	r2, [r3, #0]
 8001538:	493b      	ldr	r1, [pc, #236]	@ (8001628 <handle_click_sequence+0x100>)
 800153a:	240c      	movs	r4, #12
 800153c:	193b      	adds	r3, r7, r4
 800153e:	0018      	movs	r0, r3
 8001540:	f003 ffcc 	bl	80054dc <siprintf>
    uart_print(msg);
 8001544:	193b      	adds	r3, r7, r4
 8001546:	0018      	movs	r0, r3
 8001548:	f000 f8f6 	bl	8001738 <uart_print>

    if (is_locked)
 800154c:	4b37      	ldr	r3, [pc, #220]	@ (800162c <handle_click_sequence+0x104>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d02e      	beq.n	80015b2 <handle_click_sequence+0x8a>
    {
        /* LOCKOUT MODE BEHAVIOR */
        if (clicks == 4)
 8001554:	1dfb      	adds	r3, r7, #7
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b04      	cmp	r3, #4
 800155a:	d110      	bne.n	800157e <handle_click_sequence+0x56>
        {
            // 4 clicks: Exit lockout
            is_locked = 0;
 800155c:	4b33      	ldr	r3, [pc, #204]	@ (800162c <handle_click_sequence+0x104>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
            is_on = 0;  // Start in OFF state when exiting lockout
 8001562:	4b33      	ldr	r3, [pc, #204]	@ (8001630 <handle_click_sequence+0x108>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
            current_brightness = 0;
 8001568:	4b32      	ldr	r3, [pc, #200]	@ (8001634 <handle_click_sequence+0x10c>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
            smooth_fade_to(0);
 800156e:	2000      	movs	r0, #0
 8001570:	f000 f872 	bl	8001658 <smooth_fade_to>
            uart_print(">> UNLOCKED - Back to OFF\r\n");
 8001574:	4b30      	ldr	r3, [pc, #192]	@ (8001638 <handle_click_sequence+0x110>)
 8001576:	0018      	movs	r0, r3
 8001578:	f000 f8de 	bl	8001738 <uart_print>
        {
            sprintf(msg, ">> %d click(s) - no action assigned\r\n", clicks);
            uart_print(msg);
        }
    }
}
 800157c:	e050      	b.n	8001620 <handle_click_sequence+0xf8>
        else if (clicks == 3)
 800157e:	1dfb      	adds	r3, r7, #7
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b03      	cmp	r3, #3
 8001584:	d108      	bne.n	8001598 <handle_click_sequence+0x70>
            uart_print(">> LOCKOUT: Battery Check\r\n");
 8001586:	4b2d      	ldr	r3, [pc, #180]	@ (800163c <handle_click_sequence+0x114>)
 8001588:	0018      	movs	r0, r3
 800158a:	f000 f8d5 	bl	8001738 <uart_print>
            uart_print("Battery: OK (placeholder)\r\n");
 800158e:	4b2c      	ldr	r3, [pc, #176]	@ (8001640 <handle_click_sequence+0x118>)
 8001590:	0018      	movs	r0, r3
 8001592:	f000 f8d1 	bl	8001738 <uart_print>
}
 8001596:	e043      	b.n	8001620 <handle_click_sequence+0xf8>
            sprintf(msg, ">> LOCKOUT: %d click(s) - no action\r\n", clicks);
 8001598:	1dfb      	adds	r3, r7, #7
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	4929      	ldr	r1, [pc, #164]	@ (8001644 <handle_click_sequence+0x11c>)
 800159e:	240c      	movs	r4, #12
 80015a0:	193b      	adds	r3, r7, r4
 80015a2:	0018      	movs	r0, r3
 80015a4:	f003 ff9a 	bl	80054dc <siprintf>
            uart_print(msg);
 80015a8:	193b      	adds	r3, r7, r4
 80015aa:	0018      	movs	r0, r3
 80015ac:	f000 f8c4 	bl	8001738 <uart_print>
}
 80015b0:	e036      	b.n	8001620 <handle_click_sequence+0xf8>
        if (clicks == 1)
 80015b2:	1dfb      	adds	r3, r7, #7
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d10d      	bne.n	80015d6 <handle_click_sequence+0xae>
            sprintf(msg, ">> Single click already handled (is_on=%d)\r\n", is_on);
 80015ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001630 <handle_click_sequence+0x108>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	001a      	movs	r2, r3
 80015c0:	4921      	ldr	r1, [pc, #132]	@ (8001648 <handle_click_sequence+0x120>)
 80015c2:	240c      	movs	r4, #12
 80015c4:	193b      	adds	r3, r7, r4
 80015c6:	0018      	movs	r0, r3
 80015c8:	f003 ff88 	bl	80054dc <siprintf>
            uart_print(msg);
 80015cc:	193b      	adds	r3, r7, r4
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 f8b2 	bl	8001738 <uart_print>
}
 80015d4:	e024      	b.n	8001620 <handle_click_sequence+0xf8>
        else if (clicks == 4)
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d114      	bne.n	8001608 <handle_click_sequence+0xe0>
            uart_print(">> ENTERING LOCKOUT MODE\r\n");
 80015de:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <handle_click_sequence+0x124>)
 80015e0:	0018      	movs	r0, r3
 80015e2:	f000 f8a9 	bl	8001738 <uart_print>
            is_locked = 1;
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <handle_click_sequence+0x104>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
            is_on = 0;
 80015ec:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <handle_click_sequence+0x108>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
            smooth_fade_to(0);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f000 f830 	bl	8001658 <smooth_fade_to>
            current_brightness = 0;
 80015f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <handle_click_sequence+0x10c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
            uart_print(">> Lockout active - brightness at 0\r\n");
 80015fe:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <handle_click_sequence+0x128>)
 8001600:	0018      	movs	r0, r3
 8001602:	f000 f899 	bl	8001738 <uart_print>
}
 8001606:	e00b      	b.n	8001620 <handle_click_sequence+0xf8>
            sprintf(msg, ">> %d click(s) - no action assigned\r\n", clicks);
 8001608:	1dfb      	adds	r3, r7, #7
 800160a:	781a      	ldrb	r2, [r3, #0]
 800160c:	4911      	ldr	r1, [pc, #68]	@ (8001654 <handle_click_sequence+0x12c>)
 800160e:	240c      	movs	r4, #12
 8001610:	193b      	adds	r3, r7, r4
 8001612:	0018      	movs	r0, r3
 8001614:	f003 ff62 	bl	80054dc <siprintf>
            uart_print(msg);
 8001618:	193b      	adds	r3, r7, r4
 800161a:	0018      	movs	r0, r3
 800161c:	f000 f88c 	bl	8001738 <uart_print>
}
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b01d      	add	sp, #116	@ 0x74
 8001626:	bd90      	pop	{r4, r7, pc}
 8001628:	0800600c 	.word	0x0800600c
 800162c:	20000279 	.word	0x20000279
 8001630:	20000278 	.word	0x20000278
 8001634:	2000027c 	.word	0x2000027c
 8001638:	08006028 	.word	0x08006028
 800163c:	08006044 	.word	0x08006044
 8001640:	08006060 	.word	0x08006060
 8001644:	0800607c 	.word	0x0800607c
 8001648:	080060a4 	.word	0x080060a4
 800164c:	080060d4 	.word	0x080060d4
 8001650:	080060f0 	.word	0x080060f0
 8001654:	08006118 	.word	0x08006118

08001658 <smooth_fade_to>:

void smooth_fade_to(uint32_t target)
{
 8001658:	b5b0      	push	{r4, r5, r7, lr}
 800165a:	b09c      	sub	sp, #112	@ 0x70
 800165c:	af02      	add	r7, sp, #8
 800165e:	6078      	str	r0, [r7, #4]
    char msg[80];
    uint32_t start_brightness = current_brightness;
 8001660:	4b2f      	ldr	r3, [pc, #188]	@ (8001720 <smooth_fade_to+0xc8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	663b      	str	r3, [r7, #96]	@ 0x60
    int32_t brightness_diff = (int32_t)target - (int32_t)start_brightness;
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t step_delay = FADE_TIME_MS / FADE_STEPS;
 800166e:	230f      	movs	r3, #15
 8001670:	65bb      	str	r3, [r7, #88]	@ 0x58

    sprintf(msg, "Fading from %lu to %lu\r\n", start_brightness, target);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001676:	492b      	ldr	r1, [pc, #172]	@ (8001724 <smooth_fade_to+0xcc>)
 8001678:	2408      	movs	r4, #8
 800167a:	1938      	adds	r0, r7, r4
 800167c:	f003 ff2e 	bl	80054dc <siprintf>
    uart_print(msg);
 8001680:	193b      	adds	r3, r7, r4
 8001682:	0018      	movs	r0, r3
 8001684:	f000 f858 	bl	8001738 <uart_print>

    for (int i = 1; i <= FADE_STEPS; i++)
 8001688:	2301      	movs	r3, #1
 800168a:	667b      	str	r3, [r7, #100]	@ 0x64
 800168c:	e018      	b.n	80016c0 <smooth_fade_to+0x68>
    {
        current_brightness = start_brightness + (brightness_diff * i / FADE_STEPS);
 800168e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001690:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001692:	4353      	muls	r3, r2
 8001694:	210a      	movs	r1, #10
 8001696:	0018      	movs	r0, r3
 8001698:	f7fe fdd2 	bl	8000240 <__divsi3>
 800169c:	0003      	movs	r3, r0
 800169e:	001a      	movs	r2, r3
 80016a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016a2:	18d2      	adds	r2, r2, r3
 80016a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <smooth_fade_to+0xc8>)
 80016a6:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <smooth_fade_to+0xd0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001720 <smooth_fade_to+0xc8>)
 80016ae:	6812      	ldr	r2, [r2, #0]
 80016b0:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_Delay(step_delay);
 80016b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016b4:	0018      	movs	r0, r3
 80016b6:	f000 fdaf 	bl	8002218 <HAL_Delay>
    for (int i = 1; i <= FADE_STEPS; i++)
 80016ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016bc:	3301      	adds	r3, #1
 80016be:	667b      	str	r3, [r7, #100]	@ 0x64
 80016c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016c2:	2b0a      	cmp	r3, #10
 80016c4:	dde3      	ble.n	800168e <smooth_fade_to+0x36>
    }

    current_brightness = target;
 80016c6:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <smooth_fade_to+0xc8>)
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, current_brightness);
 80016cc:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <smooth_fade_to+0xd0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a13      	ldr	r2, [pc, #76]	@ (8001720 <smooth_fade_to+0xc8>)
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	635a      	str	r2, [r3, #52]	@ 0x34

    sprintf(msg, "Fade complete at %lu (%.1f%%)\r\n",
 80016d6:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <smooth_fade_to+0xc8>)
 80016d8:	681c      	ldr	r4, [r3, #0]
            current_brightness, (current_brightness * 100.0) / 9999.0);
 80016da:	4b11      	ldr	r3, [pc, #68]	@ (8001720 <smooth_fade_to+0xc8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	0018      	movs	r0, r3
 80016e0:	f7ff fc98 	bl	8001014 <__aeabi_ui2d>
 80016e4:	2200      	movs	r2, #0
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <smooth_fade_to+0xd4>)
 80016e8:	f7ff f9ae 	bl	8000a48 <__aeabi_dmul>
 80016ec:	0002      	movs	r2, r0
 80016ee:	000b      	movs	r3, r1
 80016f0:	0010      	movs	r0, r2
 80016f2:	0019      	movs	r1, r3
    sprintf(msg, "Fade complete at %lu (%.1f%%)\r\n",
 80016f4:	2200      	movs	r2, #0
 80016f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <smooth_fade_to+0xd8>)
 80016f8:	f7fe fe8e 	bl	8000418 <__aeabi_ddiv>
 80016fc:	0002      	movs	r2, r0
 80016fe:	000b      	movs	r3, r1
 8001700:	490c      	ldr	r1, [pc, #48]	@ (8001734 <smooth_fade_to+0xdc>)
 8001702:	2508      	movs	r5, #8
 8001704:	1978      	adds	r0, r7, r5
 8001706:	9200      	str	r2, [sp, #0]
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	0022      	movs	r2, r4
 800170c:	f003 fee6 	bl	80054dc <siprintf>
    uart_print(msg);
 8001710:	197b      	adds	r3, r7, r5
 8001712:	0018      	movs	r0, r3
 8001714:	f000 f810 	bl	8001738 <uart_print>
}
 8001718:	46c0      	nop			@ (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b01a      	add	sp, #104	@ 0x68
 800171e:	bdb0      	pop	{r4, r5, r7, pc}
 8001720:	2000027c 	.word	0x2000027c
 8001724:	08006140 	.word	0x08006140
 8001728:	20000198 	.word	0x20000198
 800172c:	40590000 	.word	0x40590000
 8001730:	40c38780 	.word	0x40c38780
 8001734:	0800615c 	.word	0x0800615c

08001738 <uart_print>:
        j++;
    }
}

void uart_print(const char* str)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	0018      	movs	r0, r3
 8001744:	f7fe fce0 	bl	8000108 <strlen>
 8001748:	0003      	movs	r3, r0
 800174a:	b29a      	uxth	r2, r3
 800174c:	23fa      	movs	r3, #250	@ 0xfa
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	4803      	ldr	r0, [pc, #12]	@ (8001760 <uart_print+0x28>)
 8001754:	f003 f952 	bl	80049fc <HAL_UART_Transmit>
}
 8001758:	46c0      	nop			@ (mov r8, r8)
 800175a:	46bd      	mov	sp, r7
 800175c:	b002      	add	sp, #8
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200001e4 	.word	0x200001e4

08001764 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001764:	b590      	push	{r4, r7, lr}
 8001766:	b08d      	sub	sp, #52	@ 0x34
 8001768:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	2414      	movs	r4, #20
 800176c:	193b      	adds	r3, r7, r4
 800176e:	0018      	movs	r0, r3
 8001770:	231c      	movs	r3, #28
 8001772:	001a      	movs	r2, r3
 8001774:	2100      	movs	r1, #0
 8001776:	f003 fed3 	bl	8005520 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177a:	003b      	movs	r3, r7
 800177c:	0018      	movs	r0, r3
 800177e:	2314      	movs	r3, #20
 8001780:	001a      	movs	r2, r3
 8001782:	2100      	movs	r1, #0
 8001784:	f003 fecc 	bl	8005520 <memset>

    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001788:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <SystemClock_Config+0x98>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2207      	movs	r2, #7
 800178e:	4393      	bics	r3, r2
 8001790:	001a      	movs	r2, r3
 8001792:	4b1a      	ldr	r3, [pc, #104]	@ (80017fc <SystemClock_Config+0x98>)
 8001794:	2101      	movs	r1, #1
 8001796:	430a      	orrs	r2, r1
 8001798:	601a      	str	r2, [r3, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800179a:	193b      	adds	r3, r7, r4
 800179c:	2202      	movs	r2, #2
 800179e:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	0052      	lsls	r2, r2, #1
 80017a6:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80017a8:	193b      	adds	r3, r7, r4
 80017aa:	2200      	movs	r2, #0
 80017ac:	611a      	str	r2, [r3, #16]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ae:	193b      	adds	r3, r7, r4
 80017b0:	2240      	movs	r2, #64	@ 0x40
 80017b2:	615a      	str	r2, [r3, #20]
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b4:	193b      	adds	r3, r7, r4
 80017b6:	0018      	movs	r0, r3
 80017b8:	f001 fc34 	bl	8003024 <HAL_RCC_OscConfig>
 80017bc:	1e03      	subs	r3, r0, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0x60>
    {
        Error_Handler();
 80017c0:	f000 fa68 	bl	8001c94 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80017c4:	003b      	movs	r3, r7
 80017c6:	2207      	movs	r2, #7
 80017c8:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017ca:	003b      	movs	r3, r7
 80017cc:	2200      	movs	r2, #0
 80017ce:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017d0:	003b      	movs	r3, r7
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80017d6:	003b      	movs	r3, r7
 80017d8:	2200      	movs	r2, #0
 80017da:	60da      	str	r2, [r3, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80017dc:	003b      	movs	r3, r7
 80017de:	2200      	movs	r2, #0
 80017e0:	611a      	str	r2, [r3, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017e2:	003b      	movs	r3, r7
 80017e4:	2101      	movs	r1, #1
 80017e6:	0018      	movs	r0, r3
 80017e8:	f001 fe00 	bl	80033ec <HAL_RCC_ClockConfig>
 80017ec:	1e03      	subs	r3, r0, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0x90>
    {
        Error_Handler();
 80017f0:	f000 fa50 	bl	8001c94 <Error_Handler>
    }
}
 80017f4:	46c0      	nop			@ (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b00d      	add	sp, #52	@ 0x34
 80017fa:	bd90      	pop	{r4, r7, pc}
 80017fc:	40022000 	.word	0x40022000

08001800 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	0018      	movs	r0, r3
 800180a:	230c      	movs	r3, #12
 800180c:	001a      	movs	r2, r3
 800180e:	2100      	movs	r1, #0
 8001810:	f003 fe86 	bl	8005520 <memset>
    hadc1.Instance = ADC1;
 8001814:	4b2b      	ldr	r3, [pc, #172]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001816:	4a2c      	ldr	r2, [pc, #176]	@ (80018c8 <MX_ADC1_Init+0xc8>)
 8001818:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800181a:	4b2a      	ldr	r3, [pc, #168]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800181c:	2280      	movs	r2, #128	@ 0x80
 800181e:	05d2      	lsls	r2, r2, #23
 8001820:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001822:	4b28      	ldr	r3, [pc, #160]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001828:	4b26      	ldr	r3, [pc, #152]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800182e:	4b25      	ldr	r3, [pc, #148]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001830:	2280      	movs	r2, #128	@ 0x80
 8001832:	0612      	lsls	r2, r2, #24
 8001834:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001836:	4b23      	ldr	r3, [pc, #140]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001838:	2204      	movs	r2, #4
 800183a:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 800183c:	4b21      	ldr	r3, [pc, #132]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800183e:	2200      	movs	r2, #0
 8001840:	761a      	strb	r2, [r3, #24]
    hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001842:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001844:	2200      	movs	r2, #0
 8001846:	765a      	strb	r2, [r3, #25]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001848:	4b1e      	ldr	r3, [pc, #120]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800184a:	2200      	movs	r2, #0
 800184c:	769a      	strb	r2, [r3, #26]
    hadc1.Init.NbrOfConversion = 1;
 800184e:	4b1d      	ldr	r3, [pc, #116]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001850:	2201      	movs	r2, #1
 8001852:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001856:	2220      	movs	r2, #32
 8001858:	2100      	movs	r1, #0
 800185a:	5499      	strb	r1, [r3, r2]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800185c:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800185e:	2200      	movs	r2, #0
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001862:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001864:	2200      	movs	r2, #0
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001868:	4b16      	ldr	r3, [pc, #88]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800186a:	222c      	movs	r2, #44	@ 0x2c
 800186c:	2100      	movs	r1, #0
 800186e:	5499      	strb	r1, [r3, r2]
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001870:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001872:	2200      	movs	r2, #0
 8001874:	631a      	str	r2, [r3, #48]	@ 0x30
    hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001876:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001878:	2200      	movs	r2, #0
 800187a:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800187e:	223c      	movs	r2, #60	@ 0x3c
 8001880:	2100      	movs	r1, #0
 8001882:	5499      	strb	r1, [r3, r2]
    hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001884:	4b0f      	ldr	r3, [pc, #60]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 8001886:	2200      	movs	r2, #0
 8001888:	64da      	str	r2, [r3, #76]	@ 0x4c
    if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 800188a:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 800188c:	0018      	movs	r0, r3
 800188e:	f000 fdf5 	bl	800247c <HAL_ADC_Init>
 8001892:	1e03      	subs	r3, r0, #0
 8001894:	d001      	beq.n	800189a <MX_ADC1_Init+0x9a>
 8001896:	f000 f9fd 	bl	8001c94 <Error_Handler>
    sConfig.Channel = ADC_CHANNEL_8;
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	4a0b      	ldr	r2, [pc, #44]	@ (80018cc <MX_ADC1_Init+0xcc>)
 800189e:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2201      	movs	r2, #1
 80018a4:	605a      	str	r2, [r3, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 80018a6:	1d3a      	adds	r2, r7, #4
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <MX_ADC1_Init+0xc4>)
 80018aa:	0011      	movs	r1, r2
 80018ac:	0018      	movs	r0, r3
 80018ae:	f000 ff8b 	bl	80027c8 <HAL_ADC_ConfigChannel>
 80018b2:	1e03      	subs	r3, r0, #0
 80018b4:	d001      	beq.n	80018ba <MX_ADC1_Init+0xba>
 80018b6:	f000 f9ed 	bl	8001c94 <Error_Handler>
}
 80018ba:	46c0      	nop			@ (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b004      	add	sp, #16
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			@ (mov r8, r8)
 80018c4:	20000084 	.word	0x20000084
 80018c8:	40012400 	.word	0x40012400
 80018cc:	20000100 	.word	0x20000100

080018d0 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
    hspi1.Instance = SPI1;
 80018d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <MX_SPI1_Init+0x78>)
 80018d8:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018dc:	2282      	movs	r2, #130	@ 0x82
 80018de:	0052      	lsls	r2, r2, #1
 80018e0:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018e2:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e8:	4b16      	ldr	r3, [pc, #88]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018ea:	22e0      	movs	r2, #224	@ 0xe0
 80018ec:	00d2      	lsls	r2, r2, #3
 80018ee:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018f0:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018f6:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_SPI1_Init+0x74>)
 80018fe:	2280      	movs	r2, #128	@ 0x80
 8001900:	02d2      	lsls	r2, r2, #11
 8001902:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <MX_SPI1_Init+0x74>)
 8001906:	2210      	movs	r2, #16
 8001908:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <MX_SPI1_Init+0x74>)
 800190c:	2200      	movs	r2, #0
 800190e:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <MX_SPI1_Init+0x74>)
 8001912:	2200      	movs	r2, #0
 8001914:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001916:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <MX_SPI1_Init+0x74>)
 8001918:	2200      	movs	r2, #0
 800191a:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 7;
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_SPI1_Init+0x74>)
 800191e:	2207      	movs	r2, #7
 8001920:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001922:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <MX_SPI1_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <MX_SPI1_Init+0x74>)
 800192a:	2208      	movs	r2, #8
 800192c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 800192e:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <MX_SPI1_Init+0x74>)
 8001930:	0018      	movs	r0, r3
 8001932:	f001 ffbf 	bl	80038b4 <HAL_SPI_Init>
 8001936:	1e03      	subs	r3, r0, #0
 8001938:	d001      	beq.n	800193e <MX_SPI1_Init+0x6e>
 800193a:	f000 f9ab 	bl	8001c94 <Error_Handler>
}
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200000e8 	.word	0x200000e8
 8001948:	40013000 	.word	0x40013000

0800194c <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b088      	sub	sp, #32
 8001950:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001952:	2310      	movs	r3, #16
 8001954:	18fb      	adds	r3, r7, r3
 8001956:	0018      	movs	r0, r3
 8001958:	2310      	movs	r3, #16
 800195a:	001a      	movs	r2, r3
 800195c:	2100      	movs	r1, #0
 800195e:	f003 fddf 	bl	8005520 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	0018      	movs	r0, r3
 8001966:	230c      	movs	r3, #12
 8001968:	001a      	movs	r2, r3
 800196a:	2100      	movs	r1, #0
 800196c:	f003 fdd8 	bl	8005520 <memset>
    htim1.Instance = TIM1;
 8001970:	4b21      	ldr	r3, [pc, #132]	@ (80019f8 <MX_TIM1_Init+0xac>)
 8001972:	4a22      	ldr	r2, [pc, #136]	@ (80019fc <MX_TIM1_Init+0xb0>)
 8001974:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 8001976:	4b20      	ldr	r3, [pc, #128]	@ (80019f8 <MX_TIM1_Init+0xac>)
 8001978:	2200      	movs	r2, #0
 800197a:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197c:	4b1e      	ldr	r3, [pc, #120]	@ (80019f8 <MX_TIM1_Init+0xac>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 65535;
 8001982:	4b1d      	ldr	r3, [pc, #116]	@ (80019f8 <MX_TIM1_Init+0xac>)
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <MX_TIM1_Init+0xb4>)
 8001986:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001988:	4b1b      	ldr	r3, [pc, #108]	@ (80019f8 <MX_TIM1_Init+0xac>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 800198e:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <MX_TIM1_Init+0xac>)
 8001990:	2200      	movs	r2, #0
 8001992:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001994:	4b18      	ldr	r3, [pc, #96]	@ (80019f8 <MX_TIM1_Init+0xac>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) { Error_Handler(); }
 800199a:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <MX_TIM1_Init+0xac>)
 800199c:	0018      	movs	r0, r3
 800199e:	f002 f841 	bl	8003a24 <HAL_TIM_Base_Init>
 80019a2:	1e03      	subs	r3, r0, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM1_Init+0x5e>
 80019a6:	f000 f975 	bl	8001c94 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019aa:	2110      	movs	r1, #16
 80019ac:	187b      	adds	r3, r7, r1
 80019ae:	2280      	movs	r2, #128	@ 0x80
 80019b0:	0152      	lsls	r2, r2, #5
 80019b2:	601a      	str	r2, [r3, #0]
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 80019b4:	187a      	adds	r2, r7, r1
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <MX_TIM1_Init+0xac>)
 80019b8:	0011      	movs	r1, r2
 80019ba:	0018      	movs	r0, r3
 80019bc:	f002 fac2 	bl	8003f44 <HAL_TIM_ConfigClockSource>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM1_Init+0x7c>
 80019c4:	f000 f966 	bl	8001c94 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	2200      	movs	r2, #0
 80019d2:	605a      	str	r2, [r3, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 80019da:	1d3a      	adds	r2, r7, #4
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_TIM1_Init+0xac>)
 80019de:	0011      	movs	r1, r2
 80019e0:	0018      	movs	r0, r3
 80019e2:	f002 ff53 	bl	800488c <HAL_TIMEx_MasterConfigSynchronization>
 80019e6:	1e03      	subs	r3, r0, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM1_Init+0xa2>
 80019ea:	f000 f953 	bl	8001c94 <Error_Handler>
}
 80019ee:	46c0      	nop			@ (mov r8, r8)
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b008      	add	sp, #32
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	2000014c 	.word	0x2000014c
 80019fc:	40012c00 	.word	0x40012c00
 8001a00:	0000ffff 	.word	0x0000ffff

08001a04 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08e      	sub	sp, #56	@ 0x38
 8001a08:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a0a:	2328      	movs	r3, #40	@ 0x28
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	0018      	movs	r0, r3
 8001a10:	2310      	movs	r3, #16
 8001a12:	001a      	movs	r2, r3
 8001a14:	2100      	movs	r1, #0
 8001a16:	f003 fd83 	bl	8005520 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a1a:	231c      	movs	r3, #28
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	0018      	movs	r0, r3
 8001a20:	230c      	movs	r3, #12
 8001a22:	001a      	movs	r2, r3
 8001a24:	2100      	movs	r1, #0
 8001a26:	f003 fd7b 	bl	8005520 <memset>
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001a2a:	003b      	movs	r3, r7
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	231c      	movs	r3, #28
 8001a30:	001a      	movs	r2, r3
 8001a32:	2100      	movs	r1, #0
 8001a34:	f003 fd74 	bl	8005520 <memset>
    htim3.Instance = TIM3;
 8001a38:	4b2f      	ldr	r3, [pc, #188]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a3a:	4a30      	ldr	r2, [pc, #192]	@ (8001afc <MX_TIM3_Init+0xf8>)
 8001a3c:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a44:	4b2c      	ldr	r3, [pc, #176]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 11999;
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8001b00 <MX_TIM3_Init+0xfc>)
 8001a4e:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a50:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a56:	4b28      	ldr	r3, [pc, #160]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8001a5c:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f001 ffe0 	bl	8003a24 <HAL_TIM_Base_Init>
 8001a64:	1e03      	subs	r3, r0, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM3_Init+0x68>
 8001a68:	f000 f914 	bl	8001c94 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a6c:	2128      	movs	r1, #40	@ 0x28
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	2280      	movs	r2, #128	@ 0x80
 8001a72:	0152      	lsls	r2, r2, #5
 8001a74:	601a      	str	r2, [r3, #0]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001a76:	187a      	adds	r2, r7, r1
 8001a78:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a7a:	0011      	movs	r1, r2
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f002 fa61 	bl	8003f44 <HAL_TIM_ConfigClockSource>
 8001a82:	1e03      	subs	r3, r0, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM3_Init+0x86>
 8001a86:	f000 f905 	bl	8001c94 <Error_Handler>
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8001a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f002 f821 	bl	8003ad4 <HAL_TIM_PWM_Init>
 8001a92:	1e03      	subs	r3, r0, #0
 8001a94:	d001      	beq.n	8001a9a <MX_TIM3_Init+0x96>
 8001a96:	f000 f8fd 	bl	8001c94 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a9a:	211c      	movs	r1, #28
 8001a9c:	187b      	adds	r3, r7, r1
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa2:	187b      	adds	r3, r7, r1
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8001aa8:	187a      	adds	r2, r7, r1
 8001aaa:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001aac:	0011      	movs	r1, r2
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f002 feec 	bl	800488c <HAL_TIMEx_MasterConfigSynchronization>
 8001ab4:	1e03      	subs	r3, r0, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM3_Init+0xb8>
 8001ab8:	f000 f8ec 	bl	8001c94 <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001abc:	003b      	movs	r3, r7
 8001abe:	2260      	movs	r2, #96	@ 0x60
 8001ac0:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse = 0;
 8001ac2:	003b      	movs	r3, r7
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac8:	003b      	movs	r3, r7
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ace:	003b      	movs	r3, r7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 8001ad4:	0039      	movs	r1, r7
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	0018      	movs	r0, r3
 8001adc:	f002 f932 	bl	8003d44 <HAL_TIM_PWM_ConfigChannel>
 8001ae0:	1e03      	subs	r3, r0, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM3_Init+0xe4>
 8001ae4:	f000 f8d6 	bl	8001c94 <Error_Handler>
    HAL_TIM_MspPostInit(&htim3);
 8001ae8:	4b03      	ldr	r3, [pc, #12]	@ (8001af8 <MX_TIM3_Init+0xf4>)
 8001aea:	0018      	movs	r0, r3
 8001aec:	f000 f9f2 	bl	8001ed4 <HAL_TIM_MspPostInit>
}
 8001af0:	46c0      	nop			@ (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b00e      	add	sp, #56	@ 0x38
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000198 	.word	0x20000198
 8001afc:	40000400 	.word	0x40000400
 8001b00:	00002edf 	.word	0x00002edf

08001b04 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8001b08:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b0a:	4a24      	ldr	r2, [pc, #144]	@ (8001b9c <MX_USART1_UART_Init+0x98>)
 8001b0c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001b0e:	4b22      	ldr	r3, [pc, #136]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b10:	22e1      	movs	r2, #225	@ 0xe1
 8001b12:	0252      	lsls	r2, r2, #9
 8001b14:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b34:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	61da      	str	r2, [r3, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b3a:	4b17      	ldr	r3, [pc, #92]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	621a      	str	r2, [r3, #32]
    huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b40:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	625a      	str	r2, [r3, #36]	@ 0x24
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b46:	4b14      	ldr	r3, [pc, #80]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_UART_Init(&huart1) != HAL_OK) { Error_Handler(); }
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f002 fefe 	bl	8004950 <HAL_UART_Init>
 8001b54:	1e03      	subs	r3, r0, #0
 8001b56:	d001      	beq.n	8001b5c <MX_USART1_UART_Init+0x58>
 8001b58:	f000 f89c 	bl	8001c94 <Error_Handler>
    if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) { Error_Handler(); }
 8001b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b5e:	2100      	movs	r1, #0
 8001b60:	0018      	movs	r0, r3
 8001b62:	f003 fbdb 	bl	800531c <HAL_UARTEx_SetTxFifoThreshold>
 8001b66:	1e03      	subs	r3, r0, #0
 8001b68:	d001      	beq.n	8001b6e <MX_USART1_UART_Init+0x6a>
 8001b6a:	f000 f893 	bl	8001c94 <Error_Handler>
    if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) { Error_Handler(); }
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b70:	2100      	movs	r1, #0
 8001b72:	0018      	movs	r0, r3
 8001b74:	f003 fc12 	bl	800539c <HAL_UARTEx_SetRxFifoThreshold>
 8001b78:	1e03      	subs	r3, r0, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_USART1_UART_Init+0x7c>
 8001b7c:	f000 f88a 	bl	8001c94 <Error_Handler>
    if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) { Error_Handler(); }
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <MX_USART1_UART_Init+0x94>)
 8001b82:	0018      	movs	r0, r3
 8001b84:	f003 fb90 	bl	80052a8 <HAL_UARTEx_DisableFifoMode>
 8001b88:	1e03      	subs	r3, r0, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_USART1_UART_Init+0x8c>
 8001b8c:	f000 f882 	bl	8001c94 <Error_Handler>
}
 8001b90:	46c0      	nop			@ (mov r8, r8)
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	46c0      	nop			@ (mov r8, r8)
 8001b98:	200001e4 	.word	0x200001e4
 8001b9c:	40013800 	.word	0x40013800

08001ba0 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b089      	sub	sp, #36	@ 0x24
 8001ba4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	240c      	movs	r4, #12
 8001ba8:	193b      	adds	r3, r7, r4
 8001baa:	0018      	movs	r0, r3
 8001bac:	2314      	movs	r3, #20
 8001bae:	001a      	movs	r2, r3
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	f003 fcb5 	bl	8005520 <memset>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bb6:	4b35      	ldr	r3, [pc, #212]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bba:	4b34      	ldr	r3, [pc, #208]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bbc:	2120      	movs	r1, #32
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bc2:	4b32      	ldr	r3, [pc, #200]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc6:	2220      	movs	r2, #32
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	4b2f      	ldr	r3, [pc, #188]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bda:	4b2c      	ldr	r3, [pc, #176]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bde:	2201      	movs	r2, #1
 8001be0:	4013      	ands	r3, r2
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be6:	4b29      	ldr	r3, [pc, #164]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001be8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bea:	4b28      	ldr	r3, [pc, #160]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bec:	2102      	movs	r1, #2
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bf2:	4b26      	ldr	r3, [pc, #152]	@ (8001c8c <MX_GPIO_Init+0xec>)
 8001bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	683b      	ldr	r3, [r7, #0]
    HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8001bfe:	2380      	movs	r3, #128	@ 0x80
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4823      	ldr	r0, [pc, #140]	@ (8001c90 <MX_GPIO_Init+0xf0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	0019      	movs	r1, r3
 8001c08:	f001 f9ef 	bl	8002fea <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = Button_Pin;
 8001c0c:	193b      	adds	r3, r7, r4
 8001c0e:	2201      	movs	r2, #1
 8001c10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c12:	193b      	adds	r3, r7, r4
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c18:	193b      	adds	r3, r7, r4
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001c1e:	193a      	adds	r2, r7, r4
 8001c20:	23a0      	movs	r3, #160	@ 0xa0
 8001c22:	05db      	lsls	r3, r3, #23
 8001c24:	0011      	movs	r1, r2
 8001c26:	0018      	movs	r0, r3
 8001c28:	f001 f858 	bl	8002cdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Led_Pin;
 8001c2c:	0021      	movs	r1, r4
 8001c2e:	187b      	adds	r3, r7, r1
 8001c30:	2280      	movs	r2, #128	@ 0x80
 8001c32:	0052      	lsls	r2, r2, #1
 8001c34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	000c      	movs	r4, r1
 8001c38:	193b      	adds	r3, r7, r4
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	193b      	adds	r3, r7, r4
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	193b      	adds	r3, r7, r4
 8001c46:	2200      	movs	r2, #0
 8001c48:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8001c4a:	193b      	adds	r3, r7, r4
 8001c4c:	4a10      	ldr	r2, [pc, #64]	@ (8001c90 <MX_GPIO_Init+0xf0>)
 8001c4e:	0019      	movs	r1, r3
 8001c50:	0010      	movs	r0, r2
 8001c52:	f001 f843 	bl	8002cdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c56:	0021      	movs	r1, r4
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	2208      	movs	r2, #8
 8001c5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2202      	movs	r2, #2
 8001c62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	187b      	adds	r3, r7, r1
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6a:	187b      	adds	r3, r7, r1
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001c70:	187b      	adds	r3, r7, r1
 8001c72:	2201      	movs	r2, #1
 8001c74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c76:	187a      	adds	r2, r7, r1
 8001c78:	23a0      	movs	r3, #160	@ 0xa0
 8001c7a:	05db      	lsls	r3, r3, #23
 8001c7c:	0011      	movs	r1, r2
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f001 f82c 	bl	8002cdc <HAL_GPIO_Init>
}
 8001c84:	46c0      	nop			@ (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b009      	add	sp, #36	@ 0x24
 8001c8a:	bd90      	pop	{r4, r7, pc}
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	50000400 	.word	0x50000400

08001c94 <Error_Handler>:

void Error_Handler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c98:	b672      	cpsid	i
}
 8001c9a:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    while (1) { }
 8001c9c:	46c0      	nop			@ (mov r8, r8)
 8001c9e:	e7fd      	b.n	8001c9c <Error_Handler+0x8>

08001ca0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001ca8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001cac:	2101      	movs	r1, #1
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	4013      	ands	r3, r2
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001cc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001cc4:	2180      	movs	r1, #128	@ 0x80
 8001cc6:	0549      	lsls	r1, r1, #21
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <HAL_MspInit+0x50>)
 8001cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cd0:	2380      	movs	r3, #128	@ 0x80
 8001cd2:	055b      	lsls	r3, r3, #21
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	603b      	str	r3, [r7, #0]
 8001cd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8001cda:	2008      	movs	r0, #8
 8001cdc:	f000 fac0 	bl	8002260 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8001ce0:	2010      	movs	r0, #16
 8001ce2:	f000 fabd 	bl	8002260 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	46c0      	nop			@ (mov r8, r8)
 8001cf0:	40021000 	.word	0x40021000

08001cf4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b091      	sub	sp, #68	@ 0x44
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	232c      	movs	r3, #44	@ 0x2c
 8001cfe:	18fb      	adds	r3, r7, r3
 8001d00:	0018      	movs	r0, r3
 8001d02:	2314      	movs	r3, #20
 8001d04:	001a      	movs	r2, r3
 8001d06:	2100      	movs	r1, #0
 8001d08:	f003 fc0a 	bl	8005520 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d0c:	2410      	movs	r4, #16
 8001d0e:	193b      	adds	r3, r7, r4
 8001d10:	0018      	movs	r0, r3
 8001d12:	231c      	movs	r3, #28
 8001d14:	001a      	movs	r2, r3
 8001d16:	2100      	movs	r1, #0
 8001d18:	f003 fc02 	bl	8005520 <memset>
  if(hadc->Instance==ADC1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a20      	ldr	r2, [pc, #128]	@ (8001da4 <HAL_ADC_MspInit+0xb0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d139      	bne.n	8001d9a <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d26:	193b      	adds	r3, r7, r4
 8001d28:	2220      	movs	r2, #32
 8001d2a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001d2c:	193b      	adds	r3, r7, r4
 8001d2e:	2200      	movs	r2, #0
 8001d30:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d32:	193b      	adds	r3, r7, r4
 8001d34:	0018      	movs	r0, r3
 8001d36:	f001 fcd1 	bl	80036dc <HAL_RCCEx_PeriphCLKConfig>
 8001d3a:	1e03      	subs	r3, r0, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8001d3e:	f7ff ffa9 	bl	8001c94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001d42:	4b19      	ldr	r3, [pc, #100]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d46:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d48:	2180      	movs	r1, #128	@ 0x80
 8001d4a:	0349      	lsls	r1, r1, #13
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d50:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d54:	2380      	movs	r3, #128	@ 0x80
 8001d56:	035b      	lsls	r3, r3, #13
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d62:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d64:	2101      	movs	r1, #1
 8001d66:	430a      	orrs	r2, r1
 8001d68:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001da8 <HAL_ADC_MspInit+0xb4>)
 8001d6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d6e:	2201      	movs	r2, #1
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Pin;
 8001d76:	212c      	movs	r1, #44	@ 0x2c
 8001d78:	187b      	adds	r3, r7, r1
 8001d7a:	2280      	movs	r2, #128	@ 0x80
 8001d7c:	0052      	lsls	r2, r2, #1
 8001d7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d80:	187b      	adds	r3, r7, r1
 8001d82:	2203      	movs	r2, #3
 8001d84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	187b      	adds	r3, r7, r1
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Joystick_GPIO_Port, &GPIO_InitStruct);
 8001d8c:	187a      	adds	r2, r7, r1
 8001d8e:	23a0      	movs	r3, #160	@ 0xa0
 8001d90:	05db      	lsls	r3, r3, #23
 8001d92:	0011      	movs	r1, r2
 8001d94:	0018      	movs	r0, r3
 8001d96:	f000 ffa1 	bl	8002cdc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d9a:	46c0      	nop			@ (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b011      	add	sp, #68	@ 0x44
 8001da0:	bd90      	pop	{r4, r7, pc}
 8001da2:	46c0      	nop			@ (mov r8, r8)
 8001da4:	40012400 	.word	0x40012400
 8001da8:	40021000 	.word	0x40021000

08001dac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dac:	b590      	push	{r4, r7, lr}
 8001dae:	b091      	sub	sp, #68	@ 0x44
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	232c      	movs	r3, #44	@ 0x2c
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	0018      	movs	r0, r3
 8001dba:	2314      	movs	r3, #20
 8001dbc:	001a      	movs	r2, r3
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	f003 fbae 	bl	8005520 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc4:	2410      	movs	r4, #16
 8001dc6:	193b      	adds	r3, r7, r4
 8001dc8:	0018      	movs	r0, r3
 8001dca:	231c      	movs	r3, #28
 8001dcc:	001a      	movs	r2, r3
 8001dce:	2100      	movs	r1, #0
 8001dd0:	f003 fba6 	bl	8005520 <memset>
  if(hspi->Instance==SPI1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a22      	ldr	r2, [pc, #136]	@ (8001e64 <HAL_SPI_MspInit+0xb8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d13e      	bne.n	8001e5c <HAL_SPI_MspInit+0xb0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8001dde:	193b      	adds	r3, r7, r4
 8001de0:	2204      	movs	r2, #4
 8001de2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8001de4:	193b      	adds	r3, r7, r4
 8001de6:	2200      	movs	r2, #0
 8001de8:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dea:	193b      	adds	r3, r7, r4
 8001dec:	0018      	movs	r0, r3
 8001dee:	f001 fc75 	bl	80036dc <HAL_RCCEx_PeriphCLKConfig>
 8001df2:	1e03      	subs	r3, r0, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001df6:	f7ff ff4d 	bl	8001c94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001dfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001e00:	2180      	movs	r1, #128	@ 0x80
 8001e02:	0149      	lsls	r1, r1, #5
 8001e04:	430a      	orrs	r2, r1
 8001e06:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e08:	4b17      	ldr	r3, [pc, #92]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001e0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e0c:	2380      	movs	r3, #128	@ 0x80
 8001e0e:	015b      	lsls	r3, r3, #5
 8001e10:	4013      	ands	r3, r2
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001e18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e1a:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <HAL_SPI_MspInit+0xbc>)
 8001e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e26:	2201      	movs	r2, #1
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e2e:	212c      	movs	r1, #44	@ 0x2c
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	22f0      	movs	r2, #240	@ 0xf0
 8001e34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2202      	movs	r2, #2
 8001e3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	2200      	movs	r2, #0
 8001e46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001e48:	187b      	adds	r3, r7, r1
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	187a      	adds	r2, r7, r1
 8001e50:	23a0      	movs	r3, #160	@ 0xa0
 8001e52:	05db      	lsls	r3, r3, #23
 8001e54:	0011      	movs	r1, r2
 8001e56:	0018      	movs	r0, r3
 8001e58:	f000 ff40 	bl	8002cdc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e5c:	46c0      	nop			@ (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b011      	add	sp, #68	@ 0x44
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	40013000 	.word	0x40013000
 8001e68:	40021000 	.word	0x40021000

08001e6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a13      	ldr	r2, [pc, #76]	@ (8001ec8 <HAL_TIM_Base_MspInit+0x5c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d10e      	bne.n	8001e9c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001e80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e82:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001e84:	2180      	movs	r1, #128	@ 0x80
 8001e86:	0109      	lsls	r1, r1, #4
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001e8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e90:	2380      	movs	r3, #128	@ 0x80
 8001e92:	011b      	lsls	r3, r3, #4
 8001e94:	4013      	ands	r3, r2
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e9a:	e010      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM3)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed0 <HAL_TIM_Base_MspInit+0x64>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d10b      	bne.n	8001ebe <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ea6:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001ea8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eaa:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001eac:	2102      	movs	r1, #2
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_TIM_Base_MspInit+0x60>)
 8001eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
}
 8001ebe:	46c0      	nop			@ (mov r8, r8)
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b004      	add	sp, #16
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	40012c00 	.word	0x40012c00
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	40000400 	.word	0x40000400

08001ed4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ed4:	b590      	push	{r4, r7, lr}
 8001ed6:	b089      	sub	sp, #36	@ 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	240c      	movs	r4, #12
 8001ede:	193b      	adds	r3, r7, r4
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	2314      	movs	r3, #20
 8001ee4:	001a      	movs	r2, r3
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	f003 fb1a 	bl	8005520 <memset>
  if(htim->Instance==TIM3)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a14      	ldr	r2, [pc, #80]	@ (8001f44 <HAL_TIM_MspPostInit+0x70>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d121      	bne.n	8001f3a <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	4b14      	ldr	r3, [pc, #80]	@ (8001f48 <HAL_TIM_MspPostInit+0x74>)
 8001ef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001efa:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <HAL_TIM_MspPostInit+0x74>)
 8001efc:	2102      	movs	r1, #2
 8001efe:	430a      	orrs	r2, r1
 8001f00:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <HAL_TIM_MspPostInit+0x74>)
 8001f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f06:	2202      	movs	r2, #2
 8001f08:	4013      	ands	r3, r2
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f0e:	0021      	movs	r1, r4
 8001f10:	187b      	adds	r3, r7, r1
 8001f12:	2240      	movs	r2, #64	@ 0x40
 8001f14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	187b      	adds	r3, r7, r1
 8001f18:	2202      	movs	r2, #2
 8001f1a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	187b      	adds	r3, r7, r1
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	187b      	adds	r3, r7, r1
 8001f24:	2200      	movs	r2, #0
 8001f26:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM3;
 8001f28:	187b      	adds	r3, r7, r1
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2e:	187b      	adds	r3, r7, r1
 8001f30:	4a06      	ldr	r2, [pc, #24]	@ (8001f4c <HAL_TIM_MspPostInit+0x78>)
 8001f32:	0019      	movs	r1, r3
 8001f34:	0010      	movs	r0, r2
 8001f36:	f000 fed1 	bl	8002cdc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b009      	add	sp, #36	@ 0x24
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	46c0      	nop			@ (mov r8, r8)
 8001f44:	40000400 	.word	0x40000400
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	50000400 	.word	0x50000400

08001f50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b091      	sub	sp, #68	@ 0x44
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	232c      	movs	r3, #44	@ 0x2c
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	2314      	movs	r3, #20
 8001f60:	001a      	movs	r2, r3
 8001f62:	2100      	movs	r1, #0
 8001f64:	f003 fadc 	bl	8005520 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f68:	2410      	movs	r4, #16
 8001f6a:	193b      	adds	r3, r7, r4
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	231c      	movs	r3, #28
 8001f70:	001a      	movs	r2, r3
 8001f72:	2100      	movs	r1, #0
 8001f74:	f003 fad4 	bl	8005520 <memset>
  if(huart->Instance==USART1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a23      	ldr	r2, [pc, #140]	@ (800200c <HAL_UART_MspInit+0xbc>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d13f      	bne.n	8002002 <HAL_UART_MspInit+0xb2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f82:	193b      	adds	r3, r7, r4
 8001f84:	2201      	movs	r2, #1
 8001f86:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001f88:	193b      	adds	r3, r7, r4
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f8e:	193b      	adds	r3, r7, r4
 8001f90:	0018      	movs	r0, r3
 8001f92:	f001 fba3 	bl	80036dc <HAL_RCCEx_PeriphCLKConfig>
 8001f96:	1e03      	subs	r3, r0, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f9a:	f7ff fe7b 	bl	8001c94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fa0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fa4:	2180      	movs	r1, #128	@ 0x80
 8001fa6:	01c9      	lsls	r1, r1, #7
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fac:	4b18      	ldr	r3, [pc, #96]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fb0:	2380      	movs	r3, #128	@ 0x80
 8001fb2:	01db      	lsls	r3, r3, #7
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fba:	4b15      	ldr	r3, [pc, #84]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fbe:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fc6:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <HAL_UART_MspInit+0xc0>)
 8001fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fca:	2201      	movs	r2, #1
 8001fcc:	4013      	ands	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9 [PA11]     ------> USART1_TX
    PA10 [PA12]     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fd2:	212c      	movs	r1, #44	@ 0x2c
 8001fd4:	187b      	adds	r3, r7, r1
 8001fd6:	22c0      	movs	r2, #192	@ 0xc0
 8001fd8:	00d2      	lsls	r2, r2, #3
 8001fda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	187b      	adds	r3, r7, r1
 8001fde:	2202      	movs	r2, #2
 8001fe0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001fee:	187b      	adds	r3, r7, r1
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	187a      	adds	r2, r7, r1
 8001ff6:	23a0      	movs	r3, #160	@ 0xa0
 8001ff8:	05db      	lsls	r3, r3, #23
 8001ffa:	0011      	movs	r1, r2
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f000 fe6d 	bl	8002cdc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002002:	46c0      	nop			@ (mov r8, r8)
 8002004:	46bd      	mov	sp, r7
 8002006:	b011      	add	sp, #68	@ 0x44
 8002008:	bd90      	pop	{r4, r7, pc}
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	40013800 	.word	0x40013800
 8002010:	40021000 	.word	0x40021000

08002014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002018:	46c0      	nop			@ (mov r8, r8)
 800201a:	e7fd      	b.n	8002018 <NMI_Handler+0x4>

0800201c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002020:	46c0      	nop			@ (mov r8, r8)
 8002022:	e7fd      	b.n	8002020 <HardFault_Handler+0x4>

08002024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002028:	46c0      	nop			@ (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002032:	46c0      	nop			@ (mov r8, r8)
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203c:	f000 f8d0 	bl	80021e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002040:	46c0      	nop			@ (mov r8, r8)
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <_sbrk+0x5c>)
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <_sbrk+0x60>)
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <_sbrk+0x64>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <_sbrk+0x64>)
 8002066:	4a12      	ldr	r2, [pc, #72]	@ (80020b0 <_sbrk+0x68>)
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	18d3      	adds	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	429a      	cmp	r2, r3
 8002076:	d207      	bcs.n	8002088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002078:	f003 fa5a 	bl	8005530 <__errno>
 800207c:	0003      	movs	r3, r0
 800207e:	220c      	movs	r2, #12
 8002080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002082:	2301      	movs	r3, #1
 8002084:	425b      	negs	r3, r3
 8002086:	e009      	b.n	800209c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <_sbrk+0x64>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208e:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <_sbrk+0x64>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	18d2      	adds	r2, r2, r3
 8002096:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <_sbrk+0x64>)
 8002098:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	0018      	movs	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	b006      	add	sp, #24
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20001800 	.word	0x20001800
 80020a8:	00000400 	.word	0x00000400
 80020ac:	200002a8 	.word	0x200002a8
 80020b0:	200003f8 	.word	0x200003f8

080020b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020b8:	4b03      	ldr	r3, [pc, #12]	@ (80020c8 <SystemInit+0x14>)
 80020ba:	2280      	movs	r2, #128	@ 0x80
 80020bc:	0512      	lsls	r2, r2, #20
 80020be:	609a      	str	r2, [r3, #8]
#endif
}
 80020c0:	46c0      	nop			@ (mov r8, r8)
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	46c0      	nop			@ (mov r8, r8)
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020cc:	480d      	ldr	r0, [pc, #52]	@ (8002104 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80020d0:	f7ff fff0 	bl	80020b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80020d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80020d6:	e003      	b.n	80020e0 <LoopCopyDataInit>

080020d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80020da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80020dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80020de:	3104      	adds	r1, #4

080020e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80020e0:	480a      	ldr	r0, [pc, #40]	@ (800210c <LoopForever+0xa>)
  ldr r3, =_edata
 80020e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <LoopForever+0xe>)
  adds r2, r0, r1
 80020e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80020e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80020e8:	d3f6      	bcc.n	80020d8 <CopyDataInit>
  ldr r2, =_sbss
 80020ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002114 <LoopForever+0x12>)
  b LoopFillZerobss
 80020ec:	e002      	b.n	80020f4 <LoopFillZerobss>

080020ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  str  r3, [r2]
 80020f0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f2:	3204      	adds	r2, #4

080020f4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <LoopForever+0x16>)
  cmp r2, r3
 80020f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80020f8:	d3f9      	bcc.n	80020ee <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80020fa:	f003 fa1f 	bl	800553c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020fe:	f7fe ffcb 	bl	8001098 <main>

08002102 <LoopForever>:

LoopForever:
    b LoopForever
 8002102:	e7fe      	b.n	8002102 <LoopForever>
  ldr   r0, =_estack
 8002104:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002108:	080062d4 	.word	0x080062d4
  ldr r0, =_sdata
 800210c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002110:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8002114:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8002118:	200003f8 	.word	0x200003f8

0800211c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800211c:	e7fe      	b.n	800211c <ADC1_IRQHandler>

0800211e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	2200      	movs	r2, #0
 8002128:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800212a:	2003      	movs	r0, #3
 800212c:	f000 f80e 	bl	800214c <HAL_InitTick>
 8002130:	1e03      	subs	r3, r0, #0
 8002132:	d003      	beq.n	800213c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8002134:	1dfb      	adds	r3, r7, #7
 8002136:	2201      	movs	r2, #1
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	e001      	b.n	8002140 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800213c:	f7ff fdb0 	bl	8001ca0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002140:	1dfb      	adds	r3, r7, #7
 8002142:	781b      	ldrb	r3, [r3, #0]
}
 8002144:	0018      	movs	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	b002      	add	sp, #8
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002154:	230f      	movs	r3, #15
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	2200      	movs	r2, #0
 800215a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800215c:	4b1d      	ldr	r3, [pc, #116]	@ (80021d4 <HAL_InitTick+0x88>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d02b      	beq.n	80021bc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002164:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <HAL_InitTick+0x8c>)
 8002166:	681c      	ldr	r4, [r3, #0]
 8002168:	4b1a      	ldr	r3, [pc, #104]	@ (80021d4 <HAL_InitTick+0x88>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	0019      	movs	r1, r3
 800216e:	23fa      	movs	r3, #250	@ 0xfa
 8002170:	0098      	lsls	r0, r3, #2
 8002172:	f7fd ffdb 	bl	800012c <__udivsi3>
 8002176:	0003      	movs	r3, r0
 8002178:	0019      	movs	r1, r3
 800217a:	0020      	movs	r0, r4
 800217c:	f7fd ffd6 	bl	800012c <__udivsi3>
 8002180:	0003      	movs	r3, r0
 8002182:	0018      	movs	r0, r3
 8002184:	f000 fd9d 	bl	8002cc2 <HAL_SYSTICK_Config>
 8002188:	1e03      	subs	r3, r0, #0
 800218a:	d112      	bne.n	80021b2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b03      	cmp	r3, #3
 8002190:	d80a      	bhi.n	80021a8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	2301      	movs	r3, #1
 8002196:	425b      	negs	r3, r3
 8002198:	2200      	movs	r2, #0
 800219a:	0018      	movs	r0, r3
 800219c:	f000 fd7c 	bl	8002c98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021a0:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <HAL_InitTick+0x90>)
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	e00d      	b.n	80021c4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80021a8:	230f      	movs	r3, #15
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
 80021b0:	e008      	b.n	80021c4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021b2:	230f      	movs	r3, #15
 80021b4:	18fb      	adds	r3, r7, r3
 80021b6:	2201      	movs	r2, #1
 80021b8:	701a      	strb	r2, [r3, #0]
 80021ba:	e003      	b.n	80021c4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021bc:	230f      	movs	r3, #15
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	2201      	movs	r2, #1
 80021c2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80021c4:	230f      	movs	r3, #15
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	781b      	ldrb	r3, [r3, #0]
}
 80021ca:	0018      	movs	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	b005      	add	sp, #20
 80021d0:	bd90      	pop	{r4, r7, pc}
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	20000014 	.word	0x20000014
 80021d8:	2000000c 	.word	0x2000000c
 80021dc:	20000010 	.word	0x20000010

080021e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021e4:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <HAL_IncTick+0x1c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	001a      	movs	r2, r3
 80021ea:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <HAL_IncTick+0x20>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	18d2      	adds	r2, r2, r3
 80021f0:	4b03      	ldr	r3, [pc, #12]	@ (8002200 <HAL_IncTick+0x20>)
 80021f2:	601a      	str	r2, [r3, #0]
}
 80021f4:	46c0      	nop			@ (mov r8, r8)
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	20000014 	.word	0x20000014
 8002200:	200002ac 	.word	0x200002ac

08002204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  return uwTick;
 8002208:	4b02      	ldr	r3, [pc, #8]	@ (8002214 <HAL_GetTick+0x10>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	0018      	movs	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	200002ac 	.word	0x200002ac

08002218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002220:	f7ff fff0 	bl	8002204 <HAL_GetTick>
 8002224:	0003      	movs	r3, r0
 8002226:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	3301      	adds	r3, #1
 8002230:	d005      	beq.n	800223e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <HAL_Delay+0x44>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	001a      	movs	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	189b      	adds	r3, r3, r2
 800223c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	f7ff ffe0 	bl	8002204 <HAL_GetTick>
 8002244:	0002      	movs	r2, r0
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	429a      	cmp	r2, r3
 800224e:	d8f7      	bhi.n	8002240 <HAL_Delay+0x28>
  {
  }
}
 8002250:	46c0      	nop			@ (mov r8, r8)
 8002252:	46c0      	nop			@ (mov r8, r8)
 8002254:	46bd      	mov	sp, r7
 8002256:	b004      	add	sp, #16
 8002258:	bd80      	pop	{r7, pc}
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	20000014 	.word	0x20000014

08002260 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <HAL_SYSCFG_EnableRemap+0x1c>)
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	4b03      	ldr	r3, [pc, #12]	@ (800227c <HAL_SYSCFG_EnableRemap+0x1c>)
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
}
 8002274:	46c0      	nop			@ (mov r8, r8)
 8002276:	46bd      	mov	sp, r7
 8002278:	b002      	add	sp, #8
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40010000 	.word	0x40010000

08002280 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a05      	ldr	r2, [pc, #20]	@ (80022a4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002290:	401a      	ands	r2, r3
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	431a      	orrs	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	601a      	str	r2, [r3, #0]
}
 800229a:	46c0      	nop			@ (mov r8, r8)
 800229c:	46bd      	mov	sp, r7
 800229e:	b002      	add	sp, #8
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	ff3fffff 	.word	0xff3fffff

080022a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	23c0      	movs	r3, #192	@ 0xc0
 80022b6:	041b      	lsls	r3, r3, #16
 80022b8:	4013      	ands	r3, r2
}
 80022ba:	0018      	movs	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	b002      	add	sp, #8
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b084      	sub	sp, #16
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	2104      	movs	r1, #4
 80022d6:	400a      	ands	r2, r1
 80022d8:	2107      	movs	r1, #7
 80022da:	4091      	lsls	r1, r2
 80022dc:	000a      	movs	r2, r1
 80022de:	43d2      	mvns	r2, r2
 80022e0:	401a      	ands	r2, r3
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	2104      	movs	r1, #4
 80022e6:	400b      	ands	r3, r1
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	4099      	lsls	r1, r3
 80022ec:	000b      	movs	r3, r1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80022f4:	46c0      	nop			@ (mov r8, r8)
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b004      	add	sp, #16
 80022fa:	bd80      	pop	{r7, pc}

080022fc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	2104      	movs	r1, #4
 800230e:	400a      	ands	r2, r1
 8002310:	2107      	movs	r1, #7
 8002312:	4091      	lsls	r1, r2
 8002314:	000a      	movs	r2, r1
 8002316:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	2104      	movs	r1, #4
 800231c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800231e:	40da      	lsrs	r2, r3
 8002320:	0013      	movs	r3, r2
}
 8002322:	0018      	movs	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	b002      	add	sp, #8
 8002328:	bd80      	pop	{r7, pc}

0800232a <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b084      	sub	sp, #16
 800232e:	af00      	add	r7, sp, #0
 8002330:	60f8      	str	r0, [r7, #12]
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	211f      	movs	r1, #31
 800233e:	400a      	ands	r2, r1
 8002340:	210f      	movs	r1, #15
 8002342:	4091      	lsls	r1, r2
 8002344:	000a      	movs	r2, r1
 8002346:	43d2      	mvns	r2, r2
 8002348:	401a      	ands	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	0e9b      	lsrs	r3, r3, #26
 800234e:	210f      	movs	r1, #15
 8002350:	4019      	ands	r1, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	201f      	movs	r0, #31
 8002356:	4003      	ands	r3, r0
 8002358:	4099      	lsls	r1, r3
 800235a:	000b      	movs	r3, r1
 800235c:	431a      	orrs	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002362:	46c0      	nop			@ (mov r8, r8)
 8002364:	46bd      	mov	sp, r7
 8002366:	b004      	add	sp, #16
 8002368:	bd80      	pop	{r7, pc}

0800236a <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	025b      	lsls	r3, r3, #9
 800237c:	0a5b      	lsrs	r3, r3, #9
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002384:	46c0      	nop			@ (mov r8, r8)
 8002386:	46bd      	mov	sp, r7
 8002388:	b002      	add	sp, #8
 800238a:	bd80      	pop	{r7, pc}

0800238c <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	0252      	lsls	r2, r2, #9
 800239e:	0a52      	lsrs	r2, r2, #9
 80023a0:	43d2      	mvns	r2, r2
 80023a2:	401a      	ands	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	0212      	lsls	r2, r2, #8
 80023c4:	43d2      	mvns	r2, r2
 80023c6:	401a      	ands	r2, r3
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	400b      	ands	r3, r1
 80023d0:	4904      	ldr	r1, [pc, #16]	@ (80023e4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80023d2:	400b      	ands	r3, r1
 80023d4:	431a      	orrs	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80023da:	46c0      	nop			@ (mov r8, r8)
 80023dc:	46bd      	mov	sp, r7
 80023de:	b004      	add	sp, #16
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	7fffff00 	.word	0x7fffff00

080023e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	4a05      	ldr	r2, [pc, #20]	@ (800240c <LL_ADC_EnableInternalRegulator+0x24>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	2280      	movs	r2, #128	@ 0x80
 80023fa:	0552      	lsls	r2, r2, #21
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	46bd      	mov	sp, r7
 8002406:	b002      	add	sp, #8
 8002408:	bd80      	pop	{r7, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)
 800240c:	6fffffe8 	.word	0x6fffffe8

08002410 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	401a      	ands	r2, r3
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	055b      	lsls	r3, r3, #21
 8002426:	429a      	cmp	r2, r3
 8002428:	d101      	bne.n	800242e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800242e:	2300      	movs	r3, #0
}
 8002430:	0018      	movs	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	b002      	add	sp, #8
 8002436:	bd80      	pop	{r7, pc}

08002438 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	2201      	movs	r2, #1
 8002446:	4013      	ands	r3, r2
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <LL_ADC_IsEnabled+0x18>
 800244c:	2301      	movs	r3, #1
 800244e:	e000      	b.n	8002452 <LL_ADC_IsEnabled+0x1a>
 8002450:	2300      	movs	r3, #0
}
 8002452:	0018      	movs	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	b002      	add	sp, #8
 8002458:	bd80      	pop	{r7, pc}

0800245a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2204      	movs	r2, #4
 8002468:	4013      	ands	r3, r2
 800246a:	2b04      	cmp	r3, #4
 800246c:	d101      	bne.n	8002472 <LL_ADC_REG_IsConversionOngoing+0x18>
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002472:	2300      	movs	r3, #0
}
 8002474:	0018      	movs	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	b002      	add	sp, #8
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002484:	231f      	movs	r3, #31
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800248c:	2300      	movs	r3, #0
 800248e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e17e      	b.n	80027a0 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10a      	bne.n	80024c0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7ff fc21 	bl	8001cf4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2254      	movs	r2, #84	@ 0x54
 80024bc:	2100      	movs	r1, #0
 80024be:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff ffa3 	bl	8002410 <LL_ADC_IsInternalRegulatorEnabled>
 80024ca:	1e03      	subs	r3, r0, #0
 80024cc:	d114      	bne.n	80024f8 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	0018      	movs	r0, r3
 80024d4:	f7ff ff88 	bl	80023e8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80024d8:	4bb3      	ldr	r3, [pc, #716]	@ (80027a8 <HAL_ADC_Init+0x32c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	49b3      	ldr	r1, [pc, #716]	@ (80027ac <HAL_ADC_Init+0x330>)
 80024de:	0018      	movs	r0, r3
 80024e0:	f7fd fe24 	bl	800012c <__udivsi3>
 80024e4:	0003      	movs	r3, r0
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024ea:	e002      	b.n	80024f2 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1f9      	bne.n	80024ec <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	0018      	movs	r0, r3
 80024fe:	f7ff ff87 	bl	8002410 <LL_ADC_IsInternalRegulatorEnabled>
 8002502:	1e03      	subs	r3, r0, #0
 8002504:	d10f      	bne.n	8002526 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	2210      	movs	r2, #16
 800250c:	431a      	orrs	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002516:	2201      	movs	r2, #1
 8002518:	431a      	orrs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800251e:	231f      	movs	r3, #31
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	0018      	movs	r0, r3
 800252c:	f7ff ff95 	bl	800245a <LL_ADC_REG_IsConversionOngoing>
 8002530:	0003      	movs	r3, r0
 8002532:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002538:	2210      	movs	r2, #16
 800253a:	4013      	ands	r3, r2
 800253c:	d000      	beq.n	8002540 <HAL_ADC_Init+0xc4>
 800253e:	e122      	b.n	8002786 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d000      	beq.n	8002548 <HAL_ADC_Init+0xcc>
 8002546:	e11e      	b.n	8002786 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800254c:	4a98      	ldr	r2, [pc, #608]	@ (80027b0 <HAL_ADC_Init+0x334>)
 800254e:	4013      	ands	r3, r2
 8002550:	2202      	movs	r2, #2
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	0018      	movs	r0, r3
 800255e:	f7ff ff6b 	bl	8002438 <LL_ADC_IsEnabled>
 8002562:	1e03      	subs	r3, r0, #0
 8002564:	d000      	beq.n	8002568 <HAL_ADC_Init+0xec>
 8002566:	e0ad      	b.n	80026c4 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	7e1b      	ldrb	r3, [r3, #24]
 8002570:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002572:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7e5b      	ldrb	r3, [r3, #25]
 8002578:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800257a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	7e9b      	ldrb	r3, [r3, #26]
 8002580:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002582:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	2b00      	cmp	r3, #0
 800258a:	d002      	beq.n	8002592 <HAL_ADC_Init+0x116>
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	e000      	b.n	8002594 <HAL_ADC_Init+0x118>
 8002592:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002594:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800259a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	da04      	bge.n	80025ae <HAL_ADC_Init+0x132>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	085b      	lsrs	r3, r3, #1
 80025ac:	e001      	b.n	80025b2 <HAL_ADC_Init+0x136>
 80025ae:	2380      	movs	r3, #128	@ 0x80
 80025b0:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80025b2:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	212c      	movs	r1, #44	@ 0x2c
 80025b8:	5c5b      	ldrb	r3, [r3, r1]
 80025ba:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80025bc:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2220      	movs	r2, #32
 80025c8:	5c9b      	ldrb	r3, [r3, r2]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d115      	bne.n	80025fa <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	7e9b      	ldrb	r3, [r3, #26]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d105      	bne.n	80025e2 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	2280      	movs	r2, #128	@ 0x80
 80025da:	0252      	lsls	r2, r2, #9
 80025dc:	4313      	orrs	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
 80025e0:	e00b      	b.n	80025fa <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	2220      	movs	r2, #32
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f2:	2201      	movs	r2, #1
 80025f4:	431a      	orrs	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00a      	beq.n	8002618 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002606:	23e0      	movs	r3, #224	@ 0xe0
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002610:	4313      	orrs	r3, r2
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	4a65      	ldr	r2, [pc, #404]	@ (80027b4 <HAL_ADC_Init+0x338>)
 8002620:	4013      	ands	r3, r2
 8002622:	0019      	movs	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	430a      	orrs	r2, r1
 800262c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	0f9b      	lsrs	r3, r3, #30
 8002634:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800263a:	4313      	orrs	r3, r2
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	4313      	orrs	r3, r2
 8002640:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	223c      	movs	r2, #60	@ 0x3c
 8002646:	5c9b      	ldrb	r3, [r3, r2]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d111      	bne.n	8002670 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	0f9b      	lsrs	r3, r3, #30
 8002652:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002658:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 800265e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002664:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	4313      	orrs	r3, r2
 800266a:	2201      	movs	r2, #1
 800266c:	4313      	orrs	r3, r2
 800266e:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	4a50      	ldr	r2, [pc, #320]	@ (80027b8 <HAL_ADC_Init+0x33c>)
 8002678:	4013      	ands	r3, r2
 800267a:	0019      	movs	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	430a      	orrs	r2, r1
 8002684:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	23c0      	movs	r3, #192	@ 0xc0
 800268c:	061b      	lsls	r3, r3, #24
 800268e:	429a      	cmp	r2, r3
 8002690:	d018      	beq.n	80026c4 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002696:	2380      	movs	r3, #128	@ 0x80
 8002698:	05db      	lsls	r3, r3, #23
 800269a:	429a      	cmp	r2, r3
 800269c:	d012      	beq.n	80026c4 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80026a2:	2380      	movs	r3, #128	@ 0x80
 80026a4:	061b      	lsls	r3, r3, #24
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d00c      	beq.n	80026c4 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80026aa:	4b44      	ldr	r3, [pc, #272]	@ (80027bc <HAL_ADC_Init+0x340>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a44      	ldr	r2, [pc, #272]	@ (80027c0 <HAL_ADC_Init+0x344>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	0019      	movs	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	23f0      	movs	r3, #240	@ 0xf0
 80026ba:	039b      	lsls	r3, r3, #14
 80026bc:	401a      	ands	r2, r3
 80026be:	4b3f      	ldr	r3, [pc, #252]	@ (80027bc <HAL_ADC_Init+0x340>)
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6818      	ldr	r0, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026cc:	001a      	movs	r2, r3
 80026ce:	2100      	movs	r1, #0
 80026d0:	f7ff fdf7 	bl	80022c2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6818      	ldr	r0, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026dc:	4939      	ldr	r1, [pc, #228]	@ (80027c4 <HAL_ADC_Init+0x348>)
 80026de:	001a      	movs	r2, r3
 80026e0:	f7ff fdef 	bl	80022c2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2110      	movs	r1, #16
 80026f8:	4249      	negs	r1, r1
 80026fa:	430a      	orrs	r2, r1
 80026fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80026fe:	e018      	b.n	8002732 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	2380      	movs	r3, #128	@ 0x80
 8002706:	039b      	lsls	r3, r3, #14
 8002708:	429a      	cmp	r2, r3
 800270a:	d112      	bne.n	8002732 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	3b01      	subs	r3, #1
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	221c      	movs	r2, #28
 800271c:	4013      	ands	r3, r2
 800271e:	2210      	movs	r2, #16
 8002720:	4252      	negs	r2, r2
 8002722:	409a      	lsls	r2, r3
 8002724:	0011      	movs	r1, r2
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2100      	movs	r1, #0
 8002738:	0018      	movs	r0, r3
 800273a:	f7ff fddf 	bl	80022fc <LL_ADC_GetSamplingTimeCommonChannels>
 800273e:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002744:	429a      	cmp	r2, r3
 8002746:	d10b      	bne.n	8002760 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002752:	2203      	movs	r2, #3
 8002754:	4393      	bics	r3, r2
 8002756:	2201      	movs	r2, #1
 8002758:	431a      	orrs	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800275e:	e01c      	b.n	800279a <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002764:	2212      	movs	r2, #18
 8002766:	4393      	bics	r3, r2
 8002768:	2210      	movs	r2, #16
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002774:	2201      	movs	r2, #1
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800277c:	231f      	movs	r3, #31
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002784:	e009      	b.n	800279a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278a:	2210      	movs	r2, #16
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002792:	231f      	movs	r3, #31
 8002794:	18fb      	adds	r3, r7, r3
 8002796:	2201      	movs	r2, #1
 8002798:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800279a:	231f      	movs	r3, #31
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	781b      	ldrb	r3, [r3, #0]
}
 80027a0:	0018      	movs	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b008      	add	sp, #32
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	2000000c 	.word	0x2000000c
 80027ac:	00030d40 	.word	0x00030d40
 80027b0:	fffffefd 	.word	0xfffffefd
 80027b4:	ffde0201 	.word	0xffde0201
 80027b8:	1ffffc02 	.word	0x1ffffc02
 80027bc:	40012708 	.word	0x40012708
 80027c0:	ffc3ffff 	.word	0xffc3ffff
 80027c4:	7fffff04 	.word	0x7fffff04

080027c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d2:	2317      	movs	r3, #23
 80027d4:	18fb      	adds	r3, r7, r3
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2254      	movs	r2, #84	@ 0x54
 80027e2:	5c9b      	ldrb	r3, [r3, r2]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x24>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e1be      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x3a2>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2254      	movs	r2, #84	@ 0x54
 80027f0:	2101      	movs	r1, #1
 80027f2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	0018      	movs	r0, r3
 80027fa:	f7ff fe2e 	bl	800245a <LL_ADC_REG_IsConversionOngoing>
 80027fe:	1e03      	subs	r3, r0, #0
 8002800:	d000      	beq.n	8002804 <HAL_ADC_ConfigChannel+0x3c>
 8002802:	e1a1      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d100      	bne.n	800280e <HAL_ADC_ConfigChannel+0x46>
 800280c:	e152      	b.n	8002ab4 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691a      	ldr	r2, [r3, #16]
 8002812:	2380      	movs	r3, #128	@ 0x80
 8002814:	061b      	lsls	r3, r3, #24
 8002816:	429a      	cmp	r2, r3
 8002818:	d004      	beq.n	8002824 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800281e:	4ac2      	ldr	r2, [pc, #776]	@ (8002b28 <HAL_ADC_ConfigChannel+0x360>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d108      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	0019      	movs	r1, r3
 800282e:	0010      	movs	r0, r2
 8002830:	f7ff fd9b 	bl	800236a <LL_ADC_REG_SetSequencerChAdd>
 8002834:	e0ed      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	211f      	movs	r1, #31
 8002840:	400b      	ands	r3, r1
 8002842:	210f      	movs	r1, #15
 8002844:	4099      	lsls	r1, r3
 8002846:	000b      	movs	r3, r1
 8002848:	43db      	mvns	r3, r3
 800284a:	4013      	ands	r3, r2
 800284c:	0019      	movs	r1, r3
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	025b      	lsls	r3, r3, #9
 8002854:	0a5b      	lsrs	r3, r3, #9
 8002856:	d105      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x9c>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0e9b      	lsrs	r3, r3, #26
 800285e:	221f      	movs	r2, #31
 8002860:	4013      	ands	r3, r2
 8002862:	e0bc      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2201      	movs	r2, #1
 800286a:	4013      	ands	r3, r2
 800286c:	d000      	beq.n	8002870 <HAL_ADC_ConfigChannel+0xa8>
 800286e:	e0b5      	b.n	80029dc <HAL_ADC_ConfigChannel+0x214>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2202      	movs	r2, #2
 8002876:	4013      	ands	r3, r2
 8002878:	d000      	beq.n	800287c <HAL_ADC_ConfigChannel+0xb4>
 800287a:	e0ad      	b.n	80029d8 <HAL_ADC_ConfigChannel+0x210>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2204      	movs	r2, #4
 8002882:	4013      	ands	r3, r2
 8002884:	d000      	beq.n	8002888 <HAL_ADC_ConfigChannel+0xc0>
 8002886:	e0a5      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x20c>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2208      	movs	r2, #8
 800288e:	4013      	ands	r3, r2
 8002890:	d000      	beq.n	8002894 <HAL_ADC_ConfigChannel+0xcc>
 8002892:	e09d      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x208>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2210      	movs	r2, #16
 800289a:	4013      	ands	r3, r2
 800289c:	d000      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0xd8>
 800289e:	e095      	b.n	80029cc <HAL_ADC_ConfigChannel+0x204>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2220      	movs	r2, #32
 80028a6:	4013      	ands	r3, r2
 80028a8:	d000      	beq.n	80028ac <HAL_ADC_ConfigChannel+0xe4>
 80028aa:	e08d      	b.n	80029c8 <HAL_ADC_ConfigChannel+0x200>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2240      	movs	r2, #64	@ 0x40
 80028b2:	4013      	ands	r3, r2
 80028b4:	d000      	beq.n	80028b8 <HAL_ADC_ConfigChannel+0xf0>
 80028b6:	e085      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x1fc>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2280      	movs	r2, #128	@ 0x80
 80028be:	4013      	ands	r3, r2
 80028c0:	d000      	beq.n	80028c4 <HAL_ADC_ConfigChannel+0xfc>
 80028c2:	e07d      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x1f8>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	2380      	movs	r3, #128	@ 0x80
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4013      	ands	r3, r2
 80028ce:	d000      	beq.n	80028d2 <HAL_ADC_ConfigChannel+0x10a>
 80028d0:	e074      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1f4>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	2380      	movs	r3, #128	@ 0x80
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4013      	ands	r3, r2
 80028dc:	d000      	beq.n	80028e0 <HAL_ADC_ConfigChannel+0x118>
 80028de:	e06b      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x1f0>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	2380      	movs	r3, #128	@ 0x80
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4013      	ands	r3, r2
 80028ea:	d000      	beq.n	80028ee <HAL_ADC_ConfigChannel+0x126>
 80028ec:	e062      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x1ec>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	2380      	movs	r3, #128	@ 0x80
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	4013      	ands	r3, r2
 80028f8:	d000      	beq.n	80028fc <HAL_ADC_ConfigChannel+0x134>
 80028fa:	e059      	b.n	80029b0 <HAL_ADC_ConfigChannel+0x1e8>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	@ 0x80
 8002902:	015b      	lsls	r3, r3, #5
 8002904:	4013      	ands	r3, r2
 8002906:	d151      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x1e4>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	2380      	movs	r3, #128	@ 0x80
 800290e:	019b      	lsls	r3, r3, #6
 8002910:	4013      	ands	r3, r2
 8002912:	d149      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x1e0>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	2380      	movs	r3, #128	@ 0x80
 800291a:	01db      	lsls	r3, r3, #7
 800291c:	4013      	ands	r3, r2
 800291e:	d141      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x1dc>
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	4013      	ands	r3, r2
 800292a:	d139      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x1d8>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	2380      	movs	r3, #128	@ 0x80
 8002932:	025b      	lsls	r3, r3, #9
 8002934:	4013      	ands	r3, r2
 8002936:	d131      	bne.n	800299c <HAL_ADC_ConfigChannel+0x1d4>
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	029b      	lsls	r3, r3, #10
 8002940:	4013      	ands	r3, r2
 8002942:	d129      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x1d0>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	02db      	lsls	r3, r3, #11
 800294c:	4013      	ands	r3, r2
 800294e:	d121      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x1cc>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	2380      	movs	r3, #128	@ 0x80
 8002956:	031b      	lsls	r3, r3, #12
 8002958:	4013      	ands	r3, r2
 800295a:	d119      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x1c8>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	2380      	movs	r3, #128	@ 0x80
 8002962:	035b      	lsls	r3, r3, #13
 8002964:	4013      	ands	r3, r2
 8002966:	d111      	bne.n	800298c <HAL_ADC_ConfigChannel+0x1c4>
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	039b      	lsls	r3, r3, #14
 8002970:	4013      	ands	r3, r2
 8002972:	d109      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x1c0>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	@ 0x80
 800297a:	03db      	lsls	r3, r3, #15
 800297c:	4013      	ands	r3, r2
 800297e:	d001      	beq.n	8002984 <HAL_ADC_ConfigChannel+0x1bc>
 8002980:	2316      	movs	r3, #22
 8002982:	e02c      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002984:	2300      	movs	r3, #0
 8002986:	e02a      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002988:	2315      	movs	r3, #21
 800298a:	e028      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 800298c:	2314      	movs	r3, #20
 800298e:	e026      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002990:	2313      	movs	r3, #19
 8002992:	e024      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002994:	2312      	movs	r3, #18
 8002996:	e022      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 8002998:	2311      	movs	r3, #17
 800299a:	e020      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 800299c:	2310      	movs	r3, #16
 800299e:	e01e      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029a0:	230f      	movs	r3, #15
 80029a2:	e01c      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029a4:	230e      	movs	r3, #14
 80029a6:	e01a      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029a8:	230d      	movs	r3, #13
 80029aa:	e018      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029ac:	230c      	movs	r3, #12
 80029ae:	e016      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029b0:	230b      	movs	r3, #11
 80029b2:	e014      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029b4:	230a      	movs	r3, #10
 80029b6:	e012      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029b8:	2309      	movs	r3, #9
 80029ba:	e010      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029bc:	2308      	movs	r3, #8
 80029be:	e00e      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029c0:	2307      	movs	r3, #7
 80029c2:	e00c      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029c4:	2306      	movs	r3, #6
 80029c6:	e00a      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029c8:	2305      	movs	r3, #5
 80029ca:	e008      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029cc:	2304      	movs	r3, #4
 80029ce:	e006      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029d0:	2303      	movs	r3, #3
 80029d2:	e004      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029d4:	2302      	movs	r3, #2
 80029d6:	e002      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <HAL_ADC_ConfigChannel+0x216>
 80029dc:	2300      	movs	r3, #0
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	6852      	ldr	r2, [r2, #4]
 80029e2:	201f      	movs	r0, #31
 80029e4:	4002      	ands	r2, r0
 80029e6:	4093      	lsls	r3, r2
 80029e8:	000a      	movs	r2, r1
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	1c5a      	adds	r2, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d808      	bhi.n	8002a12 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6818      	ldr	r0, [r3, #0]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	6859      	ldr	r1, [r3, #4]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	001a      	movs	r2, r3
 8002a0e:	f7ff fc8c 	bl	800232a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	6819      	ldr	r1, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	001a      	movs	r2, r3
 8002a20:	f7ff fcc6 	bl	80023b0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	db00      	blt.n	8002a2e <HAL_ADC_ConfigChannel+0x266>
 8002a2c:	e096      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002a30:	0018      	movs	r0, r3
 8002a32:	f7ff fc39 	bl	80022a8 <LL_ADC_GetCommonPathInternalCh>
 8002a36:	0003      	movs	r3, r0
 8002a38:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b30 <HAL_ADC_ConfigChannel+0x368>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d123      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	2380      	movs	r3, #128	@ 0x80
 8002a48:	041b      	lsls	r3, r3, #16
 8002a4a:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a4c:	d11e      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	2280      	movs	r2, #128	@ 0x80
 8002a52:	0412      	lsls	r2, r2, #16
 8002a54:	4313      	orrs	r3, r2
 8002a56:	4a35      	ldr	r2, [pc, #212]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002a58:	0019      	movs	r1, r3
 8002a5a:	0010      	movs	r0, r2
 8002a5c:	f7ff fc10 	bl	8002280 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002a60:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <HAL_ADC_ConfigChannel+0x36c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4934      	ldr	r1, [pc, #208]	@ (8002b38 <HAL_ADC_ConfigChannel+0x370>)
 8002a66:	0018      	movs	r0, r3
 8002a68:	f7fd fb60 	bl	800012c <__udivsi3>
 8002a6c:	0003      	movs	r3, r0
 8002a6e:	001a      	movs	r2, r3
 8002a70:	0013      	movs	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	189b      	adds	r3, r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	3301      	adds	r3, #1
 8002a7a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a7c:	e002      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3b01      	subs	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f9      	bne.n	8002a7e <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a8a:	e067      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a2a      	ldr	r2, [pc, #168]	@ (8002b3c <HAL_ADC_ConfigChannel+0x374>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d162      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	2380      	movs	r3, #128	@ 0x80
 8002a9a:	03db      	lsls	r3, r3, #15
 8002a9c:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002a9e:	d15d      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	2280      	movs	r2, #128	@ 0x80
 8002aa4:	03d2      	lsls	r2, r2, #15
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	4a20      	ldr	r2, [pc, #128]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002aaa:	0019      	movs	r1, r3
 8002aac:	0010      	movs	r0, r2
 8002aae:	f7ff fbe7 	bl	8002280 <LL_ADC_SetCommonPathInternalCh>
 8002ab2:	e053      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	2380      	movs	r3, #128	@ 0x80
 8002aba:	061b      	lsls	r3, r3, #24
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d004      	beq.n	8002aca <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002ac4:	4a18      	ldr	r2, [pc, #96]	@ (8002b28 <HAL_ADC_ConfigChannel+0x360>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d107      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	0010      	movs	r0, r2
 8002ad6:	f7ff fc59 	bl	800238c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	da3c      	bge.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ae2:	4b12      	ldr	r3, [pc, #72]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f7ff fbdf 	bl	80022a8 <LL_ADC_GetCommonPathInternalCh>
 8002aea:	0003      	movs	r3, r0
 8002aec:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a0f      	ldr	r2, [pc, #60]	@ (8002b30 <HAL_ADC_ConfigChannel+0x368>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d108      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <HAL_ADC_ConfigChannel+0x378>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	4a0b      	ldr	r2, [pc, #44]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002b00:	0019      	movs	r1, r3
 8002b02:	0010      	movs	r0, r2
 8002b04:	f7ff fbbc 	bl	8002280 <LL_ADC_SetCommonPathInternalCh>
 8002b08:	e028      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b3c <HAL_ADC_ConfigChannel+0x374>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d123      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	4a0b      	ldr	r2, [pc, #44]	@ (8002b44 <HAL_ADC_ConfigChannel+0x37c>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <HAL_ADC_ConfigChannel+0x364>)
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	0010      	movs	r0, r2
 8002b20:	f7ff fbae 	bl	8002280 <LL_ADC_SetCommonPathInternalCh>
 8002b24:	e01a      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x394>
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	80000004 	.word	0x80000004
 8002b2c:	40012708 	.word	0x40012708
 8002b30:	a4000200 	.word	0xa4000200
 8002b34:	2000000c 	.word	0x2000000c
 8002b38:	00030d40 	.word	0x00030d40
 8002b3c:	a8000400 	.word	0xa8000400
 8002b40:	ff7fffff 	.word	0xff7fffff
 8002b44:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b54:	2317      	movs	r3, #23
 8002b56:	18fb      	adds	r3, r7, r3
 8002b58:	2201      	movs	r2, #1
 8002b5a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2254      	movs	r2, #84	@ 0x54
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002b64:	2317      	movs	r3, #23
 8002b66:	18fb      	adds	r3, r7, r3
 8002b68:	781b      	ldrb	r3, [r3, #0]
}
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	b006      	add	sp, #24
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	46c0      	nop			@ (mov r8, r8)

08002b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b74:	b590      	push	{r4, r7, lr}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	0002      	movs	r2, r0
 8002b7c:	6039      	str	r1, [r7, #0]
 8002b7e:	1dfb      	adds	r3, r7, #7
 8002b80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b82:	1dfb      	adds	r3, r7, #7
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b88:	d828      	bhi.n	8002bdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b8a:	4a2f      	ldr	r2, [pc, #188]	@ (8002c48 <__NVIC_SetPriority+0xd4>)
 8002b8c:	1dfb      	adds	r3, r7, #7
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	b25b      	sxtb	r3, r3
 8002b92:	089b      	lsrs	r3, r3, #2
 8002b94:	33c0      	adds	r3, #192	@ 0xc0
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	589b      	ldr	r3, [r3, r2]
 8002b9a:	1dfa      	adds	r2, r7, #7
 8002b9c:	7812      	ldrb	r2, [r2, #0]
 8002b9e:	0011      	movs	r1, r2
 8002ba0:	2203      	movs	r2, #3
 8002ba2:	400a      	ands	r2, r1
 8002ba4:	00d2      	lsls	r2, r2, #3
 8002ba6:	21ff      	movs	r1, #255	@ 0xff
 8002ba8:	4091      	lsls	r1, r2
 8002baa:	000a      	movs	r2, r1
 8002bac:	43d2      	mvns	r2, r2
 8002bae:	401a      	ands	r2, r3
 8002bb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	019b      	lsls	r3, r3, #6
 8002bb6:	22ff      	movs	r2, #255	@ 0xff
 8002bb8:	401a      	ands	r2, r3
 8002bba:	1dfb      	adds	r3, r7, #7
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	4003      	ands	r3, r0
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bc8:	481f      	ldr	r0, [pc, #124]	@ (8002c48 <__NVIC_SetPriority+0xd4>)
 8002bca:	1dfb      	adds	r3, r7, #7
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	b25b      	sxtb	r3, r3
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	33c0      	adds	r3, #192	@ 0xc0
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002bda:	e031      	b.n	8002c40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <__NVIC_SetPriority+0xd8>)
 8002bde:	1dfb      	adds	r3, r7, #7
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	0019      	movs	r1, r3
 8002be4:	230f      	movs	r3, #15
 8002be6:	400b      	ands	r3, r1
 8002be8:	3b08      	subs	r3, #8
 8002bea:	089b      	lsrs	r3, r3, #2
 8002bec:	3306      	adds	r3, #6
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	18d3      	adds	r3, r2, r3
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	1dfa      	adds	r2, r7, #7
 8002bf8:	7812      	ldrb	r2, [r2, #0]
 8002bfa:	0011      	movs	r1, r2
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	400a      	ands	r2, r1
 8002c00:	00d2      	lsls	r2, r2, #3
 8002c02:	21ff      	movs	r1, #255	@ 0xff
 8002c04:	4091      	lsls	r1, r2
 8002c06:	000a      	movs	r2, r1
 8002c08:	43d2      	mvns	r2, r2
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	019b      	lsls	r3, r3, #6
 8002c12:	22ff      	movs	r2, #255	@ 0xff
 8002c14:	401a      	ands	r2, r3
 8002c16:	1dfb      	adds	r3, r7, #7
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	4003      	ands	r3, r0
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c24:	4809      	ldr	r0, [pc, #36]	@ (8002c4c <__NVIC_SetPriority+0xd8>)
 8002c26:	1dfb      	adds	r3, r7, #7
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	001c      	movs	r4, r3
 8002c2c:	230f      	movs	r3, #15
 8002c2e:	4023      	ands	r3, r4
 8002c30:	3b08      	subs	r3, #8
 8002c32:	089b      	lsrs	r3, r3, #2
 8002c34:	430a      	orrs	r2, r1
 8002c36:	3306      	adds	r3, #6
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	18c3      	adds	r3, r0, r3
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	601a      	str	r2, [r3, #0]
}
 8002c40:	46c0      	nop			@ (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b003      	add	sp, #12
 8002c46:	bd90      	pop	{r4, r7, pc}
 8002c48:	e000e100 	.word	0xe000e100
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	1e5a      	subs	r2, r3, #1
 8002c5c:	2380      	movs	r3, #128	@ 0x80
 8002c5e:	045b      	lsls	r3, r3, #17
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d301      	bcc.n	8002c68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c64:	2301      	movs	r3, #1
 8002c66:	e010      	b.n	8002c8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c68:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <SysTick_Config+0x44>)
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	3a01      	subs	r2, #1
 8002c6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c70:	2301      	movs	r3, #1
 8002c72:	425b      	negs	r3, r3
 8002c74:	2103      	movs	r1, #3
 8002c76:	0018      	movs	r0, r3
 8002c78:	f7ff ff7c 	bl	8002b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c7c:	4b05      	ldr	r3, [pc, #20]	@ (8002c94 <SysTick_Config+0x44>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c82:	4b04      	ldr	r3, [pc, #16]	@ (8002c94 <SysTick_Config+0x44>)
 8002c84:	2207      	movs	r2, #7
 8002c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b002      	add	sp, #8
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	e000e010 	.word	0xe000e010

08002c98 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	210f      	movs	r1, #15
 8002ca4:	187b      	adds	r3, r7, r1
 8002ca6:	1c02      	adds	r2, r0, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	187b      	adds	r3, r7, r1
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	0011      	movs	r1, r2
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f7ff ff5d 	bl	8002b74 <__NVIC_SetPriority>
}
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b004      	add	sp, #16
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b082      	sub	sp, #8
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f7ff ffbf 	bl	8002c50 <SysTick_Config>
 8002cd2:	0003      	movs	r3, r0
}
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	b002      	add	sp, #8
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002cea:	e14d      	b.n	8002f88 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	4091      	lsls	r1, r2
 8002cf6:	000a      	movs	r2, r1
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d100      	bne.n	8002d04 <HAL_GPIO_Init+0x28>
 8002d02:	e13e      	b.n	8002f82 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d003      	beq.n	8002d14 <HAL_GPIO_Init+0x38>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b12      	cmp	r3, #18
 8002d12:	d125      	bne.n	8002d60 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	08da      	lsrs	r2, r3, #3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3208      	adds	r2, #8
 8002d1c:	0092      	lsls	r2, r2, #2
 8002d1e:	58d3      	ldr	r3, [r2, r3]
 8002d20:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	2207      	movs	r2, #7
 8002d26:	4013      	ands	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	0013      	movs	r3, r2
 8002d30:	43da      	mvns	r2, r3
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	4013      	ands	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	220f      	movs	r2, #15
 8002d3e:	401a      	ands	r2, r3
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	2107      	movs	r1, #7
 8002d44:	400b      	ands	r3, r1
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	0013      	movs	r3, r2
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	08da      	lsrs	r2, r3, #3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3208      	adds	r2, #8
 8002d5a:	0092      	lsls	r2, r2, #2
 8002d5c:	6979      	ldr	r1, [r7, #20]
 8002d5e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	0013      	movs	r3, r2
 8002d70:	43da      	mvns	r2, r3
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	4013      	ands	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	401a      	ands	r2, r3
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	409a      	lsls	r2, r3
 8002d86:	0013      	movs	r3, r2
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d00b      	beq.n	8002db4 <HAL_GPIO_Init+0xd8>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d007      	beq.n	8002db4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002da8:	2b11      	cmp	r3, #17
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b12      	cmp	r3, #18
 8002db2:	d130      	bne.n	8002e16 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	2203      	movs	r2, #3
 8002dc0:	409a      	lsls	r2, r3
 8002dc2:	0013      	movs	r3, r2
 8002dc4:	43da      	mvns	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68da      	ldr	r2, [r3, #12]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	409a      	lsls	r2, r3
 8002dd6:	0013      	movs	r3, r2
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dea:	2201      	movs	r2, #1
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	409a      	lsls	r2, r3
 8002df0:	0013      	movs	r3, r2
 8002df2:	43da      	mvns	r2, r3
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	4013      	ands	r3, r2
 8002df8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	091b      	lsrs	r3, r3, #4
 8002e00:	2201      	movs	r2, #1
 8002e02:	401a      	ands	r2, r3
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	409a      	lsls	r2, r3
 8002e08:	0013      	movs	r3, r2
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d017      	beq.n	8002e4e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	2203      	movs	r2, #3
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	0013      	movs	r3, r2
 8002e2e:	43da      	mvns	r2, r3
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	4013      	ands	r3, r2
 8002e34:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	0013      	movs	r3, r2
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	2380      	movs	r3, #128	@ 0x80
 8002e54:	055b      	lsls	r3, r3, #21
 8002e56:	4013      	ands	r3, r2
 8002e58:	d100      	bne.n	8002e5c <HAL_GPIO_Init+0x180>
 8002e5a:	e092      	b.n	8002f82 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002e5c:	4a50      	ldr	r2, [pc, #320]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	3318      	adds	r3, #24
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	589b      	ldr	r3, [r3, r2]
 8002e68:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2203      	movs	r2, #3
 8002e6e:	4013      	ands	r3, r2
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	220f      	movs	r2, #15
 8002e74:	409a      	lsls	r2, r3
 8002e76:	0013      	movs	r3, r2
 8002e78:	43da      	mvns	r2, r3
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	23a0      	movs	r3, #160	@ 0xa0
 8002e84:	05db      	lsls	r3, r3, #23
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d013      	beq.n	8002eb2 <HAL_GPIO_Init+0x1d6>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a45      	ldr	r2, [pc, #276]	@ (8002fa4 <HAL_GPIO_Init+0x2c8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00d      	beq.n	8002eae <HAL_GPIO_Init+0x1d2>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a44      	ldr	r2, [pc, #272]	@ (8002fa8 <HAL_GPIO_Init+0x2cc>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d007      	beq.n	8002eaa <HAL_GPIO_Init+0x1ce>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a43      	ldr	r2, [pc, #268]	@ (8002fac <HAL_GPIO_Init+0x2d0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d101      	bne.n	8002ea6 <HAL_GPIO_Init+0x1ca>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e006      	b.n	8002eb4 <HAL_GPIO_Init+0x1d8>
 8002ea6:	2306      	movs	r3, #6
 8002ea8:	e004      	b.n	8002eb4 <HAL_GPIO_Init+0x1d8>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e002      	b.n	8002eb4 <HAL_GPIO_Init+0x1d8>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_GPIO_Init+0x1d8>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	2103      	movs	r1, #3
 8002eb8:	400a      	ands	r2, r1
 8002eba:	00d2      	lsls	r2, r2, #3
 8002ebc:	4093      	lsls	r3, r2
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002ec4:	4936      	ldr	r1, [pc, #216]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	089b      	lsrs	r3, r3, #2
 8002eca:	3318      	adds	r3, #24
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002ed2:	4a33      	ldr	r2, [pc, #204]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002ed4:	2380      	movs	r3, #128	@ 0x80
 8002ed6:	58d3      	ldr	r3, [r2, r3]
 8002ed8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	43da      	mvns	r2, r3
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	2380      	movs	r3, #128	@ 0x80
 8002eea:	025b      	lsls	r3, r3, #9
 8002eec:	4013      	ands	r3, r2
 8002eee:	d003      	beq.n	8002ef8 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002ef8:	4929      	ldr	r1, [pc, #164]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002efa:	2280      	movs	r2, #128	@ 0x80
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002f00:	4a27      	ldr	r2, [pc, #156]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f02:	2384      	movs	r3, #132	@ 0x84
 8002f04:	58d3      	ldr	r3, [r2, r3]
 8002f06:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	43da      	mvns	r2, r3
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	2380      	movs	r3, #128	@ 0x80
 8002f18:	029b      	lsls	r3, r3, #10
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d003      	beq.n	8002f26 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002f26:	491e      	ldr	r1, [pc, #120]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f28:	2284      	movs	r2, #132	@ 0x84
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	43da      	mvns	r2, r3
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	2380      	movs	r3, #128	@ 0x80
 8002f44:	035b      	lsls	r3, r3, #13
 8002f46:	4013      	ands	r3, r2
 8002f48:	d003      	beq.n	8002f52 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002f52:	4b13      	ldr	r3, [pc, #76]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002f58:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	43da      	mvns	r2, r3
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	4013      	ands	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	2380      	movs	r3, #128	@ 0x80
 8002f6e:	039b      	lsls	r3, r3, #14
 8002f70:	4013      	ands	r3, r2
 8002f72:	d003      	beq.n	8002f7c <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002f7c:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <HAL_GPIO_Init+0x2c4>)
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	3301      	adds	r3, #1
 8002f86:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	40da      	lsrs	r2, r3
 8002f90:	1e13      	subs	r3, r2, #0
 8002f92:	d000      	beq.n	8002f96 <HAL_GPIO_Init+0x2ba>
 8002f94:	e6aa      	b.n	8002cec <HAL_GPIO_Init+0x10>
  }
}
 8002f96:	46c0      	nop			@ (mov r8, r8)
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b006      	add	sp, #24
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021800 	.word	0x40021800
 8002fa4:	50000400 	.word	0x50000400
 8002fa8:	50000800 	.word	0x50000800
 8002fac:	50001400 	.word	0x50001400

08002fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	000a      	movs	r2, r1
 8002fba:	1cbb      	adds	r3, r7, #2
 8002fbc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	1cba      	adds	r2, r7, #2
 8002fc4:	8812      	ldrh	r2, [r2, #0]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d004      	beq.n	8002fd4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002fca:	230f      	movs	r3, #15
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	2201      	movs	r2, #1
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	e003      	b.n	8002fdc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fd4:	230f      	movs	r3, #15
 8002fd6:	18fb      	adds	r3, r7, r3
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002fdc:	230f      	movs	r3, #15
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	781b      	ldrb	r3, [r3, #0]
}
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	b004      	add	sp, #16
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
 8002ff2:	0008      	movs	r0, r1
 8002ff4:	0011      	movs	r1, r2
 8002ff6:	1cbb      	adds	r3, r7, #2
 8002ff8:	1c02      	adds	r2, r0, #0
 8002ffa:	801a      	strh	r2, [r3, #0]
 8002ffc:	1c7b      	adds	r3, r7, #1
 8002ffe:	1c0a      	adds	r2, r1, #0
 8003000:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003002:	1c7b      	adds	r3, r7, #1
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d004      	beq.n	8003014 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800300a:	1cbb      	adds	r3, r7, #2
 800300c:	881a      	ldrh	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003012:	e003      	b.n	800301c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003014:	1cbb      	adds	r3, r7, #2
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800301c:	46c0      	nop			@ (mov r8, r8)
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e1d0      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2201      	movs	r2, #1
 800303c:	4013      	ands	r3, r2
 800303e:	d100      	bne.n	8003042 <HAL_RCC_OscConfig+0x1e>
 8003040:	e069      	b.n	8003116 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003042:	4bc8      	ldr	r3, [pc, #800]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2238      	movs	r2, #56	@ 0x38
 8003048:	4013      	ands	r3, r2
 800304a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2b08      	cmp	r3, #8
 8003050:	d105      	bne.n	800305e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d15d      	bne.n	8003116 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e1bc      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	2380      	movs	r3, #128	@ 0x80
 8003064:	025b      	lsls	r3, r3, #9
 8003066:	429a      	cmp	r2, r3
 8003068:	d107      	bne.n	800307a <HAL_RCC_OscConfig+0x56>
 800306a:	4bbe      	ldr	r3, [pc, #760]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4bbd      	ldr	r3, [pc, #756]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003070:	2180      	movs	r1, #128	@ 0x80
 8003072:	0249      	lsls	r1, r1, #9
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	e020      	b.n	80030bc <HAL_RCC_OscConfig+0x98>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	23a0      	movs	r3, #160	@ 0xa0
 8003080:	02db      	lsls	r3, r3, #11
 8003082:	429a      	cmp	r2, r3
 8003084:	d10e      	bne.n	80030a4 <HAL_RCC_OscConfig+0x80>
 8003086:	4bb7      	ldr	r3, [pc, #732]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	4bb6      	ldr	r3, [pc, #728]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800308c:	2180      	movs	r1, #128	@ 0x80
 800308e:	02c9      	lsls	r1, r1, #11
 8003090:	430a      	orrs	r2, r1
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	4bb3      	ldr	r3, [pc, #716]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	4bb2      	ldr	r3, [pc, #712]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800309a:	2180      	movs	r1, #128	@ 0x80
 800309c:	0249      	lsls	r1, r1, #9
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]
 80030a2:	e00b      	b.n	80030bc <HAL_RCC_OscConfig+0x98>
 80030a4:	4baf      	ldr	r3, [pc, #700]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4bae      	ldr	r3, [pc, #696]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80030aa:	49af      	ldr	r1, [pc, #700]	@ (8003368 <HAL_RCC_OscConfig+0x344>)
 80030ac:	400a      	ands	r2, r1
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	4bac      	ldr	r3, [pc, #688]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4bab      	ldr	r3, [pc, #684]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80030b6:	49ad      	ldr	r1, [pc, #692]	@ (800336c <HAL_RCC_OscConfig+0x348>)
 80030b8:	400a      	ands	r2, r1
 80030ba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d014      	beq.n	80030ee <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c4:	f7ff f89e 	bl	8002204 <HAL_GetTick>
 80030c8:	0003      	movs	r3, r0
 80030ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030cc:	e008      	b.n	80030e0 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80030ce:	f7ff f899 	bl	8002204 <HAL_GetTick>
 80030d2:	0002      	movs	r2, r0
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b64      	cmp	r3, #100	@ 0x64
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e17b      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030e0:	4ba0      	ldr	r3, [pc, #640]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	2380      	movs	r3, #128	@ 0x80
 80030e6:	029b      	lsls	r3, r3, #10
 80030e8:	4013      	ands	r3, r2
 80030ea:	d0f0      	beq.n	80030ce <HAL_RCC_OscConfig+0xaa>
 80030ec:	e013      	b.n	8003116 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ee:	f7ff f889 	bl	8002204 <HAL_GetTick>
 80030f2:	0003      	movs	r3, r0
 80030f4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80030f8:	f7ff f884 	bl	8002204 <HAL_GetTick>
 80030fc:	0002      	movs	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b64      	cmp	r3, #100	@ 0x64
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e166      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800310a:	4b96      	ldr	r3, [pc, #600]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	2380      	movs	r3, #128	@ 0x80
 8003110:	029b      	lsls	r3, r3, #10
 8003112:	4013      	ands	r3, r2
 8003114:	d1f0      	bne.n	80030f8 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2202      	movs	r2, #2
 800311c:	4013      	ands	r3, r2
 800311e:	d100      	bne.n	8003122 <HAL_RCC_OscConfig+0xfe>
 8003120:	e086      	b.n	8003230 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003122:	4b90      	ldr	r3, [pc, #576]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2238      	movs	r2, #56	@ 0x38
 8003128:	4013      	ands	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d12f      	bne.n	8003192 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e14c      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800313e:	4b89      	ldr	r3, [pc, #548]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	4a8b      	ldr	r2, [pc, #556]	@ (8003370 <HAL_RCC_OscConfig+0x34c>)
 8003144:	4013      	ands	r3, r2
 8003146:	0019      	movs	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	021a      	lsls	r2, r3, #8
 800314e:	4b85      	ldr	r3, [pc, #532]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003150:	430a      	orrs	r2, r1
 8003152:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d112      	bne.n	8003180 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800315a:	4b82      	ldr	r3, [pc, #520]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a85      	ldr	r2, [pc, #532]	@ (8003374 <HAL_RCC_OscConfig+0x350>)
 8003160:	4013      	ands	r3, r2
 8003162:	0019      	movs	r1, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691a      	ldr	r2, [r3, #16]
 8003168:	4b7e      	ldr	r3, [pc, #504]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800316a:	430a      	orrs	r2, r1
 800316c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800316e:	4b7d      	ldr	r3, [pc, #500]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	0adb      	lsrs	r3, r3, #11
 8003174:	2207      	movs	r2, #7
 8003176:	4013      	ands	r3, r2
 8003178:	4a7f      	ldr	r2, [pc, #508]	@ (8003378 <HAL_RCC_OscConfig+0x354>)
 800317a:	40da      	lsrs	r2, r3
 800317c:	4b7f      	ldr	r3, [pc, #508]	@ (800337c <HAL_RCC_OscConfig+0x358>)
 800317e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003180:	4b7f      	ldr	r3, [pc, #508]	@ (8003380 <HAL_RCC_OscConfig+0x35c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	0018      	movs	r0, r3
 8003186:	f7fe ffe1 	bl	800214c <HAL_InitTick>
 800318a:	1e03      	subs	r3, r0, #0
 800318c:	d050      	beq.n	8003230 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e122      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d030      	beq.n	80031fc <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800319a:	4b72      	ldr	r3, [pc, #456]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a75      	ldr	r2, [pc, #468]	@ (8003374 <HAL_RCC_OscConfig+0x350>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	0019      	movs	r1, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	4b6e      	ldr	r3, [pc, #440]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031aa:	430a      	orrs	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80031ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4b6c      	ldr	r3, [pc, #432]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031b4:	2180      	movs	r1, #128	@ 0x80
 80031b6:	0049      	lsls	r1, r1, #1
 80031b8:	430a      	orrs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031bc:	f7ff f822 	bl	8002204 <HAL_GetTick>
 80031c0:	0003      	movs	r3, r0
 80031c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80031c6:	f7ff f81d 	bl	8002204 <HAL_GetTick>
 80031ca:	0002      	movs	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e0ff      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031d8:	4b62      	ldr	r3, [pc, #392]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	2380      	movs	r3, #128	@ 0x80
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	4013      	ands	r3, r2
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031e4:	4b5f      	ldr	r3, [pc, #380]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4a61      	ldr	r2, [pc, #388]	@ (8003370 <HAL_RCC_OscConfig+0x34c>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	0019      	movs	r1, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	021a      	lsls	r2, r3, #8
 80031f4:	4b5b      	ldr	r3, [pc, #364]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031f6:	430a      	orrs	r2, r1
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	e019      	b.n	8003230 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80031fc:	4b59      	ldr	r3, [pc, #356]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	4b58      	ldr	r3, [pc, #352]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003202:	4960      	ldr	r1, [pc, #384]	@ (8003384 <HAL_RCC_OscConfig+0x360>)
 8003204:	400a      	ands	r2, r1
 8003206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003208:	f7fe fffc 	bl	8002204 <HAL_GetTick>
 800320c:	0003      	movs	r3, r0
 800320e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003210:	e008      	b.n	8003224 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003212:	f7fe fff7 	bl	8002204 <HAL_GetTick>
 8003216:	0002      	movs	r2, r0
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d901      	bls.n	8003224 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e0d9      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003224:	4b4f      	ldr	r3, [pc, #316]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	2380      	movs	r3, #128	@ 0x80
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4013      	ands	r3, r2
 800322e:	d1f0      	bne.n	8003212 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2208      	movs	r2, #8
 8003236:	4013      	ands	r3, r2
 8003238:	d042      	beq.n	80032c0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800323a:	4b4a      	ldr	r3, [pc, #296]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2238      	movs	r2, #56	@ 0x38
 8003240:	4013      	ands	r3, r2
 8003242:	2b18      	cmp	r3, #24
 8003244:	d105      	bne.n	8003252 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d138      	bne.n	80032c0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e0c2      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d019      	beq.n	800328e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800325a:	4b42      	ldr	r3, [pc, #264]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800325c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800325e:	4b41      	ldr	r3, [pc, #260]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003260:	2101      	movs	r1, #1
 8003262:	430a      	orrs	r2, r1
 8003264:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003266:	f7fe ffcd 	bl	8002204 <HAL_GetTick>
 800326a:	0003      	movs	r3, r0
 800326c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003270:	f7fe ffc8 	bl	8002204 <HAL_GetTick>
 8003274:	0002      	movs	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e0aa      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003282:	4b38      	ldr	r3, [pc, #224]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003286:	2202      	movs	r2, #2
 8003288:	4013      	ands	r3, r2
 800328a:	d0f1      	beq.n	8003270 <HAL_RCC_OscConfig+0x24c>
 800328c:	e018      	b.n	80032c0 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800328e:	4b35      	ldr	r3, [pc, #212]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003290:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003292:	4b34      	ldr	r3, [pc, #208]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003294:	2101      	movs	r1, #1
 8003296:	438a      	bics	r2, r1
 8003298:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fe ffb3 	bl	8002204 <HAL_GetTick>
 800329e:	0003      	movs	r3, r0
 80032a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80032a4:	f7fe ffae 	bl	8002204 <HAL_GetTick>
 80032a8:	0002      	movs	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e090      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80032b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	2202      	movs	r2, #2
 80032bc:	4013      	ands	r3, r2
 80032be:	d1f1      	bne.n	80032a4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2204      	movs	r2, #4
 80032c6:	4013      	ands	r3, r2
 80032c8:	d100      	bne.n	80032cc <HAL_RCC_OscConfig+0x2a8>
 80032ca:	e084      	b.n	80033d6 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032cc:	230f      	movs	r3, #15
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	2200      	movs	r2, #0
 80032d2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80032d4:	4b23      	ldr	r3, [pc, #140]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2238      	movs	r2, #56	@ 0x38
 80032da:	4013      	ands	r3, r2
 80032dc:	2b20      	cmp	r3, #32
 80032de:	d106      	bne.n	80032ee <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d000      	beq.n	80032ea <HAL_RCC_OscConfig+0x2c6>
 80032e8:	e075      	b.n	80033d6 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e074      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d106      	bne.n	8003304 <HAL_RCC_OscConfig+0x2e0>
 80032f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80032f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 80032fc:	2101      	movs	r1, #1
 80032fe:	430a      	orrs	r2, r1
 8003300:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003302:	e01c      	b.n	800333e <HAL_RCC_OscConfig+0x31a>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	2b05      	cmp	r3, #5
 800330a:	d10c      	bne.n	8003326 <HAL_RCC_OscConfig+0x302>
 800330c:	4b15      	ldr	r3, [pc, #84]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800330e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003310:	4b14      	ldr	r3, [pc, #80]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003312:	2104      	movs	r1, #4
 8003314:	430a      	orrs	r2, r1
 8003316:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003318:	4b12      	ldr	r3, [pc, #72]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800331a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800331c:	4b11      	ldr	r3, [pc, #68]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800331e:	2101      	movs	r1, #1
 8003320:	430a      	orrs	r2, r1
 8003322:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003324:	e00b      	b.n	800333e <HAL_RCC_OscConfig+0x31a>
 8003326:	4b0f      	ldr	r3, [pc, #60]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003328:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800332a:	4b0e      	ldr	r3, [pc, #56]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 800332c:	2101      	movs	r1, #1
 800332e:	438a      	bics	r2, r1
 8003330:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003332:	4b0c      	ldr	r3, [pc, #48]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003334:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003336:	4b0b      	ldr	r3, [pc, #44]	@ (8003364 <HAL_RCC_OscConfig+0x340>)
 8003338:	2104      	movs	r1, #4
 800333a:	438a      	bics	r2, r1
 800333c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d028      	beq.n	8003398 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7fe ff5d 	bl	8002204 <HAL_GetTick>
 800334a:	0003      	movs	r3, r0
 800334c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800334e:	e01d      	b.n	800338c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003350:	f7fe ff58 	bl	8002204 <HAL_GetTick>
 8003354:	0002      	movs	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	4a0b      	ldr	r2, [pc, #44]	@ (8003388 <HAL_RCC_OscConfig+0x364>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d915      	bls.n	800338c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e039      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
 8003364:	40021000 	.word	0x40021000
 8003368:	fffeffff 	.word	0xfffeffff
 800336c:	fffbffff 	.word	0xfffbffff
 8003370:	ffff80ff 	.word	0xffff80ff
 8003374:	ffffc7ff 	.word	0xffffc7ff
 8003378:	02dc6c00 	.word	0x02dc6c00
 800337c:	2000000c 	.word	0x2000000c
 8003380:	20000010 	.word	0x20000010
 8003384:	fffffeff 	.word	0xfffffeff
 8003388:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800338c:	4b14      	ldr	r3, [pc, #80]	@ (80033e0 <HAL_RCC_OscConfig+0x3bc>)
 800338e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003390:	2202      	movs	r2, #2
 8003392:	4013      	ands	r3, r2
 8003394:	d0dc      	beq.n	8003350 <HAL_RCC_OscConfig+0x32c>
 8003396:	e013      	b.n	80033c0 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003398:	f7fe ff34 	bl	8002204 <HAL_GetTick>
 800339c:	0003      	movs	r3, r0
 800339e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80033a0:	e009      	b.n	80033b6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a2:	f7fe ff2f 	bl	8002204 <HAL_GetTick>
 80033a6:	0002      	movs	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	4a0d      	ldr	r2, [pc, #52]	@ (80033e4 <HAL_RCC_OscConfig+0x3c0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e010      	b.n	80033d8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80033b6:	4b0a      	ldr	r3, [pc, #40]	@ (80033e0 <HAL_RCC_OscConfig+0x3bc>)
 80033b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ba:	2202      	movs	r2, #2
 80033bc:	4013      	ands	r3, r2
 80033be:	d1f0      	bne.n	80033a2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80033c0:	230f      	movs	r3, #15
 80033c2:	18fb      	adds	r3, r7, r3
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d105      	bne.n	80033d6 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80033ca:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <HAL_RCC_OscConfig+0x3bc>)
 80033cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033ce:	4b04      	ldr	r3, [pc, #16]	@ (80033e0 <HAL_RCC_OscConfig+0x3bc>)
 80033d0:	4905      	ldr	r1, [pc, #20]	@ (80033e8 <HAL_RCC_OscConfig+0x3c4>)
 80033d2:	400a      	ands	r2, r1
 80033d4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b006      	add	sp, #24
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40021000 	.word	0x40021000
 80033e4:	00001388 	.word	0x00001388
 80033e8:	efffffff 	.word	0xefffffff

080033ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0df      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003400:	4b71      	ldr	r3, [pc, #452]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2207      	movs	r2, #7
 8003406:	4013      	ands	r3, r2
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d91e      	bls.n	800344c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340e:	4b6e      	ldr	r3, [pc, #440]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2207      	movs	r2, #7
 8003414:	4393      	bics	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	4b6b      	ldr	r3, [pc, #428]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003420:	f7fe fef0 	bl	8002204 <HAL_GetTick>
 8003424:	0003      	movs	r3, r0
 8003426:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003428:	e009      	b.n	800343e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800342a:	f7fe feeb 	bl	8002204 <HAL_GetTick>
 800342e:	0002      	movs	r2, r0
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	4a65      	ldr	r2, [pc, #404]	@ (80035cc <HAL_RCC_ClockConfig+0x1e0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d901      	bls.n	800343e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e0c0      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800343e:	4b62      	ldr	r3, [pc, #392]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2207      	movs	r2, #7
 8003444:	4013      	ands	r3, r2
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d1ee      	bne.n	800342a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2202      	movs	r2, #2
 8003452:	4013      	ands	r3, r2
 8003454:	d017      	beq.n	8003486 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	4013      	ands	r3, r2
 800345e:	d008      	beq.n	8003472 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003460:	4b5b      	ldr	r3, [pc, #364]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4a5b      	ldr	r2, [pc, #364]	@ (80035d4 <HAL_RCC_ClockConfig+0x1e8>)
 8003466:	401a      	ands	r2, r3
 8003468:	4b59      	ldr	r3, [pc, #356]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 800346a:	21b0      	movs	r1, #176	@ 0xb0
 800346c:	0109      	lsls	r1, r1, #4
 800346e:	430a      	orrs	r2, r1
 8003470:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003472:	4b57      	ldr	r3, [pc, #348]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	4a58      	ldr	r2, [pc, #352]	@ (80035d8 <HAL_RCC_ClockConfig+0x1ec>)
 8003478:	4013      	ands	r3, r2
 800347a:	0019      	movs	r1, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	4b53      	ldr	r3, [pc, #332]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 8003482:	430a      	orrs	r2, r1
 8003484:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2201      	movs	r2, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d04b      	beq.n	8003528 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d107      	bne.n	80034a8 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003498:	4b4d      	ldr	r3, [pc, #308]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	2380      	movs	r3, #128	@ 0x80
 800349e:	029b      	lsls	r3, r3, #10
 80034a0:	4013      	ands	r3, r2
 80034a2:	d11f      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e08b      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d107      	bne.n	80034c0 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b0:	4b47      	ldr	r3, [pc, #284]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	2380      	movs	r3, #128	@ 0x80
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	4013      	ands	r3, r2
 80034ba:	d113      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e07f      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d106      	bne.n	80034d6 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80034c8:	4b41      	ldr	r3, [pc, #260]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 80034ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034cc:	2202      	movs	r2, #2
 80034ce:	4013      	ands	r3, r2
 80034d0:	d108      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e074      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034d6:	4b3e      	ldr	r3, [pc, #248]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 80034d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034da:	2202      	movs	r2, #2
 80034dc:	4013      	ands	r3, r2
 80034de:	d101      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e06d      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034e4:	4b3a      	ldr	r3, [pc, #232]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2207      	movs	r2, #7
 80034ea:	4393      	bics	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	4b37      	ldr	r3, [pc, #220]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 80034f4:	430a      	orrs	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034f8:	f7fe fe84 	bl	8002204 <HAL_GetTick>
 80034fc:	0003      	movs	r3, r0
 80034fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003500:	e009      	b.n	8003516 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003502:	f7fe fe7f 	bl	8002204 <HAL_GetTick>
 8003506:	0002      	movs	r2, r0
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	4a2f      	ldr	r2, [pc, #188]	@ (80035cc <HAL_RCC_ClockConfig+0x1e0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e054      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003516:	4b2e      	ldr	r3, [pc, #184]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	2238      	movs	r2, #56	@ 0x38
 800351c:	401a      	ands	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	429a      	cmp	r2, r3
 8003526:	d1ec      	bne.n	8003502 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003528:	4b27      	ldr	r3, [pc, #156]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2207      	movs	r2, #7
 800352e:	4013      	ands	r3, r2
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d21e      	bcs.n	8003574 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b24      	ldr	r3, [pc, #144]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2207      	movs	r2, #7
 800353c:	4393      	bics	r3, r2
 800353e:	0019      	movs	r1, r3
 8003540:	4b21      	ldr	r3, [pc, #132]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003548:	f7fe fe5c 	bl	8002204 <HAL_GetTick>
 800354c:	0003      	movs	r3, r0
 800354e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003550:	e009      	b.n	8003566 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003552:	f7fe fe57 	bl	8002204 <HAL_GetTick>
 8003556:	0002      	movs	r2, r0
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	4a1b      	ldr	r2, [pc, #108]	@ (80035cc <HAL_RCC_ClockConfig+0x1e0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e02c      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003566:	4b18      	ldr	r3, [pc, #96]	@ (80035c8 <HAL_RCC_ClockConfig+0x1dc>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2207      	movs	r2, #7
 800356c:	4013      	ands	r3, r2
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d1ee      	bne.n	8003552 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2204      	movs	r2, #4
 800357a:	4013      	ands	r3, r2
 800357c:	d009      	beq.n	8003592 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800357e:	4b14      	ldr	r3, [pc, #80]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	4a16      	ldr	r2, [pc, #88]	@ (80035dc <HAL_RCC_ClockConfig+0x1f0>)
 8003584:	4013      	ands	r3, r2
 8003586:	0019      	movs	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691a      	ldr	r2, [r3, #16]
 800358c:	4b10      	ldr	r3, [pc, #64]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 800358e:	430a      	orrs	r2, r1
 8003590:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003592:	f000 f82b 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8003596:	0001      	movs	r1, r0
 8003598:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <HAL_RCC_ClockConfig+0x1e4>)
 800359a:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800359c:	0a1b      	lsrs	r3, r3, #8
 800359e:	220f      	movs	r2, #15
 80035a0:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035a2:	4b0f      	ldr	r3, [pc, #60]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f4>)
 80035a4:	0092      	lsls	r2, r2, #2
 80035a6:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80035a8:	221f      	movs	r2, #31
 80035aa:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035ac:	000a      	movs	r2, r1
 80035ae:	40da      	lsrs	r2, r3
 80035b0:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <HAL_RCC_ClockConfig+0x1f8>)
 80035b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <HAL_RCC_ClockConfig+0x1fc>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	0018      	movs	r0, r3
 80035ba:	f7fe fdc7 	bl	800214c <HAL_InitTick>
 80035be:	0003      	movs	r3, r0
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b004      	add	sp, #16
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40022000 	.word	0x40022000
 80035cc:	00001388 	.word	0x00001388
 80035d0:	40021000 	.word	0x40021000
 80035d4:	ffff84ff 	.word	0xffff84ff
 80035d8:	fffff0ff 	.word	0xfffff0ff
 80035dc:	ffff8fff 	.word	0xffff8fff
 80035e0:	080061bc 	.word	0x080061bc
 80035e4:	2000000c 	.word	0x2000000c
 80035e8:	20000010 	.word	0x20000010

080035ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80035f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x78>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2238      	movs	r2, #56	@ 0x38
 80035f8:	4013      	ands	r3, r2
 80035fa:	d10f      	bne.n	800361c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80035fc:	4b19      	ldr	r3, [pc, #100]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x78>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	0adb      	lsrs	r3, r3, #11
 8003602:	2207      	movs	r2, #7
 8003604:	4013      	ands	r3, r2
 8003606:	2201      	movs	r2, #1
 8003608:	409a      	lsls	r2, r3
 800360a:	0013      	movs	r3, r2
 800360c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800360e:	6839      	ldr	r1, [r7, #0]
 8003610:	4815      	ldr	r0, [pc, #84]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003612:	f7fc fd8b 	bl	800012c <__udivsi3>
 8003616:	0003      	movs	r3, r0
 8003618:	607b      	str	r3, [r7, #4]
 800361a:	e01e      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800361c:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x78>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2238      	movs	r2, #56	@ 0x38
 8003622:	4013      	ands	r3, r2
 8003624:	2b08      	cmp	r3, #8
 8003626:	d102      	bne.n	800362e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003628:	4b10      	ldr	r3, [pc, #64]	@ (800366c <HAL_RCC_GetSysClockFreq+0x80>)
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	e015      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800362e:	4b0d      	ldr	r3, [pc, #52]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x78>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2238      	movs	r2, #56	@ 0x38
 8003634:	4013      	ands	r3, r2
 8003636:	2b20      	cmp	r3, #32
 8003638:	d103      	bne.n	8003642 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800363a:	2380      	movs	r3, #128	@ 0x80
 800363c:	021b      	lsls	r3, r3, #8
 800363e:	607b      	str	r3, [r7, #4]
 8003640:	e00b      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003642:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x78>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2238      	movs	r2, #56	@ 0x38
 8003648:	4013      	ands	r3, r2
 800364a:	2b18      	cmp	r3, #24
 800364c:	d103      	bne.n	8003656 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800364e:	23fa      	movs	r3, #250	@ 0xfa
 8003650:	01db      	lsls	r3, r3, #7
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	e001      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800365a:	687b      	ldr	r3, [r7, #4]
}
 800365c:	0018      	movs	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	b002      	add	sp, #8
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40021000 	.word	0x40021000
 8003668:	02dc6c00 	.word	0x02dc6c00
 800366c:	007a1200 	.word	0x007a1200

08003670 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003674:	f7ff ffba 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8003678:	0001      	movs	r1, r0
 800367a:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <HAL_RCC_GetHCLKFreq+0x30>)
 800367c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800367e:	0a1b      	lsrs	r3, r3, #8
 8003680:	220f      	movs	r2, #15
 8003682:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003684:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <HAL_RCC_GetHCLKFreq+0x34>)
 8003686:	0092      	lsls	r2, r2, #2
 8003688:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800368a:	221f      	movs	r2, #31
 800368c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800368e:	000a      	movs	r2, r1
 8003690:	40da      	lsrs	r2, r3
 8003692:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <HAL_RCC_GetHCLKFreq+0x38>)
 8003694:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8003696:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <HAL_RCC_GetHCLKFreq+0x38>)
 8003698:	681b      	ldr	r3, [r3, #0]
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	080061bc 	.word	0x080061bc
 80036a8:	2000000c 	.word	0x2000000c

080036ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80036b0:	f7ff ffde 	bl	8003670 <HAL_RCC_GetHCLKFreq>
 80036b4:	0001      	movs	r1, r0
 80036b6:	4b07      	ldr	r3, [pc, #28]	@ (80036d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	0b1b      	lsrs	r3, r3, #12
 80036bc:	2207      	movs	r2, #7
 80036be:	401a      	ands	r2, r3
 80036c0:	4b05      	ldr	r3, [pc, #20]	@ (80036d8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80036c2:	0092      	lsls	r2, r2, #2
 80036c4:	58d3      	ldr	r3, [r2, r3]
 80036c6:	221f      	movs	r2, #31
 80036c8:	4013      	ands	r3, r2
 80036ca:	40d9      	lsrs	r1, r3
 80036cc:	000b      	movs	r3, r1
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40021000 	.word	0x40021000
 80036d8:	080061fc 	.word	0x080061fc

080036dc <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80036e4:	2313      	movs	r3, #19
 80036e6:	18fb      	adds	r3, r7, r3
 80036e8:	2200      	movs	r2, #0
 80036ea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036ec:	2312      	movs	r3, #18
 80036ee:	18fb      	adds	r3, r7, r3
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2240      	movs	r2, #64	@ 0x40
 80036fa:	4013      	ands	r3, r2
 80036fc:	d100      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x24>
 80036fe:	e079      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003700:	2011      	movs	r0, #17
 8003702:	183b      	adds	r3, r7, r0
 8003704:	2200      	movs	r2, #0
 8003706:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003708:	4b63      	ldr	r3, [pc, #396]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800370a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800370c:	2380      	movs	r3, #128	@ 0x80
 800370e:	055b      	lsls	r3, r3, #21
 8003710:	4013      	ands	r3, r2
 8003712:	d110      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003714:	4b60      	ldr	r3, [pc, #384]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003718:	4b5f      	ldr	r3, [pc, #380]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800371a:	2180      	movs	r1, #128	@ 0x80
 800371c:	0549      	lsls	r1, r1, #21
 800371e:	430a      	orrs	r2, r1
 8003720:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003722:	4b5d      	ldr	r3, [pc, #372]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003724:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003726:	2380      	movs	r3, #128	@ 0x80
 8003728:	055b      	lsls	r3, r3, #21
 800372a:	4013      	ands	r3, r2
 800372c:	60bb      	str	r3, [r7, #8]
 800372e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003730:	183b      	adds	r3, r7, r0
 8003732:	2201      	movs	r2, #1
 8003734:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003736:	4b58      	ldr	r3, [pc, #352]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003738:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800373a:	23c0      	movs	r3, #192	@ 0xc0
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4013      	ands	r3, r2
 8003740:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d019      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	697a      	ldr	r2, [r7, #20]
 800374e:	429a      	cmp	r2, r3
 8003750:	d014      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003752:	4b51      	ldr	r3, [pc, #324]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003756:	4a51      	ldr	r2, [pc, #324]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003758:	4013      	ands	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800375c:	4b4e      	ldr	r3, [pc, #312]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800375e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003760:	4b4d      	ldr	r3, [pc, #308]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003762:	2180      	movs	r1, #128	@ 0x80
 8003764:	0249      	lsls	r1, r1, #9
 8003766:	430a      	orrs	r2, r1
 8003768:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800376a:	4b4b      	ldr	r3, [pc, #300]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800376c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800376e:	4b4a      	ldr	r3, [pc, #296]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003770:	494b      	ldr	r1, [pc, #300]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003772:	400a      	ands	r2, r1
 8003774:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8003776:	4b48      	ldr	r3, [pc, #288]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	2201      	movs	r2, #1
 8003780:	4013      	ands	r3, r2
 8003782:	d016      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003784:	f7fe fd3e 	bl	8002204 <HAL_GetTick>
 8003788:	0003      	movs	r3, r0
 800378a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800378c:	e00c      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378e:	f7fe fd39 	bl	8002204 <HAL_GetTick>
 8003792:	0002      	movs	r2, r0
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	4a42      	ldr	r2, [pc, #264]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d904      	bls.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800379e:	2313      	movs	r3, #19
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	2203      	movs	r2, #3
 80037a4:	701a      	strb	r2, [r3, #0]
          break;
 80037a6:	e004      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80037a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ac:	2202      	movs	r2, #2
 80037ae:	4013      	ands	r3, r2
 80037b0:	d0ed      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80037b2:	2313      	movs	r3, #19
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10a      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037bc:	4b36      	ldr	r3, [pc, #216]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c0:	4a36      	ldr	r2, [pc, #216]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	0019      	movs	r1, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	4b33      	ldr	r3, [pc, #204]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037cc:	430a      	orrs	r2, r1
 80037ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037d0:	e005      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d2:	2312      	movs	r3, #18
 80037d4:	18fb      	adds	r3, r7, r3
 80037d6:	2213      	movs	r2, #19
 80037d8:	18ba      	adds	r2, r7, r2
 80037da:	7812      	ldrb	r2, [r2, #0]
 80037dc:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037de:	2311      	movs	r3, #17
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d105      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80037ee:	492e      	ldr	r1, [pc, #184]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037f0:	400a      	ands	r2, r1
 80037f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2201      	movs	r2, #1
 80037fa:	4013      	ands	r3, r2
 80037fc:	d009      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037fe:	4b26      	ldr	r3, [pc, #152]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003802:	2203      	movs	r2, #3
 8003804:	4393      	bics	r3, r2
 8003806:	0019      	movs	r1, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	4b22      	ldr	r3, [pc, #136]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800380e:	430a      	orrs	r2, r1
 8003810:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2202      	movs	r2, #2
 8003818:	4013      	ands	r3, r2
 800381a:	d009      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800381c:	4b1e      	ldr	r3, [pc, #120]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800381e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003820:	4a22      	ldr	r2, [pc, #136]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003822:	4013      	ands	r3, r2
 8003824:	0019      	movs	r1, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	4b1b      	ldr	r3, [pc, #108]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800382c:	430a      	orrs	r2, r1
 800382e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2220      	movs	r2, #32
 8003836:	4013      	ands	r3, r2
 8003838:	d008      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800383a:	4b17      	ldr	r3, [pc, #92]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800383c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	0899      	lsrs	r1, r3, #2
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695a      	ldr	r2, [r3, #20]
 8003846:	4b14      	ldr	r3, [pc, #80]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003848:	430a      	orrs	r2, r1
 800384a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2204      	movs	r2, #4
 8003852:	4013      	ands	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003856:	4b10      	ldr	r3, [pc, #64]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385a:	4a15      	ldr	r2, [pc, #84]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800385c:	4013      	ands	r3, r2
 800385e:	0019      	movs	r1, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691a      	ldr	r2, [r3, #16]
 8003864:	4b0c      	ldr	r3, [pc, #48]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003866:	430a      	orrs	r2, r1
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2280      	movs	r2, #128	@ 0x80
 8003870:	4013      	ands	r3, r2
 8003872:	d009      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003874:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	22e0      	movs	r2, #224	@ 0xe0
 800387a:	4393      	bics	r3, r2
 800387c:	0019      	movs	r1, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003884:	430a      	orrs	r2, r1
 8003886:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003888:	2312      	movs	r3, #18
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	781b      	ldrb	r3, [r3, #0]
}
 800388e:	0018      	movs	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	b006      	add	sp, #24
 8003894:	bd80      	pop	{r7, pc}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	40021000 	.word	0x40021000
 800389c:	fffffcff 	.word	0xfffffcff
 80038a0:	fffeffff 	.word	0xfffeffff
 80038a4:	00001388 	.word	0x00001388
 80038a8:	efffffff 	.word	0xefffffff
 80038ac:	ffffcfff 	.word	0xffffcfff
 80038b0:	ffff3fff 	.word	0xffff3fff

080038b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e0a8      	b.n	8003a18 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d109      	bne.n	80038e2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	2382      	movs	r3, #130	@ 0x82
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d009      	beq.n	80038ee <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	61da      	str	r2, [r3, #28]
 80038e0:	e005      	b.n	80038ee <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	225d      	movs	r2, #93	@ 0x5d
 80038f8:	5c9b      	ldrb	r3, [r3, r2]
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d107      	bne.n	8003910 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	225c      	movs	r2, #92	@ 0x5c
 8003904:	2100      	movs	r1, #0
 8003906:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	0018      	movs	r0, r3
 800390c:	f7fe fa4e 	bl	8001dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	225d      	movs	r2, #93	@ 0x5d
 8003914:	2102      	movs	r1, #2
 8003916:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2140      	movs	r1, #64	@ 0x40
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	23e0      	movs	r3, #224	@ 0xe0
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	429a      	cmp	r2, r3
 8003932:	d902      	bls.n	800393a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	e002      	b.n	8003940 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800393a:	2380      	movs	r3, #128	@ 0x80
 800393c:	015b      	lsls	r3, r3, #5
 800393e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68da      	ldr	r2, [r3, #12]
 8003944:	23f0      	movs	r3, #240	@ 0xf0
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	429a      	cmp	r2, r3
 800394a:	d008      	beq.n	800395e <HAL_SPI_Init+0xaa>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	23e0      	movs	r3, #224	@ 0xe0
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	429a      	cmp	r2, r3
 8003956:	d002      	beq.n	800395e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	2382      	movs	r3, #130	@ 0x82
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	401a      	ands	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6899      	ldr	r1, [r3, #8]
 800396c:	2384      	movs	r3, #132	@ 0x84
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	400b      	ands	r3, r1
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	2102      	movs	r1, #2
 800397a:	400b      	ands	r3, r1
 800397c:	431a      	orrs	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	2101      	movs	r1, #1
 8003984:	400b      	ands	r3, r1
 8003986:	431a      	orrs	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6999      	ldr	r1, [r3, #24]
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	400b      	ands	r3, r1
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69db      	ldr	r3, [r3, #28]
 8003998:	2138      	movs	r1, #56	@ 0x38
 800399a:	400b      	ands	r3, r1
 800399c:	431a      	orrs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	2180      	movs	r1, #128	@ 0x80
 80039a4:	400b      	ands	r3, r1
 80039a6:	431a      	orrs	r2, r3
 80039a8:	0011      	movs	r1, r2
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039ae:	2380      	movs	r3, #128	@ 0x80
 80039b0:	019b      	lsls	r3, r3, #6
 80039b2:	401a      	ands	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	0c1b      	lsrs	r3, r3, #16
 80039c2:	2204      	movs	r2, #4
 80039c4:	401a      	ands	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ca:	2110      	movs	r1, #16
 80039cc:	400b      	ands	r3, r1
 80039ce:	431a      	orrs	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039d4:	2108      	movs	r1, #8
 80039d6:	400b      	ands	r3, r1
 80039d8:	431a      	orrs	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68d9      	ldr	r1, [r3, #12]
 80039de:	23f0      	movs	r3, #240	@ 0xf0
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	400b      	ands	r3, r1
 80039e4:	431a      	orrs	r2, r3
 80039e6:	0011      	movs	r1, r2
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	2380      	movs	r3, #128	@ 0x80
 80039ec:	015b      	lsls	r3, r3, #5
 80039ee:	401a      	ands	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	69da      	ldr	r2, [r3, #28]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4907      	ldr	r1, [pc, #28]	@ (8003a20 <HAL_SPI_Init+0x16c>)
 8003a04:	400a      	ands	r2, r1
 8003a06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	225d      	movs	r2, #93	@ 0x5d
 8003a12:	2101      	movs	r1, #1
 8003a14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	0018      	movs	r0, r3
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b004      	add	sp, #16
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	fffff7ff 	.word	0xfffff7ff

08003a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e04a      	b.n	8003acc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	223d      	movs	r2, #61	@ 0x3d
 8003a3a:	5c9b      	ldrb	r3, [r3, r2]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d107      	bne.n	8003a52 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	223c      	movs	r2, #60	@ 0x3c
 8003a46:	2100      	movs	r1, #0
 8003a48:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f7fe fa0d 	bl	8001e6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	223d      	movs	r2, #61	@ 0x3d
 8003a56:	2102      	movs	r1, #2
 8003a58:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3304      	adds	r3, #4
 8003a62:	0019      	movs	r1, r3
 8003a64:	0010      	movs	r0, r2
 8003a66:	f000 fb43 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2248      	movs	r2, #72	@ 0x48
 8003a6e:	2101      	movs	r1, #1
 8003a70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	223e      	movs	r2, #62	@ 0x3e
 8003a76:	2101      	movs	r1, #1
 8003a78:	5499      	strb	r1, [r3, r2]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	223f      	movs	r2, #63	@ 0x3f
 8003a7e:	2101      	movs	r1, #1
 8003a80:	5499      	strb	r1, [r3, r2]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2240      	movs	r2, #64	@ 0x40
 8003a86:	2101      	movs	r1, #1
 8003a88:	5499      	strb	r1, [r3, r2]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2241      	movs	r2, #65	@ 0x41
 8003a8e:	2101      	movs	r1, #1
 8003a90:	5499      	strb	r1, [r3, r2]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2242      	movs	r2, #66	@ 0x42
 8003a96:	2101      	movs	r1, #1
 8003a98:	5499      	strb	r1, [r3, r2]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2243      	movs	r2, #67	@ 0x43
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2244      	movs	r2, #68	@ 0x44
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	5499      	strb	r1, [r3, r2]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2245      	movs	r2, #69	@ 0x45
 8003aae:	2101      	movs	r1, #1
 8003ab0:	5499      	strb	r1, [r3, r2]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2246      	movs	r2, #70	@ 0x46
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	5499      	strb	r1, [r3, r2]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2247      	movs	r2, #71	@ 0x47
 8003abe:	2101      	movs	r1, #1
 8003ac0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	223d      	movs	r2, #61	@ 0x3d
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	0018      	movs	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	b002      	add	sp, #8
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e04a      	b.n	8003b7c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	223d      	movs	r2, #61	@ 0x3d
 8003aea:	5c9b      	ldrb	r3, [r3, r2]
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d107      	bne.n	8003b02 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	223c      	movs	r2, #60	@ 0x3c
 8003af6:	2100      	movs	r1, #0
 8003af8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	0018      	movs	r0, r3
 8003afe:	f000 f841 	bl	8003b84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	223d      	movs	r2, #61	@ 0x3d
 8003b06:	2102      	movs	r1, #2
 8003b08:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3304      	adds	r3, #4
 8003b12:	0019      	movs	r1, r3
 8003b14:	0010      	movs	r0, r2
 8003b16:	f000 faeb 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2248      	movs	r2, #72	@ 0x48
 8003b1e:	2101      	movs	r1, #1
 8003b20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	223e      	movs	r2, #62	@ 0x3e
 8003b26:	2101      	movs	r1, #1
 8003b28:	5499      	strb	r1, [r3, r2]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	223f      	movs	r2, #63	@ 0x3f
 8003b2e:	2101      	movs	r1, #1
 8003b30:	5499      	strb	r1, [r3, r2]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2240      	movs	r2, #64	@ 0x40
 8003b36:	2101      	movs	r1, #1
 8003b38:	5499      	strb	r1, [r3, r2]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2241      	movs	r2, #65	@ 0x41
 8003b3e:	2101      	movs	r1, #1
 8003b40:	5499      	strb	r1, [r3, r2]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2242      	movs	r2, #66	@ 0x42
 8003b46:	2101      	movs	r1, #1
 8003b48:	5499      	strb	r1, [r3, r2]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2243      	movs	r2, #67	@ 0x43
 8003b4e:	2101      	movs	r1, #1
 8003b50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2244      	movs	r2, #68	@ 0x44
 8003b56:	2101      	movs	r1, #1
 8003b58:	5499      	strb	r1, [r3, r2]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2245      	movs	r2, #69	@ 0x45
 8003b5e:	2101      	movs	r1, #1
 8003b60:	5499      	strb	r1, [r3, r2]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2246      	movs	r2, #70	@ 0x46
 8003b66:	2101      	movs	r1, #1
 8003b68:	5499      	strb	r1, [r3, r2]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2247      	movs	r2, #71	@ 0x47
 8003b6e:	2101      	movs	r1, #1
 8003b70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	223d      	movs	r2, #61	@ 0x3d
 8003b76:	2101      	movs	r1, #1
 8003b78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b002      	add	sp, #8
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b002      	add	sp, #8
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d108      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0x22>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	223e      	movs	r2, #62	@ 0x3e
 8003ba8:	5c9b      	ldrb	r3, [r3, r2]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	1e5a      	subs	r2, r3, #1
 8003bb0:	4193      	sbcs	r3, r2
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	e037      	b.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d108      	bne.n	8003bce <HAL_TIM_PWM_Start+0x3a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	223f      	movs	r2, #63	@ 0x3f
 8003bc0:	5c9b      	ldrb	r3, [r3, r2]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	1e5a      	subs	r2, r3, #1
 8003bc8:	4193      	sbcs	r3, r2
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e02b      	b.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d108      	bne.n	8003be6 <HAL_TIM_PWM_Start+0x52>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2240      	movs	r2, #64	@ 0x40
 8003bd8:	5c9b      	ldrb	r3, [r3, r2]
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	1e5a      	subs	r2, r3, #1
 8003be0:	4193      	sbcs	r3, r2
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	e01f      	b.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d108      	bne.n	8003bfe <HAL_TIM_PWM_Start+0x6a>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2241      	movs	r2, #65	@ 0x41
 8003bf0:	5c9b      	ldrb	r3, [r3, r2]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	1e5a      	subs	r2, r3, #1
 8003bf8:	4193      	sbcs	r3, r2
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	e013      	b.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d108      	bne.n	8003c16 <HAL_TIM_PWM_Start+0x82>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2242      	movs	r2, #66	@ 0x42
 8003c08:	5c9b      	ldrb	r3, [r3, r2]
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	4193      	sbcs	r3, r2
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	e007      	b.n	8003c26 <HAL_TIM_PWM_Start+0x92>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2243      	movs	r2, #67	@ 0x43
 8003c1a:	5c9b      	ldrb	r3, [r3, r2]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	1e5a      	subs	r2, r3, #1
 8003c22:	4193      	sbcs	r3, r2
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e07b      	b.n	8003d26 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d104      	bne.n	8003c3e <HAL_TIM_PWM_Start+0xaa>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	223e      	movs	r2, #62	@ 0x3e
 8003c38:	2102      	movs	r1, #2
 8003c3a:	5499      	strb	r1, [r3, r2]
 8003c3c:	e023      	b.n	8003c86 <HAL_TIM_PWM_Start+0xf2>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_PWM_Start+0xba>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	223f      	movs	r2, #63	@ 0x3f
 8003c48:	2102      	movs	r1, #2
 8003c4a:	5499      	strb	r1, [r3, r2]
 8003c4c:	e01b      	b.n	8003c86 <HAL_TIM_PWM_Start+0xf2>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d104      	bne.n	8003c5e <HAL_TIM_PWM_Start+0xca>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2240      	movs	r2, #64	@ 0x40
 8003c58:	2102      	movs	r1, #2
 8003c5a:	5499      	strb	r1, [r3, r2]
 8003c5c:	e013      	b.n	8003c86 <HAL_TIM_PWM_Start+0xf2>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b0c      	cmp	r3, #12
 8003c62:	d104      	bne.n	8003c6e <HAL_TIM_PWM_Start+0xda>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2241      	movs	r2, #65	@ 0x41
 8003c68:	2102      	movs	r1, #2
 8003c6a:	5499      	strb	r1, [r3, r2]
 8003c6c:	e00b      	b.n	8003c86 <HAL_TIM_PWM_Start+0xf2>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b10      	cmp	r3, #16
 8003c72:	d104      	bne.n	8003c7e <HAL_TIM_PWM_Start+0xea>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2242      	movs	r2, #66	@ 0x42
 8003c78:	2102      	movs	r1, #2
 8003c7a:	5499      	strb	r1, [r3, r2]
 8003c7c:	e003      	b.n	8003c86 <HAL_TIM_PWM_Start+0xf2>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2243      	movs	r2, #67	@ 0x43
 8003c82:	2102      	movs	r1, #2
 8003c84:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6839      	ldr	r1, [r7, #0]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f000 fdd8 	bl	8004844 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a25      	ldr	r2, [pc, #148]	@ (8003d30 <HAL_TIM_PWM_Start+0x19c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d009      	beq.n	8003cb2 <HAL_TIM_PWM_Start+0x11e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a24      	ldr	r2, [pc, #144]	@ (8003d34 <HAL_TIM_PWM_Start+0x1a0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d004      	beq.n	8003cb2 <HAL_TIM_PWM_Start+0x11e>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a22      	ldr	r2, [pc, #136]	@ (8003d38 <HAL_TIM_PWM_Start+0x1a4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d101      	bne.n	8003cb6 <HAL_TIM_PWM_Start+0x122>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <HAL_TIM_PWM_Start+0x124>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d008      	beq.n	8003cce <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2180      	movs	r1, #128	@ 0x80
 8003cc8:	0209      	lsls	r1, r1, #8
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a17      	ldr	r2, [pc, #92]	@ (8003d30 <HAL_TIM_PWM_Start+0x19c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d004      	beq.n	8003ce2 <HAL_TIM_PWM_Start+0x14e>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a17      	ldr	r2, [pc, #92]	@ (8003d3c <HAL_TIM_PWM_Start+0x1a8>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d116      	bne.n	8003d10 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	4a15      	ldr	r2, [pc, #84]	@ (8003d40 <HAL_TIM_PWM_Start+0x1ac>)
 8003cea:	4013      	ands	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2b06      	cmp	r3, #6
 8003cf2:	d016      	beq.n	8003d22 <HAL_TIM_PWM_Start+0x18e>
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	2380      	movs	r3, #128	@ 0x80
 8003cf8:	025b      	lsls	r3, r3, #9
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d011      	beq.n	8003d22 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2101      	movs	r1, #1
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d0e:	e008      	b.n	8003d22 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	e000      	b.n	8003d24 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d22:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	0018      	movs	r0, r3
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	b004      	add	sp, #16
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	46c0      	nop			@ (mov r8, r8)
 8003d30:	40012c00 	.word	0x40012c00
 8003d34:	40014400 	.word	0x40014400
 8003d38:	40014800 	.word	0x40014800
 8003d3c:	40000400 	.word	0x40000400
 8003d40:	00010007 	.word	0x00010007

08003d44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d50:	2317      	movs	r3, #23
 8003d52:	18fb      	adds	r3, r7, r3
 8003d54:	2200      	movs	r2, #0
 8003d56:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	223c      	movs	r2, #60	@ 0x3c
 8003d5c:	5c9b      	ldrb	r3, [r3, r2]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e0e5      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	223c      	movs	r2, #60	@ 0x3c
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b14      	cmp	r3, #20
 8003d72:	d900      	bls.n	8003d76 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003d74:	e0d1      	b.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	009a      	lsls	r2, r3, #2
 8003d7a:	4b70      	ldr	r3, [pc, #448]	@ (8003f3c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003d7c:	18d3      	adds	r3, r2, r3
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	0011      	movs	r1, r2
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f000 fa22 	bl	80041d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699a      	ldr	r2, [r3, #24]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2108      	movs	r1, #8
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699a      	ldr	r2, [r3, #24]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2104      	movs	r1, #4
 8003dac:	438a      	bics	r2, r1
 8003dae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6999      	ldr	r1, [r3, #24]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	619a      	str	r2, [r3, #24]
      break;
 8003dc2:	e0af      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	0011      	movs	r1, r2
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f000 fa81 	bl	80042d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699a      	ldr	r2, [r3, #24]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2180      	movs	r1, #128	@ 0x80
 8003dde:	0109      	lsls	r1, r1, #4
 8003de0:	430a      	orrs	r2, r1
 8003de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	699a      	ldr	r2, [r3, #24]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4954      	ldr	r1, [pc, #336]	@ (8003f40 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003df0:	400a      	ands	r2, r1
 8003df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6999      	ldr	r1, [r3, #24]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	021a      	lsls	r2, r3, #8
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	619a      	str	r2, [r3, #24]
      break;
 8003e08:	e08c      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	0011      	movs	r1, r2
 8003e12:	0018      	movs	r0, r3
 8003e14:	f000 fadc 	bl	80043d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	69da      	ldr	r2, [r3, #28]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2108      	movs	r1, #8
 8003e24:	430a      	orrs	r2, r1
 8003e26:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	69da      	ldr	r2, [r3, #28]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2104      	movs	r1, #4
 8003e34:	438a      	bics	r2, r1
 8003e36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	69d9      	ldr	r1, [r3, #28]
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	61da      	str	r2, [r3, #28]
      break;
 8003e4a:	e06b      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	0011      	movs	r1, r2
 8003e54:	0018      	movs	r0, r3
 8003e56:	f000 fb3d 	bl	80044d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	69da      	ldr	r2, [r3, #28]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2180      	movs	r1, #128	@ 0x80
 8003e66:	0109      	lsls	r1, r1, #4
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	69da      	ldr	r2, [r3, #28]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4932      	ldr	r1, [pc, #200]	@ (8003f40 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003e78:	400a      	ands	r2, r1
 8003e7a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	69d9      	ldr	r1, [r3, #28]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	021a      	lsls	r2, r3, #8
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	61da      	str	r2, [r3, #28]
      break;
 8003e90:	e048      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	0011      	movs	r1, r2
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f000 fb7e 	bl	800459c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2108      	movs	r1, #8
 8003eac:	430a      	orrs	r2, r1
 8003eae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2104      	movs	r1, #4
 8003ebc:	438a      	bics	r2, r1
 8003ebe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	691a      	ldr	r2, [r3, #16]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003ed2:	e027      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	0011      	movs	r1, r2
 8003edc:	0018      	movs	r0, r3
 8003ede:	f000 fbb7 	bl	8004650 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2180      	movs	r1, #128	@ 0x80
 8003eee:	0109      	lsls	r1, r1, #4
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4910      	ldr	r1, [pc, #64]	@ (8003f40 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003f00:	400a      	ands	r2, r1
 8003f02:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	021a      	lsls	r2, r3, #8
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003f18:	e004      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003f1a:	2317      	movs	r3, #23
 8003f1c:	18fb      	adds	r3, r7, r3
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
      break;
 8003f22:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	223c      	movs	r2, #60	@ 0x3c
 8003f28:	2100      	movs	r1, #0
 8003f2a:	5499      	strb	r1, [r3, r2]

  return status;
 8003f2c:	2317      	movs	r3, #23
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	781b      	ldrb	r3, [r3, #0]
}
 8003f32:	0018      	movs	r0, r3
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b006      	add	sp, #24
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	0800621c 	.word	0x0800621c
 8003f40:	fffffbff 	.word	0xfffffbff

08003f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4e:	230f      	movs	r3, #15
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	2200      	movs	r2, #0
 8003f54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	223c      	movs	r2, #60	@ 0x3c
 8003f5a:	5c9b      	ldrb	r3, [r3, r2]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_TIM_ConfigClockSource+0x20>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e0bc      	b.n	80040de <HAL_TIM_ConfigClockSource+0x19a>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	223c      	movs	r2, #60	@ 0x3c
 8003f68:	2101      	movs	r1, #1
 8003f6a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	223d      	movs	r2, #61	@ 0x3d
 8003f70:	2102      	movs	r1, #2
 8003f72:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	4a5a      	ldr	r2, [pc, #360]	@ (80040e8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003f80:	4013      	ands	r3, r2
 8003f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4a59      	ldr	r2, [pc, #356]	@ (80040ec <HAL_TIM_ConfigClockSource+0x1a8>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2280      	movs	r2, #128	@ 0x80
 8003f9a:	0192      	lsls	r2, r2, #6
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d040      	beq.n	8004022 <HAL_TIM_ConfigClockSource+0xde>
 8003fa0:	2280      	movs	r2, #128	@ 0x80
 8003fa2:	0192      	lsls	r2, r2, #6
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d900      	bls.n	8003faa <HAL_TIM_ConfigClockSource+0x66>
 8003fa8:	e088      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003faa:	2280      	movs	r2, #128	@ 0x80
 8003fac:	0152      	lsls	r2, r2, #5
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d100      	bne.n	8003fb4 <HAL_TIM_ConfigClockSource+0x70>
 8003fb2:	e088      	b.n	80040c6 <HAL_TIM_ConfigClockSource+0x182>
 8003fb4:	2280      	movs	r2, #128	@ 0x80
 8003fb6:	0152      	lsls	r2, r2, #5
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d900      	bls.n	8003fbe <HAL_TIM_ConfigClockSource+0x7a>
 8003fbc:	e07e      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fbe:	2b70      	cmp	r3, #112	@ 0x70
 8003fc0:	d018      	beq.n	8003ff4 <HAL_TIM_ConfigClockSource+0xb0>
 8003fc2:	d900      	bls.n	8003fc6 <HAL_TIM_ConfigClockSource+0x82>
 8003fc4:	e07a      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fc6:	2b60      	cmp	r3, #96	@ 0x60
 8003fc8:	d04f      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x126>
 8003fca:	d900      	bls.n	8003fce <HAL_TIM_ConfigClockSource+0x8a>
 8003fcc:	e076      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fce:	2b50      	cmp	r3, #80	@ 0x50
 8003fd0:	d03b      	beq.n	800404a <HAL_TIM_ConfigClockSource+0x106>
 8003fd2:	d900      	bls.n	8003fd6 <HAL_TIM_ConfigClockSource+0x92>
 8003fd4:	e072      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fd6:	2b40      	cmp	r3, #64	@ 0x40
 8003fd8:	d057      	beq.n	800408a <HAL_TIM_ConfigClockSource+0x146>
 8003fda:	d900      	bls.n	8003fde <HAL_TIM_ConfigClockSource+0x9a>
 8003fdc:	e06e      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fde:	2b30      	cmp	r3, #48	@ 0x30
 8003fe0:	d063      	beq.n	80040aa <HAL_TIM_ConfigClockSource+0x166>
 8003fe2:	d86b      	bhi.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fe4:	2b20      	cmp	r3, #32
 8003fe6:	d060      	beq.n	80040aa <HAL_TIM_ConfigClockSource+0x166>
 8003fe8:	d868      	bhi.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d05d      	beq.n	80040aa <HAL_TIM_ConfigClockSource+0x166>
 8003fee:	2b10      	cmp	r3, #16
 8003ff0:	d05b      	beq.n	80040aa <HAL_TIM_ConfigClockSource+0x166>
 8003ff2:	e063      	b.n	80040bc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004004:	f000 fbfe 	bl	8004804 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2277      	movs	r2, #119	@ 0x77
 8004014:	4313      	orrs	r3, r2
 8004016:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	609a      	str	r2, [r3, #8]
      break;
 8004020:	e052      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004032:	f000 fbe7 	bl	8004804 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2180      	movs	r1, #128	@ 0x80
 8004042:	01c9      	lsls	r1, r1, #7
 8004044:	430a      	orrs	r2, r1
 8004046:	609a      	str	r2, [r3, #8]
      break;
 8004048:	e03e      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004056:	001a      	movs	r2, r3
 8004058:	f000 fb58 	bl	800470c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2150      	movs	r1, #80	@ 0x50
 8004062:	0018      	movs	r0, r3
 8004064:	f000 fbb2 	bl	80047cc <TIM_ITRx_SetConfig>
      break;
 8004068:	e02e      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004076:	001a      	movs	r2, r3
 8004078:	f000 fb76 	bl	8004768 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2160      	movs	r1, #96	@ 0x60
 8004082:	0018      	movs	r0, r3
 8004084:	f000 fba2 	bl	80047cc <TIM_ITRx_SetConfig>
      break;
 8004088:	e01e      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004096:	001a      	movs	r2, r3
 8004098:	f000 fb38 	bl	800470c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2140      	movs	r1, #64	@ 0x40
 80040a2:	0018      	movs	r0, r3
 80040a4:	f000 fb92 	bl	80047cc <TIM_ITRx_SetConfig>
      break;
 80040a8:	e00e      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	0019      	movs	r1, r3
 80040b4:	0010      	movs	r0, r2
 80040b6:	f000 fb89 	bl	80047cc <TIM_ITRx_SetConfig>
      break;
 80040ba:	e005      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80040bc:	230f      	movs	r3, #15
 80040be:	18fb      	adds	r3, r7, r3
 80040c0:	2201      	movs	r2, #1
 80040c2:	701a      	strb	r2, [r3, #0]
      break;
 80040c4:	e000      	b.n	80040c8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80040c6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	223d      	movs	r2, #61	@ 0x3d
 80040cc:	2101      	movs	r1, #1
 80040ce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	223c      	movs	r2, #60	@ 0x3c
 80040d4:	2100      	movs	r1, #0
 80040d6:	5499      	strb	r1, [r3, r2]

  return status;
 80040d8:	230f      	movs	r3, #15
 80040da:	18fb      	adds	r3, r7, r3
 80040dc:	781b      	ldrb	r3, [r3, #0]
}
 80040de:	0018      	movs	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	b004      	add	sp, #16
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	46c0      	nop			@ (mov r8, r8)
 80040e8:	ffceff88 	.word	0xffceff88
 80040ec:	ffff00ff 	.word	0xffff00ff

080040f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a2e      	ldr	r2, [pc, #184]	@ (80041bc <TIM_Base_SetConfig+0xcc>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d003      	beq.n	8004110 <TIM_Base_SetConfig+0x20>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a2d      	ldr	r2, [pc, #180]	@ (80041c0 <TIM_Base_SetConfig+0xd0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d108      	bne.n	8004122 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2270      	movs	r2, #112	@ 0x70
 8004114:	4393      	bics	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a25      	ldr	r2, [pc, #148]	@ (80041bc <TIM_Base_SetConfig+0xcc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00f      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a24      	ldr	r2, [pc, #144]	@ (80041c0 <TIM_Base_SetConfig+0xd0>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00b      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a23      	ldr	r2, [pc, #140]	@ (80041c4 <TIM_Base_SetConfig+0xd4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d007      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a22      	ldr	r2, [pc, #136]	@ (80041c8 <TIM_Base_SetConfig+0xd8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d003      	beq.n	800414a <TIM_Base_SetConfig+0x5a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a21      	ldr	r2, [pc, #132]	@ (80041cc <TIM_Base_SetConfig+0xdc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d108      	bne.n	800415c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4a20      	ldr	r2, [pc, #128]	@ (80041d0 <TIM_Base_SetConfig+0xe0>)
 800414e:	4013      	ands	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2280      	movs	r2, #128	@ 0x80
 8004160:	4393      	bics	r3, r2
 8004162:	001a      	movs	r2, r3
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a0f      	ldr	r2, [pc, #60]	@ (80041bc <TIM_Base_SetConfig+0xcc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d007      	beq.n	8004194 <TIM_Base_SetConfig+0xa4>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a10      	ldr	r2, [pc, #64]	@ (80041c8 <TIM_Base_SetConfig+0xd8>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d003      	beq.n	8004194 <TIM_Base_SetConfig+0xa4>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a0f      	ldr	r2, [pc, #60]	@ (80041cc <TIM_Base_SetConfig+0xdc>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d103      	bne.n	800419c <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2204      	movs	r2, #4
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	601a      	str	r2, [r3, #0]
}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b004      	add	sp, #16
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40002000 	.word	0x40002000
 80041c8:	40014400 	.word	0x40014400
 80041cc:	40014800 	.word	0x40014800
 80041d0:	fffffcff 	.word	0xfffffcff

080041d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	2201      	movs	r2, #1
 80041ea:	4393      	bics	r3, r2
 80041ec:	001a      	movs	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4a2e      	ldr	r2, [pc, #184]	@ (80042bc <TIM_OC1_SetConfig+0xe8>)
 8004202:	4013      	ands	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2203      	movs	r2, #3
 800420a:	4393      	bics	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2202      	movs	r2, #2
 800421c:	4393      	bics	r3, r2
 800421e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a24      	ldr	r2, [pc, #144]	@ (80042c0 <TIM_OC1_SetConfig+0xec>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d007      	beq.n	8004242 <TIM_OC1_SetConfig+0x6e>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a23      	ldr	r2, [pc, #140]	@ (80042c4 <TIM_OC1_SetConfig+0xf0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d003      	beq.n	8004242 <TIM_OC1_SetConfig+0x6e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a22      	ldr	r2, [pc, #136]	@ (80042c8 <TIM_OC1_SetConfig+0xf4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d10c      	bne.n	800425c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2208      	movs	r2, #8
 8004246:	4393      	bics	r3, r2
 8004248:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2204      	movs	r2, #4
 8004258:	4393      	bics	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a18      	ldr	r2, [pc, #96]	@ (80042c0 <TIM_OC1_SetConfig+0xec>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d007      	beq.n	8004274 <TIM_OC1_SetConfig+0xa0>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a17      	ldr	r2, [pc, #92]	@ (80042c4 <TIM_OC1_SetConfig+0xf0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d003      	beq.n	8004274 <TIM_OC1_SetConfig+0xa0>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a16      	ldr	r2, [pc, #88]	@ (80042c8 <TIM_OC1_SetConfig+0xf4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d111      	bne.n	8004298 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	4a15      	ldr	r2, [pc, #84]	@ (80042cc <TIM_OC1_SetConfig+0xf8>)
 8004278:	4013      	ands	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4a14      	ldr	r2, [pc, #80]	@ (80042d0 <TIM_OC1_SetConfig+0xfc>)
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	46c0      	nop			@ (mov r8, r8)
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b006      	add	sp, #24
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	fffeff8f 	.word	0xfffeff8f
 80042c0:	40012c00 	.word	0x40012c00
 80042c4:	40014400 	.word	0x40014400
 80042c8:	40014800 	.word	0x40014800
 80042cc:	fffffeff 	.word	0xfffffeff
 80042d0:	fffffdff 	.word	0xfffffdff

080042d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	2210      	movs	r2, #16
 80042ea:	4393      	bics	r3, r2
 80042ec:	001a      	movs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4a2c      	ldr	r2, [pc, #176]	@ (80043b4 <TIM_OC2_SetConfig+0xe0>)
 8004302:	4013      	ands	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4a2b      	ldr	r2, [pc, #172]	@ (80043b8 <TIM_OC2_SetConfig+0xe4>)
 800430a:	4013      	ands	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2220      	movs	r2, #32
 800431e:	4393      	bics	r3, r2
 8004320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	011b      	lsls	r3, r3, #4
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	4313      	orrs	r3, r2
 800432c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a22      	ldr	r2, [pc, #136]	@ (80043bc <TIM_OC2_SetConfig+0xe8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d10d      	bne.n	8004352 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2280      	movs	r2, #128	@ 0x80
 800433a:	4393      	bics	r3, r2
 800433c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2240      	movs	r2, #64	@ 0x40
 800434e:	4393      	bics	r3, r2
 8004350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a19      	ldr	r2, [pc, #100]	@ (80043bc <TIM_OC2_SetConfig+0xe8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d007      	beq.n	800436a <TIM_OC2_SetConfig+0x96>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a18      	ldr	r2, [pc, #96]	@ (80043c0 <TIM_OC2_SetConfig+0xec>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d003      	beq.n	800436a <TIM_OC2_SetConfig+0x96>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a17      	ldr	r2, [pc, #92]	@ (80043c4 <TIM_OC2_SetConfig+0xf0>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d113      	bne.n	8004392 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <TIM_OC2_SetConfig+0xf4>)
 800436e:	4013      	ands	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	4a15      	ldr	r2, [pc, #84]	@ (80043cc <TIM_OC2_SetConfig+0xf8>)
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	621a      	str	r2, [r3, #32]
}
 80043ac:	46c0      	nop			@ (mov r8, r8)
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b006      	add	sp, #24
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	feff8fff 	.word	0xfeff8fff
 80043b8:	fffffcff 	.word	0xfffffcff
 80043bc:	40012c00 	.word	0x40012c00
 80043c0:	40014400 	.word	0x40014400
 80043c4:	40014800 	.word	0x40014800
 80043c8:	fffffbff 	.word	0xfffffbff
 80043cc:	fffff7ff 	.word	0xfffff7ff

080043d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	4a31      	ldr	r2, [pc, #196]	@ (80044ac <TIM_OC3_SetConfig+0xdc>)
 80043e6:	401a      	ands	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	4a2d      	ldr	r2, [pc, #180]	@ (80044b0 <TIM_OC3_SetConfig+0xe0>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2203      	movs	r2, #3
 8004404:	4393      	bics	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	4a27      	ldr	r2, [pc, #156]	@ (80044b4 <TIM_OC3_SetConfig+0xe4>)
 8004416:	4013      	ands	r3, r2
 8004418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	021b      	lsls	r3, r3, #8
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a23      	ldr	r2, [pc, #140]	@ (80044b8 <TIM_OC3_SetConfig+0xe8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d10d      	bne.n	800444a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	4a22      	ldr	r2, [pc, #136]	@ (80044bc <TIM_OC3_SetConfig+0xec>)
 8004432:	4013      	ands	r3, r2
 8004434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	021b      	lsls	r3, r3, #8
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	4313      	orrs	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	4a1e      	ldr	r2, [pc, #120]	@ (80044c0 <TIM_OC3_SetConfig+0xf0>)
 8004446:	4013      	ands	r3, r2
 8004448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a1a      	ldr	r2, [pc, #104]	@ (80044b8 <TIM_OC3_SetConfig+0xe8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d007      	beq.n	8004462 <TIM_OC3_SetConfig+0x92>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a1b      	ldr	r2, [pc, #108]	@ (80044c4 <TIM_OC3_SetConfig+0xf4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <TIM_OC3_SetConfig+0x92>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a1a      	ldr	r2, [pc, #104]	@ (80044c8 <TIM_OC3_SetConfig+0xf8>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d113      	bne.n	800448a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	4a19      	ldr	r2, [pc, #100]	@ (80044cc <TIM_OC3_SetConfig+0xfc>)
 8004466:	4013      	ands	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	4a18      	ldr	r2, [pc, #96]	@ (80044d0 <TIM_OC3_SetConfig+0x100>)
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	621a      	str	r2, [r3, #32]
}
 80044a4:	46c0      	nop			@ (mov r8, r8)
 80044a6:	46bd      	mov	sp, r7
 80044a8:	b006      	add	sp, #24
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	fffffeff 	.word	0xfffffeff
 80044b0:	fffeff8f 	.word	0xfffeff8f
 80044b4:	fffffdff 	.word	0xfffffdff
 80044b8:	40012c00 	.word	0x40012c00
 80044bc:	fffff7ff 	.word	0xfffff7ff
 80044c0:	fffffbff 	.word	0xfffffbff
 80044c4:	40014400 	.word	0x40014400
 80044c8:	40014800 	.word	0x40014800
 80044cc:	ffffefff 	.word	0xffffefff
 80044d0:	ffffdfff 	.word	0xffffdfff

080044d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	4a24      	ldr	r2, [pc, #144]	@ (800457c <TIM_OC4_SetConfig+0xa8>)
 80044ea:	401a      	ands	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4a20      	ldr	r2, [pc, #128]	@ (8004580 <TIM_OC4_SetConfig+0xac>)
 8004500:	4013      	ands	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a1f      	ldr	r2, [pc, #124]	@ (8004584 <TIM_OC4_SetConfig+0xb0>)
 8004508:	4013      	ands	r3, r2
 800450a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	4a1b      	ldr	r2, [pc, #108]	@ (8004588 <TIM_OC4_SetConfig+0xb4>)
 800451c:	4013      	ands	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	031b      	lsls	r3, r3, #12
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	4313      	orrs	r3, r2
 800452a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a17      	ldr	r2, [pc, #92]	@ (800458c <TIM_OC4_SetConfig+0xb8>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d007      	beq.n	8004544 <TIM_OC4_SetConfig+0x70>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a16      	ldr	r2, [pc, #88]	@ (8004590 <TIM_OC4_SetConfig+0xbc>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d003      	beq.n	8004544 <TIM_OC4_SetConfig+0x70>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a15      	ldr	r2, [pc, #84]	@ (8004594 <TIM_OC4_SetConfig+0xc0>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d109      	bne.n	8004558 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	4a14      	ldr	r2, [pc, #80]	@ (8004598 <TIM_OC4_SetConfig+0xc4>)
 8004548:	4013      	ands	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	019b      	lsls	r3, r3, #6
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	621a      	str	r2, [r3, #32]
}
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	b006      	add	sp, #24
 8004578:	bd80      	pop	{r7, pc}
 800457a:	46c0      	nop			@ (mov r8, r8)
 800457c:	ffffefff 	.word	0xffffefff
 8004580:	feff8fff 	.word	0xfeff8fff
 8004584:	fffffcff 	.word	0xfffffcff
 8004588:	ffffdfff 	.word	0xffffdfff
 800458c:	40012c00 	.word	0x40012c00
 8004590:	40014400 	.word	0x40014400
 8004594:	40014800 	.word	0x40014800
 8004598:	ffffbfff 	.word	0xffffbfff

0800459c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	4a21      	ldr	r2, [pc, #132]	@ (8004638 <TIM_OC5_SetConfig+0x9c>)
 80045b2:	401a      	ands	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4a1d      	ldr	r2, [pc, #116]	@ (800463c <TIM_OC5_SetConfig+0xa0>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	4a19      	ldr	r2, [pc, #100]	@ (8004640 <TIM_OC5_SetConfig+0xa4>)
 80045da:	4013      	ands	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	041b      	lsls	r3, r3, #16
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a15      	ldr	r2, [pc, #84]	@ (8004644 <TIM_OC5_SetConfig+0xa8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <TIM_OC5_SetConfig+0x66>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a14      	ldr	r2, [pc, #80]	@ (8004648 <TIM_OC5_SetConfig+0xac>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d003      	beq.n	8004602 <TIM_OC5_SetConfig+0x66>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a13      	ldr	r2, [pc, #76]	@ (800464c <TIM_OC5_SetConfig+0xb0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d109      	bne.n	8004616 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	4a0c      	ldr	r2, [pc, #48]	@ (8004638 <TIM_OC5_SetConfig+0x9c>)
 8004606:	4013      	ands	r3, r2
 8004608:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	021b      	lsls	r3, r3, #8
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	4313      	orrs	r3, r2
 8004614:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	621a      	str	r2, [r3, #32]
}
 8004630:	46c0      	nop			@ (mov r8, r8)
 8004632:	46bd      	mov	sp, r7
 8004634:	b006      	add	sp, #24
 8004636:	bd80      	pop	{r7, pc}
 8004638:	fffeffff 	.word	0xfffeffff
 800463c:	fffeff8f 	.word	0xfffeff8f
 8004640:	fffdffff 	.word	0xfffdffff
 8004644:	40012c00 	.word	0x40012c00
 8004648:	40014400 	.word	0x40014400
 800464c:	40014800 	.word	0x40014800

08004650 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	4a22      	ldr	r2, [pc, #136]	@ (80046f0 <TIM_OC6_SetConfig+0xa0>)
 8004666:	401a      	ands	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4a1e      	ldr	r2, [pc, #120]	@ (80046f4 <TIM_OC6_SetConfig+0xa4>)
 800467c:	4013      	ands	r3, r2
 800467e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	021b      	lsls	r3, r3, #8
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	4313      	orrs	r3, r2
 800468a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4a1a      	ldr	r2, [pc, #104]	@ (80046f8 <TIM_OC6_SetConfig+0xa8>)
 8004690:	4013      	ands	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	051b      	lsls	r3, r3, #20
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4313      	orrs	r3, r2
 800469e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a16      	ldr	r2, [pc, #88]	@ (80046fc <TIM_OC6_SetConfig+0xac>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d007      	beq.n	80046b8 <TIM_OC6_SetConfig+0x68>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a15      	ldr	r2, [pc, #84]	@ (8004700 <TIM_OC6_SetConfig+0xb0>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d003      	beq.n	80046b8 <TIM_OC6_SetConfig+0x68>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a14      	ldr	r2, [pc, #80]	@ (8004704 <TIM_OC6_SetConfig+0xb4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d109      	bne.n	80046cc <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	4a13      	ldr	r2, [pc, #76]	@ (8004708 <TIM_OC6_SetConfig+0xb8>)
 80046bc:	4013      	ands	r3, r2
 80046be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	029b      	lsls	r3, r3, #10
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	621a      	str	r2, [r3, #32]
}
 80046e6:	46c0      	nop			@ (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b006      	add	sp, #24
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	46c0      	nop			@ (mov r8, r8)
 80046f0:	ffefffff 	.word	0xffefffff
 80046f4:	feff8fff 	.word	0xfeff8fff
 80046f8:	ffdfffff 	.word	0xffdfffff
 80046fc:	40012c00 	.word	0x40012c00
 8004700:	40014400 	.word	0x40014400
 8004704:	40014800 	.word	0x40014800
 8004708:	fffbffff 	.word	0xfffbffff

0800470c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	2201      	movs	r2, #1
 8004724:	4393      	bics	r3, r2
 8004726:	001a      	movs	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	22f0      	movs	r2, #240	@ 0xf0
 8004736:	4393      	bics	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	220a      	movs	r2, #10
 8004748:	4393      	bics	r3, r2
 800474a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	4313      	orrs	r3, r2
 8004752:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	46c0      	nop			@ (mov r8, r8)
 8004762:	46bd      	mov	sp, r7
 8004764:	b006      	add	sp, #24
 8004766:	bd80      	pop	{r7, pc}

08004768 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	2210      	movs	r2, #16
 8004780:	4393      	bics	r3, r2
 8004782:	001a      	movs	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4a0d      	ldr	r2, [pc, #52]	@ (80047c8 <TIM_TI2_ConfigInputStage+0x60>)
 8004792:	4013      	ands	r3, r2
 8004794:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	031b      	lsls	r3, r3, #12
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	22a0      	movs	r2, #160	@ 0xa0
 80047a4:	4393      	bics	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	621a      	str	r2, [r3, #32]
}
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	46bd      	mov	sp, r7
 80047c2:	b006      	add	sp, #24
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	46c0      	nop			@ (mov r8, r8)
 80047c8:	ffff0fff 	.word	0xffff0fff

080047cc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a08      	ldr	r2, [pc, #32]	@ (8004800 <TIM_ITRx_SetConfig+0x34>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	2207      	movs	r2, #7
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	609a      	str	r2, [r3, #8]
}
 80047f6:	46c0      	nop			@ (mov r8, r8)
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b004      	add	sp, #16
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	46c0      	nop			@ (mov r8, r8)
 8004800:	ffcfff8f 	.word	0xffcfff8f

08004804 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
 8004810:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	4a09      	ldr	r2, [pc, #36]	@ (8004840 <TIM_ETR_SetConfig+0x3c>)
 800481c:	4013      	ands	r3, r2
 800481e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	021a      	lsls	r2, r3, #8
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	431a      	orrs	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4313      	orrs	r3, r2
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	609a      	str	r2, [r3, #8]
}
 8004838:	46c0      	nop			@ (mov r8, r8)
 800483a:	46bd      	mov	sp, r7
 800483c:	b006      	add	sp, #24
 800483e:	bd80      	pop	{r7, pc}
 8004840:	ffff00ff 	.word	0xffff00ff

08004844 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	221f      	movs	r2, #31
 8004854:	4013      	ands	r3, r2
 8004856:	2201      	movs	r2, #1
 8004858:	409a      	lsls	r2, r3
 800485a:	0013      	movs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	43d2      	mvns	r2, r2
 8004866:	401a      	ands	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a1a      	ldr	r2, [r3, #32]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	211f      	movs	r1, #31
 8004874:	400b      	ands	r3, r1
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	4099      	lsls	r1, r3
 800487a:	000b      	movs	r3, r1
 800487c:	431a      	orrs	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	621a      	str	r2, [r3, #32]
}
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	46bd      	mov	sp, r7
 8004886:	b006      	add	sp, #24
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	223c      	movs	r2, #60	@ 0x3c
 800489a:	5c9b      	ldrb	r3, [r3, r2]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d101      	bne.n	80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048a0:	2302      	movs	r3, #2
 80048a2:	e04a      	b.n	800493a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	223c      	movs	r2, #60	@ 0x3c
 80048a8:	2101      	movs	r1, #1
 80048aa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	223d      	movs	r2, #61	@ 0x3d
 80048b0:	2102      	movs	r1, #2
 80048b2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d108      	bne.n	80048e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80048d2:	4013      	ands	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2270      	movs	r2, #112	@ 0x70
 80048e4:	4393      	bics	r3, r2
 80048e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a11      	ldr	r2, [pc, #68]	@ (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d004      	beq.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a10      	ldr	r2, [pc, #64]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d10c      	bne.n	8004928 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2280      	movs	r2, #128	@ 0x80
 8004912:	4393      	bics	r3, r2
 8004914:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	4313      	orrs	r3, r2
 800491e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	223d      	movs	r2, #61	@ 0x3d
 800492c:	2101      	movs	r1, #1
 800492e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	223c      	movs	r2, #60	@ 0x3c
 8004934:	2100      	movs	r1, #0
 8004936:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	0018      	movs	r0, r3
 800493c:	46bd      	mov	sp, r7
 800493e:	b004      	add	sp, #16
 8004940:	bd80      	pop	{r7, pc}
 8004942:	46c0      	nop			@ (mov r8, r8)
 8004944:	40012c00 	.word	0x40012c00
 8004948:	ff0fffff 	.word	0xff0fffff
 800494c:	40000400 	.word	0x40000400

08004950 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e046      	b.n	80049f0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2288      	movs	r2, #136	@ 0x88
 8004966:	589b      	ldr	r3, [r3, r2]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d107      	bne.n	800497c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2284      	movs	r2, #132	@ 0x84
 8004970:	2100      	movs	r1, #0
 8004972:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	0018      	movs	r0, r3
 8004978:	f7fd faea 	bl	8001f50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2288      	movs	r2, #136	@ 0x88
 8004980:	2124      	movs	r1, #36	@ 0x24
 8004982:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2101      	movs	r1, #1
 8004990:	438a      	bics	r2, r1
 8004992:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	0018      	movs	r0, r3
 80049a0:	f000 fa4e 	bl	8004e40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 f8cc 	bl	8004b44 <UART_SetConfig>
 80049ac:	0003      	movs	r3, r0
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d101      	bne.n	80049b6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e01c      	b.n	80049f0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	490d      	ldr	r1, [pc, #52]	@ (80049f8 <HAL_UART_Init+0xa8>)
 80049c2:	400a      	ands	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	212a      	movs	r1, #42	@ 0x2a
 80049d2:	438a      	bics	r2, r1
 80049d4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2101      	movs	r1, #1
 80049e2:	430a      	orrs	r2, r1
 80049e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	0018      	movs	r0, r3
 80049ea:	f000 fadd 	bl	8004fa8 <UART_CheckIdleState>
 80049ee:	0003      	movs	r3, r0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b002      	add	sp, #8
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	ffffb7ff 	.word	0xffffb7ff

080049fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b08a      	sub	sp, #40	@ 0x28
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	1dbb      	adds	r3, r7, #6
 8004a0a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2288      	movs	r2, #136	@ 0x88
 8004a10:	589b      	ldr	r3, [r3, r2]
 8004a12:	2b20      	cmp	r3, #32
 8004a14:	d000      	beq.n	8004a18 <HAL_UART_Transmit+0x1c>
 8004a16:	e090      	b.n	8004b3a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d003      	beq.n	8004a26 <HAL_UART_Transmit+0x2a>
 8004a1e:	1dbb      	adds	r3, r7, #6
 8004a20:	881b      	ldrh	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e088      	b.n	8004b3c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	689a      	ldr	r2, [r3, #8]
 8004a2e:	2380      	movs	r3, #128	@ 0x80
 8004a30:	015b      	lsls	r3, r3, #5
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d109      	bne.n	8004a4a <HAL_UART_Transmit+0x4e>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d105      	bne.n	8004a4a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2201      	movs	r2, #1
 8004a42:	4013      	ands	r3, r2
 8004a44:	d001      	beq.n	8004a4a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e078      	b.n	8004b3c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2290      	movs	r2, #144	@ 0x90
 8004a4e:	2100      	movs	r1, #0
 8004a50:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2288      	movs	r2, #136	@ 0x88
 8004a56:	2121      	movs	r1, #33	@ 0x21
 8004a58:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a5a:	f7fd fbd3 	bl	8002204 <HAL_GetTick>
 8004a5e:	0003      	movs	r3, r0
 8004a60:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	1dba      	adds	r2, r7, #6
 8004a66:	2154      	movs	r1, #84	@ 0x54
 8004a68:	8812      	ldrh	r2, [r2, #0]
 8004a6a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	1dba      	adds	r2, r7, #6
 8004a70:	2156      	movs	r1, #86	@ 0x56
 8004a72:	8812      	ldrh	r2, [r2, #0]
 8004a74:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	2380      	movs	r3, #128	@ 0x80
 8004a7c:	015b      	lsls	r3, r3, #5
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d108      	bne.n	8004a94 <HAL_UART_Transmit+0x98>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d104      	bne.n	8004a94 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	61bb      	str	r3, [r7, #24]
 8004a92:	e003      	b.n	8004a9c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a9c:	e030      	b.n	8004b00 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	0013      	movs	r3, r2
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	2180      	movs	r1, #128	@ 0x80
 8004aac:	f000 fb26 	bl	80050fc <UART_WaitOnFlagUntilTimeout>
 8004ab0:	1e03      	subs	r3, r0, #0
 8004ab2:	d005      	beq.n	8004ac0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2288      	movs	r2, #136	@ 0x88
 8004ab8:	2120      	movs	r1, #32
 8004aba:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e03d      	b.n	8004b3c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10b      	bne.n	8004ade <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	001a      	movs	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	05d2      	lsls	r2, r2, #23
 8004ad2:	0dd2      	lsrs	r2, r2, #23
 8004ad4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	3302      	adds	r3, #2
 8004ada:	61bb      	str	r3, [r7, #24]
 8004adc:	e007      	b.n	8004aee <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	781a      	ldrb	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	3301      	adds	r3, #1
 8004aec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2256      	movs	r2, #86	@ 0x56
 8004af2:	5a9b      	ldrh	r3, [r3, r2]
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b299      	uxth	r1, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2256      	movs	r2, #86	@ 0x56
 8004afe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2256      	movs	r2, #86	@ 0x56
 8004b04:	5a9b      	ldrh	r3, [r3, r2]
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1c8      	bne.n	8004a9e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	0013      	movs	r3, r2
 8004b16:	2200      	movs	r2, #0
 8004b18:	2140      	movs	r1, #64	@ 0x40
 8004b1a:	f000 faef 	bl	80050fc <UART_WaitOnFlagUntilTimeout>
 8004b1e:	1e03      	subs	r3, r0, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2288      	movs	r2, #136	@ 0x88
 8004b26:	2120      	movs	r1, #32
 8004b28:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e006      	b.n	8004b3c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2288      	movs	r2, #136	@ 0x88
 8004b32:	2120      	movs	r1, #32
 8004b34:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004b36:	2300      	movs	r3, #0
 8004b38:	e000      	b.n	8004b3c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004b3a:	2302      	movs	r3, #2
  }
}
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	b008      	add	sp, #32
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b088      	sub	sp, #32
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b4c:	231e      	movs	r3, #30
 8004b4e:	18fb      	adds	r3, r7, r3
 8004b50:	2200      	movs	r2, #0
 8004b52:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4aab      	ldr	r2, [pc, #684]	@ (8004e20 <UART_SetConfig+0x2dc>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	0019      	movs	r1, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	4aa6      	ldr	r2, [pc, #664]	@ (8004e24 <UART_SetConfig+0x2e0>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	0019      	movs	r1, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68da      	ldr	r2, [r3, #12]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	4a9d      	ldr	r2, [pc, #628]	@ (8004e28 <UART_SetConfig+0x2e4>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	0019      	movs	r1, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc6:	220f      	movs	r2, #15
 8004bc8:	4393      	bics	r3, r2
 8004bca:	0019      	movs	r1, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a93      	ldr	r2, [pc, #588]	@ (8004e2c <UART_SetConfig+0x2e8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d127      	bne.n	8004c32 <UART_SetConfig+0xee>
 8004be2:	4b93      	ldr	r3, [pc, #588]	@ (8004e30 <UART_SetConfig+0x2ec>)
 8004be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be6:	2203      	movs	r2, #3
 8004be8:	4013      	ands	r3, r2
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d017      	beq.n	8004c1e <UART_SetConfig+0xda>
 8004bee:	d81b      	bhi.n	8004c28 <UART_SetConfig+0xe4>
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d00a      	beq.n	8004c0a <UART_SetConfig+0xc6>
 8004bf4:	d818      	bhi.n	8004c28 <UART_SetConfig+0xe4>
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <UART_SetConfig+0xbc>
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d00a      	beq.n	8004c14 <UART_SetConfig+0xd0>
 8004bfe:	e013      	b.n	8004c28 <UART_SetConfig+0xe4>
 8004c00:	231f      	movs	r3, #31
 8004c02:	18fb      	adds	r3, r7, r3
 8004c04:	2200      	movs	r2, #0
 8004c06:	701a      	strb	r2, [r3, #0]
 8004c08:	e021      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c0a:	231f      	movs	r3, #31
 8004c0c:	18fb      	adds	r3, r7, r3
 8004c0e:	2202      	movs	r2, #2
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	e01c      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c14:	231f      	movs	r3, #31
 8004c16:	18fb      	adds	r3, r7, r3
 8004c18:	2204      	movs	r2, #4
 8004c1a:	701a      	strb	r2, [r3, #0]
 8004c1c:	e017      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c1e:	231f      	movs	r3, #31
 8004c20:	18fb      	adds	r3, r7, r3
 8004c22:	2208      	movs	r2, #8
 8004c24:	701a      	strb	r2, [r3, #0]
 8004c26:	e012      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c28:	231f      	movs	r3, #31
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	2210      	movs	r2, #16
 8004c2e:	701a      	strb	r2, [r3, #0]
 8004c30:	e00d      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a7f      	ldr	r2, [pc, #508]	@ (8004e34 <UART_SetConfig+0x2f0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d104      	bne.n	8004c46 <UART_SetConfig+0x102>
 8004c3c:	231f      	movs	r3, #31
 8004c3e:	18fb      	adds	r3, r7, r3
 8004c40:	2200      	movs	r2, #0
 8004c42:	701a      	strb	r2, [r3, #0]
 8004c44:	e003      	b.n	8004c4e <UART_SetConfig+0x10a>
 8004c46:	231f      	movs	r3, #31
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	2210      	movs	r2, #16
 8004c4c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69da      	ldr	r2, [r3, #28]
 8004c52:	2380      	movs	r3, #128	@ 0x80
 8004c54:	021b      	lsls	r3, r3, #8
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d000      	beq.n	8004c5c <UART_SetConfig+0x118>
 8004c5a:	e06f      	b.n	8004d3c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8004c5c:	231f      	movs	r3, #31
 8004c5e:	18fb      	adds	r3, r7, r3
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d01f      	beq.n	8004ca6 <UART_SetConfig+0x162>
 8004c66:	dc22      	bgt.n	8004cae <UART_SetConfig+0x16a>
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	d017      	beq.n	8004c9c <UART_SetConfig+0x158>
 8004c6c:	dc1f      	bgt.n	8004cae <UART_SetConfig+0x16a>
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <UART_SetConfig+0x134>
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d005      	beq.n	8004c82 <UART_SetConfig+0x13e>
 8004c76:	e01a      	b.n	8004cae <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c78:	f7fe fd18 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 8004c7c:	0003      	movs	r3, r0
 8004c7e:	61bb      	str	r3, [r7, #24]
        break;
 8004c80:	e01c      	b.n	8004cbc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004c82:	4b6b      	ldr	r3, [pc, #428]	@ (8004e30 <UART_SetConfig+0x2ec>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	095b      	lsrs	r3, r3, #5
 8004c88:	2207      	movs	r2, #7
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	0019      	movs	r1, r3
 8004c90:	4869      	ldr	r0, [pc, #420]	@ (8004e38 <UART_SetConfig+0x2f4>)
 8004c92:	f7fb fa4b 	bl	800012c <__udivsi3>
 8004c96:	0003      	movs	r3, r0
 8004c98:	61bb      	str	r3, [r7, #24]
        break;
 8004c9a:	e00f      	b.n	8004cbc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c9c:	f7fe fca6 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8004ca0:	0003      	movs	r3, r0
 8004ca2:	61bb      	str	r3, [r7, #24]
        break;
 8004ca4:	e00a      	b.n	8004cbc <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ca6:	2380      	movs	r3, #128	@ 0x80
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	61bb      	str	r3, [r7, #24]
        break;
 8004cac:	e006      	b.n	8004cbc <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cb2:	231e      	movs	r3, #30
 8004cb4:	18fb      	adds	r3, r7, r3
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
        break;
 8004cba:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d100      	bne.n	8004cc4 <UART_SetConfig+0x180>
 8004cc2:	e097      	b.n	8004df4 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cc8:	4b5c      	ldr	r3, [pc, #368]	@ (8004e3c <UART_SetConfig+0x2f8>)
 8004cca:	0052      	lsls	r2, r2, #1
 8004ccc:	5ad3      	ldrh	r3, [r2, r3]
 8004cce:	0019      	movs	r1, r3
 8004cd0:	69b8      	ldr	r0, [r7, #24]
 8004cd2:	f7fb fa2b 	bl	800012c <__udivsi3>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	005a      	lsls	r2, r3, #1
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	18d2      	adds	r2, r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	0019      	movs	r1, r3
 8004ce8:	0010      	movs	r0, r2
 8004cea:	f7fb fa1f 	bl	800012c <__udivsi3>
 8004cee:	0003      	movs	r3, r0
 8004cf0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	2b0f      	cmp	r3, #15
 8004cf6:	d91c      	bls.n	8004d32 <UART_SetConfig+0x1ee>
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	2380      	movs	r3, #128	@ 0x80
 8004cfc:	025b      	lsls	r3, r3, #9
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d217      	bcs.n	8004d32 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	200e      	movs	r0, #14
 8004d08:	183b      	adds	r3, r7, r0
 8004d0a:	210f      	movs	r1, #15
 8004d0c:	438a      	bics	r2, r1
 8004d0e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	085b      	lsrs	r3, r3, #1
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2207      	movs	r2, #7
 8004d18:	4013      	ands	r3, r2
 8004d1a:	b299      	uxth	r1, r3
 8004d1c:	183b      	adds	r3, r7, r0
 8004d1e:	183a      	adds	r2, r7, r0
 8004d20:	8812      	ldrh	r2, [r2, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	183a      	adds	r2, r7, r0
 8004d2c:	8812      	ldrh	r2, [r2, #0]
 8004d2e:	60da      	str	r2, [r3, #12]
 8004d30:	e060      	b.n	8004df4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004d32:	231e      	movs	r3, #30
 8004d34:	18fb      	adds	r3, r7, r3
 8004d36:	2201      	movs	r2, #1
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e05b      	b.n	8004df4 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d3c:	231f      	movs	r3, #31
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b08      	cmp	r3, #8
 8004d44:	d01f      	beq.n	8004d86 <UART_SetConfig+0x242>
 8004d46:	dc22      	bgt.n	8004d8e <UART_SetConfig+0x24a>
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d017      	beq.n	8004d7c <UART_SetConfig+0x238>
 8004d4c:	dc1f      	bgt.n	8004d8e <UART_SetConfig+0x24a>
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <UART_SetConfig+0x214>
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d005      	beq.n	8004d62 <UART_SetConfig+0x21e>
 8004d56:	e01a      	b.n	8004d8e <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d58:	f7fe fca8 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	61bb      	str	r3, [r7, #24]
        break;
 8004d60:	e01c      	b.n	8004d9c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004d62:	4b33      	ldr	r3, [pc, #204]	@ (8004e30 <UART_SetConfig+0x2ec>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	095b      	lsrs	r3, r3, #5
 8004d68:	2207      	movs	r2, #7
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	0019      	movs	r1, r3
 8004d70:	4831      	ldr	r0, [pc, #196]	@ (8004e38 <UART_SetConfig+0x2f4>)
 8004d72:	f7fb f9db 	bl	800012c <__udivsi3>
 8004d76:	0003      	movs	r3, r0
 8004d78:	61bb      	str	r3, [r7, #24]
        break;
 8004d7a:	e00f      	b.n	8004d9c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d7c:	f7fe fc36 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8004d80:	0003      	movs	r3, r0
 8004d82:	61bb      	str	r3, [r7, #24]
        break;
 8004d84:	e00a      	b.n	8004d9c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d86:	2380      	movs	r3, #128	@ 0x80
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	61bb      	str	r3, [r7, #24]
        break;
 8004d8c:	e006      	b.n	8004d9c <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d92:	231e      	movs	r3, #30
 8004d94:	18fb      	adds	r3, r7, r3
 8004d96:	2201      	movs	r2, #1
 8004d98:	701a      	strb	r2, [r3, #0]
        break;
 8004d9a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d028      	beq.n	8004df4 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004da6:	4b25      	ldr	r3, [pc, #148]	@ (8004e3c <UART_SetConfig+0x2f8>)
 8004da8:	0052      	lsls	r2, r2, #1
 8004daa:	5ad3      	ldrh	r3, [r2, r3]
 8004dac:	0019      	movs	r1, r3
 8004dae:	69b8      	ldr	r0, [r7, #24]
 8004db0:	f7fb f9bc 	bl	800012c <__udivsi3>
 8004db4:	0003      	movs	r3, r0
 8004db6:	001a      	movs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	085b      	lsrs	r3, r3, #1
 8004dbe:	18d2      	adds	r2, r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	0019      	movs	r1, r3
 8004dc6:	0010      	movs	r0, r2
 8004dc8:	f7fb f9b0 	bl	800012c <__udivsi3>
 8004dcc:	0003      	movs	r3, r0
 8004dce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	2b0f      	cmp	r3, #15
 8004dd4:	d90a      	bls.n	8004dec <UART_SetConfig+0x2a8>
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	2380      	movs	r3, #128	@ 0x80
 8004dda:	025b      	lsls	r3, r3, #9
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d205      	bcs.n	8004dec <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	60da      	str	r2, [r3, #12]
 8004dea:	e003      	b.n	8004df4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004dec:	231e      	movs	r3, #30
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	2201      	movs	r2, #1
 8004df2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	226a      	movs	r2, #106	@ 0x6a
 8004df8:	2101      	movs	r1, #1
 8004dfa:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2268      	movs	r2, #104	@ 0x68
 8004e00:	2101      	movs	r1, #1
 8004e02:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004e10:	231e      	movs	r3, #30
 8004e12:	18fb      	adds	r3, r7, r3
 8004e14:	781b      	ldrb	r3, [r3, #0]
}
 8004e16:	0018      	movs	r0, r3
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	b008      	add	sp, #32
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	46c0      	nop			@ (mov r8, r8)
 8004e20:	cfff69f3 	.word	0xcfff69f3
 8004e24:	ffffcfff 	.word	0xffffcfff
 8004e28:	11fff4ff 	.word	0x11fff4ff
 8004e2c:	40013800 	.word	0x40013800
 8004e30:	40021000 	.word	0x40021000
 8004e34:	40004400 	.word	0x40004400
 8004e38:	02dc6c00 	.word	0x02dc6c00
 8004e3c:	08006270 	.word	0x08006270

08004e40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4c:	2208      	movs	r2, #8
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d00b      	beq.n	8004e6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	4a4a      	ldr	r2, [pc, #296]	@ (8004f84 <UART_AdvFeatureConfig+0x144>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	0019      	movs	r1, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e6e:	2201      	movs	r2, #1
 8004e70:	4013      	ands	r3, r2
 8004e72:	d00b      	beq.n	8004e8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	4a43      	ldr	r2, [pc, #268]	@ (8004f88 <UART_AdvFeatureConfig+0x148>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	0019      	movs	r1, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e90:	2202      	movs	r2, #2
 8004e92:	4013      	ands	r3, r2
 8004e94:	d00b      	beq.n	8004eae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	4a3b      	ldr	r2, [pc, #236]	@ (8004f8c <UART_AdvFeatureConfig+0x14c>)
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	0019      	movs	r1, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb2:	2204      	movs	r2, #4
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	d00b      	beq.n	8004ed0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	4a34      	ldr	r2, [pc, #208]	@ (8004f90 <UART_AdvFeatureConfig+0x150>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	0019      	movs	r1, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	430a      	orrs	r2, r1
 8004ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed4:	2210      	movs	r2, #16
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4a2c      	ldr	r2, [pc, #176]	@ (8004f94 <UART_AdvFeatureConfig+0x154>)
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	0019      	movs	r1, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	4013      	ands	r3, r2
 8004efa:	d00b      	beq.n	8004f14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	4a25      	ldr	r2, [pc, #148]	@ (8004f98 <UART_AdvFeatureConfig+0x158>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	0019      	movs	r1, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f18:	2240      	movs	r2, #64	@ 0x40
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d01d      	beq.n	8004f5a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	4a1d      	ldr	r2, [pc, #116]	@ (8004f9c <UART_AdvFeatureConfig+0x15c>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	0019      	movs	r1, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	430a      	orrs	r2, r1
 8004f34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f3a:	2380      	movs	r3, #128	@ 0x80
 8004f3c:	035b      	lsls	r3, r3, #13
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d10b      	bne.n	8004f5a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	4a15      	ldr	r2, [pc, #84]	@ (8004fa0 <UART_AdvFeatureConfig+0x160>)
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	0019      	movs	r1, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	2280      	movs	r2, #128	@ 0x80
 8004f60:	4013      	ands	r3, r2
 8004f62:	d00b      	beq.n	8004f7c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004fa4 <UART_AdvFeatureConfig+0x164>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	0019      	movs	r1, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	605a      	str	r2, [r3, #4]
  }
}
 8004f7c:	46c0      	nop			@ (mov r8, r8)
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	b002      	add	sp, #8
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	ffff7fff 	.word	0xffff7fff
 8004f88:	fffdffff 	.word	0xfffdffff
 8004f8c:	fffeffff 	.word	0xfffeffff
 8004f90:	fffbffff 	.word	0xfffbffff
 8004f94:	ffffefff 	.word	0xffffefff
 8004f98:	ffffdfff 	.word	0xffffdfff
 8004f9c:	ffefffff 	.word	0xffefffff
 8004fa0:	ff9fffff 	.word	0xff9fffff
 8004fa4:	fff7ffff 	.word	0xfff7ffff

08004fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b092      	sub	sp, #72	@ 0x48
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2290      	movs	r2, #144	@ 0x90
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fb8:	f7fd f924 	bl	8002204 <HAL_GetTick>
 8004fbc:	0003      	movs	r3, r0
 8004fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2208      	movs	r2, #8
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b08      	cmp	r3, #8
 8004fcc:	d12d      	bne.n	800502a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fd0:	2280      	movs	r2, #128	@ 0x80
 8004fd2:	0391      	lsls	r1, r2, #14
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	4a47      	ldr	r2, [pc, #284]	@ (80050f4 <UART_CheckIdleState+0x14c>)
 8004fd8:	9200      	str	r2, [sp, #0]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f000 f88e 	bl	80050fc <UART_WaitOnFlagUntilTimeout>
 8004fe0:	1e03      	subs	r3, r0, #0
 8004fe2:	d022      	beq.n	800502a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004fe4:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004fec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fee:	2301      	movs	r3, #1
 8004ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff4:	f383 8810 	msr	PRIMASK, r3
}
 8004ff8:	46c0      	nop			@ (mov r8, r8)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2180      	movs	r1, #128	@ 0x80
 8005006:	438a      	bics	r2, r1
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800500e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005010:	f383 8810 	msr	PRIMASK, r3
}
 8005014:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2288      	movs	r2, #136	@ 0x88
 800501a:	2120      	movs	r1, #32
 800501c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2284      	movs	r2, #132	@ 0x84
 8005022:	2100      	movs	r1, #0
 8005024:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e060      	b.n	80050ec <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2204      	movs	r2, #4
 8005032:	4013      	ands	r3, r2
 8005034:	2b04      	cmp	r3, #4
 8005036:	d146      	bne.n	80050c6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800503a:	2280      	movs	r2, #128	@ 0x80
 800503c:	03d1      	lsls	r1, r2, #15
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	4a2c      	ldr	r2, [pc, #176]	@ (80050f4 <UART_CheckIdleState+0x14c>)
 8005042:	9200      	str	r2, [sp, #0]
 8005044:	2200      	movs	r2, #0
 8005046:	f000 f859 	bl	80050fc <UART_WaitOnFlagUntilTimeout>
 800504a:	1e03      	subs	r3, r0, #0
 800504c:	d03b      	beq.n	80050c6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800504e:	f3ef 8310 	mrs	r3, PRIMASK
 8005052:	60fb      	str	r3, [r7, #12]
  return(result);
 8005054:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005056:	637b      	str	r3, [r7, #52]	@ 0x34
 8005058:	2301      	movs	r3, #1
 800505a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f383 8810 	msr	PRIMASK, r3
}
 8005062:	46c0      	nop			@ (mov r8, r8)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4922      	ldr	r1, [pc, #136]	@ (80050f8 <UART_CheckIdleState+0x150>)
 8005070:	400a      	ands	r2, r1
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005076:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f383 8810 	msr	PRIMASK, r3
}
 800507e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005080:	f3ef 8310 	mrs	r3, PRIMASK
 8005084:	61bb      	str	r3, [r7, #24]
  return(result);
 8005086:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005088:	633b      	str	r3, [r7, #48]	@ 0x30
 800508a:	2301      	movs	r3, #1
 800508c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	f383 8810 	msr	PRIMASK, r3
}
 8005094:	46c0      	nop			@ (mov r8, r8)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2101      	movs	r1, #1
 80050a2:	438a      	bics	r2, r1
 80050a4:	609a      	str	r2, [r3, #8]
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	f383 8810 	msr	PRIMASK, r3
}
 80050b0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	228c      	movs	r2, #140	@ 0x8c
 80050b6:	2120      	movs	r1, #32
 80050b8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2284      	movs	r2, #132	@ 0x84
 80050be:	2100      	movs	r1, #0
 80050c0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e012      	b.n	80050ec <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2288      	movs	r2, #136	@ 0x88
 80050ca:	2120      	movs	r1, #32
 80050cc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	228c      	movs	r2, #140	@ 0x8c
 80050d2:	2120      	movs	r1, #32
 80050d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2284      	movs	r2, #132	@ 0x84
 80050e6:	2100      	movs	r1, #0
 80050e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	0018      	movs	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	b010      	add	sp, #64	@ 0x40
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	01ffffff 	.word	0x01ffffff
 80050f8:	fffffedf 	.word	0xfffffedf

080050fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	1dfb      	adds	r3, r7, #7
 800510a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800510c:	e051      	b.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	3301      	adds	r3, #1
 8005112:	d04e      	beq.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005114:	f7fd f876 	bl	8002204 <HAL_GetTick>
 8005118:	0002      	movs	r2, r0
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	429a      	cmp	r2, r3
 8005122:	d302      	bcc.n	800512a <UART_WaitOnFlagUntilTimeout+0x2e>
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e051      	b.n	80051d2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2204      	movs	r2, #4
 8005136:	4013      	ands	r3, r2
 8005138:	d03b      	beq.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b80      	cmp	r3, #128	@ 0x80
 800513e:	d038      	beq.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b40      	cmp	r3, #64	@ 0x40
 8005144:	d035      	beq.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	2208      	movs	r2, #8
 800514e:	4013      	ands	r3, r2
 8005150:	2b08      	cmp	r3, #8
 8005152:	d111      	bne.n	8005178 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2208      	movs	r2, #8
 800515a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	0018      	movs	r0, r3
 8005160:	f000 f83c 	bl	80051dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2290      	movs	r2, #144	@ 0x90
 8005168:	2108      	movs	r1, #8
 800516a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2284      	movs	r2, #132	@ 0x84
 8005170:	2100      	movs	r1, #0
 8005172:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e02c      	b.n	80051d2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	69da      	ldr	r2, [r3, #28]
 800517e:	2380      	movs	r3, #128	@ 0x80
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	401a      	ands	r2, r3
 8005184:	2380      	movs	r3, #128	@ 0x80
 8005186:	011b      	lsls	r3, r3, #4
 8005188:	429a      	cmp	r2, r3
 800518a:	d112      	bne.n	80051b2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2280      	movs	r2, #128	@ 0x80
 8005192:	0112      	lsls	r2, r2, #4
 8005194:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	0018      	movs	r0, r3
 800519a:	f000 f81f 	bl	80051dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2290      	movs	r2, #144	@ 0x90
 80051a2:	2120      	movs	r1, #32
 80051a4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2284      	movs	r2, #132	@ 0x84
 80051aa:	2100      	movs	r1, #0
 80051ac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e00f      	b.n	80051d2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	4013      	ands	r3, r2
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	425a      	negs	r2, r3
 80051c2:	4153      	adcs	r3, r2
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	001a      	movs	r2, r3
 80051c8:	1dfb      	adds	r3, r7, #7
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d09e      	beq.n	800510e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	0018      	movs	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b004      	add	sp, #16
 80051d8:	bd80      	pop	{r7, pc}
	...

080051dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b08e      	sub	sp, #56	@ 0x38
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80051e4:	f3ef 8310 	mrs	r3, PRIMASK
 80051e8:	617b      	str	r3, [r7, #20]
  return(result);
 80051ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80051ee:	2301      	movs	r3, #1
 80051f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	f383 8810 	msr	PRIMASK, r3
}
 80051f8:	46c0      	nop			@ (mov r8, r8)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4926      	ldr	r1, [pc, #152]	@ (80052a0 <UART_EndRxTransfer+0xc4>)
 8005206:	400a      	ands	r2, r1
 8005208:	601a      	str	r2, [r3, #0]
 800520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	f383 8810 	msr	PRIMASK, r3
}
 8005214:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005216:	f3ef 8310 	mrs	r3, PRIMASK
 800521a:	623b      	str	r3, [r7, #32]
  return(result);
 800521c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800521e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005220:	2301      	movs	r3, #1
 8005222:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005226:	f383 8810 	msr	PRIMASK, r3
}
 800522a:	46c0      	nop			@ (mov r8, r8)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	491b      	ldr	r1, [pc, #108]	@ (80052a4 <UART_EndRxTransfer+0xc8>)
 8005238:	400a      	ands	r2, r1
 800523a:	609a      	str	r2, [r3, #8]
 800523c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005242:	f383 8810 	msr	PRIMASK, r3
}
 8005246:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800524c:	2b01      	cmp	r3, #1
 800524e:	d118      	bne.n	8005282 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005250:	f3ef 8310 	mrs	r3, PRIMASK
 8005254:	60bb      	str	r3, [r7, #8]
  return(result);
 8005256:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800525a:	2301      	movs	r3, #1
 800525c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f383 8810 	msr	PRIMASK, r3
}
 8005264:	46c0      	nop			@ (mov r8, r8)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2110      	movs	r1, #16
 8005272:	438a      	bics	r2, r1
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005278:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	f383 8810 	msr	PRIMASK, r3
}
 8005280:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	228c      	movs	r2, #140	@ 0x8c
 8005286:	2120      	movs	r1, #32
 8005288:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005296:	46c0      	nop			@ (mov r8, r8)
 8005298:	46bd      	mov	sp, r7
 800529a:	b00e      	add	sp, #56	@ 0x38
 800529c:	bd80      	pop	{r7, pc}
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	fffffedf 	.word	0xfffffedf
 80052a4:	effffffe 	.word	0xeffffffe

080052a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2284      	movs	r2, #132	@ 0x84
 80052b4:	5c9b      	ldrb	r3, [r3, r2]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_UARTEx_DisableFifoMode+0x16>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e027      	b.n	800530e <HAL_UARTEx_DisableFifoMode+0x66>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2284      	movs	r2, #132	@ 0x84
 80052c2:	2101      	movs	r1, #1
 80052c4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2288      	movs	r2, #136	@ 0x88
 80052ca:	2124      	movs	r1, #36	@ 0x24
 80052cc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2101      	movs	r1, #1
 80052e2:	438a      	bics	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	4a0b      	ldr	r2, [pc, #44]	@ (8005318 <HAL_UARTEx_DisableFifoMode+0x70>)
 80052ea:	4013      	ands	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2288      	movs	r2, #136	@ 0x88
 8005300:	2120      	movs	r1, #32
 8005302:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2284      	movs	r2, #132	@ 0x84
 8005308:	2100      	movs	r1, #0
 800530a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	0018      	movs	r0, r3
 8005310:	46bd      	mov	sp, r7
 8005312:	b004      	add	sp, #16
 8005314:	bd80      	pop	{r7, pc}
 8005316:	46c0      	nop			@ (mov r8, r8)
 8005318:	dfffffff 	.word	0xdfffffff

0800531c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2284      	movs	r2, #132	@ 0x84
 800532a:	5c9b      	ldrb	r3, [r3, r2]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005330:	2302      	movs	r3, #2
 8005332:	e02e      	b.n	8005392 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2284      	movs	r2, #132	@ 0x84
 8005338:	2101      	movs	r1, #1
 800533a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2288      	movs	r2, #136	@ 0x88
 8005340:	2124      	movs	r1, #36	@ 0x24
 8005342:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2101      	movs	r1, #1
 8005358:	438a      	bics	r2, r1
 800535a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	08d9      	lsrs	r1, r3, #3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	0018      	movs	r0, r3
 8005374:	f000 f854 	bl	8005420 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2288      	movs	r2, #136	@ 0x88
 8005384:	2120      	movs	r1, #32
 8005386:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2284      	movs	r2, #132	@ 0x84
 800538c:	2100      	movs	r1, #0
 800538e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	0018      	movs	r0, r3
 8005394:	46bd      	mov	sp, r7
 8005396:	b004      	add	sp, #16
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2284      	movs	r2, #132	@ 0x84
 80053aa:	5c9b      	ldrb	r3, [r3, r2]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d101      	bne.n	80053b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80053b0:	2302      	movs	r3, #2
 80053b2:	e02f      	b.n	8005414 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2284      	movs	r2, #132	@ 0x84
 80053b8:	2101      	movs	r1, #1
 80053ba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2288      	movs	r2, #136	@ 0x88
 80053c0:	2124      	movs	r1, #36	@ 0x24
 80053c2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2101      	movs	r1, #1
 80053d8:	438a      	bics	r2, r1
 80053da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	4a0e      	ldr	r2, [pc, #56]	@ (800541c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80053e4:	4013      	ands	r3, r2
 80053e6:	0019      	movs	r1, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	0018      	movs	r0, r3
 80053f6:	f000 f813 	bl	8005420 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2288      	movs	r2, #136	@ 0x88
 8005406:	2120      	movs	r1, #32
 8005408:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2284      	movs	r2, #132	@ 0x84
 800540e:	2100      	movs	r1, #0
 8005410:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	0018      	movs	r0, r3
 8005416:	46bd      	mov	sp, r7
 8005418:	b004      	add	sp, #16
 800541a:	bd80      	pop	{r7, pc}
 800541c:	f1ffffff 	.word	0xf1ffffff

08005420 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800542c:	2b00      	cmp	r3, #0
 800542e:	d108      	bne.n	8005442 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	226a      	movs	r2, #106	@ 0x6a
 8005434:	2101      	movs	r1, #1
 8005436:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2268      	movs	r2, #104	@ 0x68
 800543c:	2101      	movs	r1, #1
 800543e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005440:	e043      	b.n	80054ca <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005442:	260f      	movs	r6, #15
 8005444:	19bb      	adds	r3, r7, r6
 8005446:	2208      	movs	r2, #8
 8005448:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800544a:	200e      	movs	r0, #14
 800544c:	183b      	adds	r3, r7, r0
 800544e:	2208      	movs	r2, #8
 8005450:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	0e5b      	lsrs	r3, r3, #25
 800545a:	b2da      	uxtb	r2, r3
 800545c:	240d      	movs	r4, #13
 800545e:	193b      	adds	r3, r7, r4
 8005460:	2107      	movs	r1, #7
 8005462:	400a      	ands	r2, r1
 8005464:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	0f5b      	lsrs	r3, r3, #29
 800546e:	b2da      	uxtb	r2, r3
 8005470:	250c      	movs	r5, #12
 8005472:	197b      	adds	r3, r7, r5
 8005474:	2107      	movs	r1, #7
 8005476:	400a      	ands	r2, r1
 8005478:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800547a:	183b      	adds	r3, r7, r0
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	197a      	adds	r2, r7, r5
 8005480:	7812      	ldrb	r2, [r2, #0]
 8005482:	4914      	ldr	r1, [pc, #80]	@ (80054d4 <UARTEx_SetNbDataToProcess+0xb4>)
 8005484:	5c8a      	ldrb	r2, [r1, r2]
 8005486:	435a      	muls	r2, r3
 8005488:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800548a:	197b      	adds	r3, r7, r5
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	4a12      	ldr	r2, [pc, #72]	@ (80054d8 <UARTEx_SetNbDataToProcess+0xb8>)
 8005490:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005492:	0019      	movs	r1, r3
 8005494:	f7fa fed4 	bl	8000240 <__divsi3>
 8005498:	0003      	movs	r3, r0
 800549a:	b299      	uxth	r1, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	226a      	movs	r2, #106	@ 0x6a
 80054a0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054a2:	19bb      	adds	r3, r7, r6
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	193a      	adds	r2, r7, r4
 80054a8:	7812      	ldrb	r2, [r2, #0]
 80054aa:	490a      	ldr	r1, [pc, #40]	@ (80054d4 <UARTEx_SetNbDataToProcess+0xb4>)
 80054ac:	5c8a      	ldrb	r2, [r1, r2]
 80054ae:	435a      	muls	r2, r3
 80054b0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80054b2:	193b      	adds	r3, r7, r4
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	4a08      	ldr	r2, [pc, #32]	@ (80054d8 <UARTEx_SetNbDataToProcess+0xb8>)
 80054b8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054ba:	0019      	movs	r1, r3
 80054bc:	f7fa fec0 	bl	8000240 <__divsi3>
 80054c0:	0003      	movs	r3, r0
 80054c2:	b299      	uxth	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2268      	movs	r2, #104	@ 0x68
 80054c8:	5299      	strh	r1, [r3, r2]
}
 80054ca:	46c0      	nop			@ (mov r8, r8)
 80054cc:	46bd      	mov	sp, r7
 80054ce:	b005      	add	sp, #20
 80054d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054d2:	46c0      	nop			@ (mov r8, r8)
 80054d4:	08006288 	.word	0x08006288
 80054d8:	08006290 	.word	0x08006290

080054dc <siprintf>:
 80054dc:	b40e      	push	{r1, r2, r3}
 80054de:	b510      	push	{r4, lr}
 80054e0:	2400      	movs	r4, #0
 80054e2:	490c      	ldr	r1, [pc, #48]	@ (8005514 <siprintf+0x38>)
 80054e4:	b09d      	sub	sp, #116	@ 0x74
 80054e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80054e8:	9002      	str	r0, [sp, #8]
 80054ea:	9006      	str	r0, [sp, #24]
 80054ec:	9107      	str	r1, [sp, #28]
 80054ee:	9104      	str	r1, [sp, #16]
 80054f0:	4809      	ldr	r0, [pc, #36]	@ (8005518 <siprintf+0x3c>)
 80054f2:	490a      	ldr	r1, [pc, #40]	@ (800551c <siprintf+0x40>)
 80054f4:	cb04      	ldmia	r3!, {r2}
 80054f6:	9105      	str	r1, [sp, #20]
 80054f8:	6800      	ldr	r0, [r0, #0]
 80054fa:	a902      	add	r1, sp, #8
 80054fc:	9301      	str	r3, [sp, #4]
 80054fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005500:	f000 f99e 	bl	8005840 <_svfiprintf_r>
 8005504:	9b02      	ldr	r3, [sp, #8]
 8005506:	701c      	strb	r4, [r3, #0]
 8005508:	b01d      	add	sp, #116	@ 0x74
 800550a:	bc10      	pop	{r4}
 800550c:	bc08      	pop	{r3}
 800550e:	b003      	add	sp, #12
 8005510:	4718      	bx	r3
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	7fffffff 	.word	0x7fffffff
 8005518:	20000018 	.word	0x20000018
 800551c:	ffff0208 	.word	0xffff0208

08005520 <memset>:
 8005520:	0003      	movs	r3, r0
 8005522:	1882      	adds	r2, r0, r2
 8005524:	4293      	cmp	r3, r2
 8005526:	d100      	bne.n	800552a <memset+0xa>
 8005528:	4770      	bx	lr
 800552a:	7019      	strb	r1, [r3, #0]
 800552c:	3301      	adds	r3, #1
 800552e:	e7f9      	b.n	8005524 <memset+0x4>

08005530 <__errno>:
 8005530:	4b01      	ldr	r3, [pc, #4]	@ (8005538 <__errno+0x8>)
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	4770      	bx	lr
 8005536:	46c0      	nop			@ (mov r8, r8)
 8005538:	20000018 	.word	0x20000018

0800553c <__libc_init_array>:
 800553c:	b570      	push	{r4, r5, r6, lr}
 800553e:	2600      	movs	r6, #0
 8005540:	4c0c      	ldr	r4, [pc, #48]	@ (8005574 <__libc_init_array+0x38>)
 8005542:	4d0d      	ldr	r5, [pc, #52]	@ (8005578 <__libc_init_array+0x3c>)
 8005544:	1b64      	subs	r4, r4, r5
 8005546:	10a4      	asrs	r4, r4, #2
 8005548:	42a6      	cmp	r6, r4
 800554a:	d109      	bne.n	8005560 <__libc_init_array+0x24>
 800554c:	2600      	movs	r6, #0
 800554e:	f000 fc61 	bl	8005e14 <_init>
 8005552:	4c0a      	ldr	r4, [pc, #40]	@ (800557c <__libc_init_array+0x40>)
 8005554:	4d0a      	ldr	r5, [pc, #40]	@ (8005580 <__libc_init_array+0x44>)
 8005556:	1b64      	subs	r4, r4, r5
 8005558:	10a4      	asrs	r4, r4, #2
 800555a:	42a6      	cmp	r6, r4
 800555c:	d105      	bne.n	800556a <__libc_init_array+0x2e>
 800555e:	bd70      	pop	{r4, r5, r6, pc}
 8005560:	00b3      	lsls	r3, r6, #2
 8005562:	58eb      	ldr	r3, [r5, r3]
 8005564:	4798      	blx	r3
 8005566:	3601      	adds	r6, #1
 8005568:	e7ee      	b.n	8005548 <__libc_init_array+0xc>
 800556a:	00b3      	lsls	r3, r6, #2
 800556c:	58eb      	ldr	r3, [r5, r3]
 800556e:	4798      	blx	r3
 8005570:	3601      	adds	r6, #1
 8005572:	e7f2      	b.n	800555a <__libc_init_array+0x1e>
 8005574:	080062cc 	.word	0x080062cc
 8005578:	080062cc 	.word	0x080062cc
 800557c:	080062d0 	.word	0x080062d0
 8005580:	080062cc 	.word	0x080062cc

08005584 <__retarget_lock_acquire_recursive>:
 8005584:	4770      	bx	lr

08005586 <__retarget_lock_release_recursive>:
 8005586:	4770      	bx	lr

08005588 <_free_r>:
 8005588:	b570      	push	{r4, r5, r6, lr}
 800558a:	0005      	movs	r5, r0
 800558c:	1e0c      	subs	r4, r1, #0
 800558e:	d010      	beq.n	80055b2 <_free_r+0x2a>
 8005590:	3c04      	subs	r4, #4
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	da00      	bge.n	800559a <_free_r+0x12>
 8005598:	18e4      	adds	r4, r4, r3
 800559a:	0028      	movs	r0, r5
 800559c:	f000 f8e0 	bl	8005760 <__malloc_lock>
 80055a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005618 <_free_r+0x90>)
 80055a2:	6813      	ldr	r3, [r2, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d105      	bne.n	80055b4 <_free_r+0x2c>
 80055a8:	6063      	str	r3, [r4, #4]
 80055aa:	6014      	str	r4, [r2, #0]
 80055ac:	0028      	movs	r0, r5
 80055ae:	f000 f8df 	bl	8005770 <__malloc_unlock>
 80055b2:	bd70      	pop	{r4, r5, r6, pc}
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d908      	bls.n	80055ca <_free_r+0x42>
 80055b8:	6820      	ldr	r0, [r4, #0]
 80055ba:	1821      	adds	r1, r4, r0
 80055bc:	428b      	cmp	r3, r1
 80055be:	d1f3      	bne.n	80055a8 <_free_r+0x20>
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	1809      	adds	r1, r1, r0
 80055c6:	6021      	str	r1, [r4, #0]
 80055c8:	e7ee      	b.n	80055a8 <_free_r+0x20>
 80055ca:	001a      	movs	r2, r3
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <_free_r+0x4e>
 80055d2:	42a3      	cmp	r3, r4
 80055d4:	d9f9      	bls.n	80055ca <_free_r+0x42>
 80055d6:	6811      	ldr	r1, [r2, #0]
 80055d8:	1850      	adds	r0, r2, r1
 80055da:	42a0      	cmp	r0, r4
 80055dc:	d10b      	bne.n	80055f6 <_free_r+0x6e>
 80055de:	6820      	ldr	r0, [r4, #0]
 80055e0:	1809      	adds	r1, r1, r0
 80055e2:	1850      	adds	r0, r2, r1
 80055e4:	6011      	str	r1, [r2, #0]
 80055e6:	4283      	cmp	r3, r0
 80055e8:	d1e0      	bne.n	80055ac <_free_r+0x24>
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	1841      	adds	r1, r0, r1
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	6053      	str	r3, [r2, #4]
 80055f4:	e7da      	b.n	80055ac <_free_r+0x24>
 80055f6:	42a0      	cmp	r0, r4
 80055f8:	d902      	bls.n	8005600 <_free_r+0x78>
 80055fa:	230c      	movs	r3, #12
 80055fc:	602b      	str	r3, [r5, #0]
 80055fe:	e7d5      	b.n	80055ac <_free_r+0x24>
 8005600:	6820      	ldr	r0, [r4, #0]
 8005602:	1821      	adds	r1, r4, r0
 8005604:	428b      	cmp	r3, r1
 8005606:	d103      	bne.n	8005610 <_free_r+0x88>
 8005608:	6819      	ldr	r1, [r3, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	1809      	adds	r1, r1, r0
 800560e:	6021      	str	r1, [r4, #0]
 8005610:	6063      	str	r3, [r4, #4]
 8005612:	6054      	str	r4, [r2, #4]
 8005614:	e7ca      	b.n	80055ac <_free_r+0x24>
 8005616:	46c0      	nop			@ (mov r8, r8)
 8005618:	200003f4 	.word	0x200003f4

0800561c <sbrk_aligned>:
 800561c:	b570      	push	{r4, r5, r6, lr}
 800561e:	4e0f      	ldr	r6, [pc, #60]	@ (800565c <sbrk_aligned+0x40>)
 8005620:	000d      	movs	r5, r1
 8005622:	6831      	ldr	r1, [r6, #0]
 8005624:	0004      	movs	r4, r0
 8005626:	2900      	cmp	r1, #0
 8005628:	d102      	bne.n	8005630 <sbrk_aligned+0x14>
 800562a:	f000 fb95 	bl	8005d58 <_sbrk_r>
 800562e:	6030      	str	r0, [r6, #0]
 8005630:	0029      	movs	r1, r5
 8005632:	0020      	movs	r0, r4
 8005634:	f000 fb90 	bl	8005d58 <_sbrk_r>
 8005638:	1c43      	adds	r3, r0, #1
 800563a:	d103      	bne.n	8005644 <sbrk_aligned+0x28>
 800563c:	2501      	movs	r5, #1
 800563e:	426d      	negs	r5, r5
 8005640:	0028      	movs	r0, r5
 8005642:	bd70      	pop	{r4, r5, r6, pc}
 8005644:	2303      	movs	r3, #3
 8005646:	1cc5      	adds	r5, r0, #3
 8005648:	439d      	bics	r5, r3
 800564a:	42a8      	cmp	r0, r5
 800564c:	d0f8      	beq.n	8005640 <sbrk_aligned+0x24>
 800564e:	1a29      	subs	r1, r5, r0
 8005650:	0020      	movs	r0, r4
 8005652:	f000 fb81 	bl	8005d58 <_sbrk_r>
 8005656:	3001      	adds	r0, #1
 8005658:	d1f2      	bne.n	8005640 <sbrk_aligned+0x24>
 800565a:	e7ef      	b.n	800563c <sbrk_aligned+0x20>
 800565c:	200003f0 	.word	0x200003f0

08005660 <_malloc_r>:
 8005660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005662:	2203      	movs	r2, #3
 8005664:	1ccb      	adds	r3, r1, #3
 8005666:	4393      	bics	r3, r2
 8005668:	3308      	adds	r3, #8
 800566a:	0005      	movs	r5, r0
 800566c:	001f      	movs	r7, r3
 800566e:	2b0c      	cmp	r3, #12
 8005670:	d234      	bcs.n	80056dc <_malloc_r+0x7c>
 8005672:	270c      	movs	r7, #12
 8005674:	42b9      	cmp	r1, r7
 8005676:	d833      	bhi.n	80056e0 <_malloc_r+0x80>
 8005678:	0028      	movs	r0, r5
 800567a:	f000 f871 	bl	8005760 <__malloc_lock>
 800567e:	4e37      	ldr	r6, [pc, #220]	@ (800575c <_malloc_r+0xfc>)
 8005680:	6833      	ldr	r3, [r6, #0]
 8005682:	001c      	movs	r4, r3
 8005684:	2c00      	cmp	r4, #0
 8005686:	d12f      	bne.n	80056e8 <_malloc_r+0x88>
 8005688:	0039      	movs	r1, r7
 800568a:	0028      	movs	r0, r5
 800568c:	f7ff ffc6 	bl	800561c <sbrk_aligned>
 8005690:	0004      	movs	r4, r0
 8005692:	1c43      	adds	r3, r0, #1
 8005694:	d15f      	bne.n	8005756 <_malloc_r+0xf6>
 8005696:	6834      	ldr	r4, [r6, #0]
 8005698:	9400      	str	r4, [sp, #0]
 800569a:	9b00      	ldr	r3, [sp, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d14a      	bne.n	8005736 <_malloc_r+0xd6>
 80056a0:	2c00      	cmp	r4, #0
 80056a2:	d052      	beq.n	800574a <_malloc_r+0xea>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	0028      	movs	r0, r5
 80056a8:	18e3      	adds	r3, r4, r3
 80056aa:	9900      	ldr	r1, [sp, #0]
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	f000 fb53 	bl	8005d58 <_sbrk_r>
 80056b2:	9b01      	ldr	r3, [sp, #4]
 80056b4:	4283      	cmp	r3, r0
 80056b6:	d148      	bne.n	800574a <_malloc_r+0xea>
 80056b8:	6823      	ldr	r3, [r4, #0]
 80056ba:	0028      	movs	r0, r5
 80056bc:	1aff      	subs	r7, r7, r3
 80056be:	0039      	movs	r1, r7
 80056c0:	f7ff ffac 	bl	800561c <sbrk_aligned>
 80056c4:	3001      	adds	r0, #1
 80056c6:	d040      	beq.n	800574a <_malloc_r+0xea>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	19db      	adds	r3, r3, r7
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	6833      	ldr	r3, [r6, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	2a00      	cmp	r2, #0
 80056d4:	d133      	bne.n	800573e <_malloc_r+0xde>
 80056d6:	9b00      	ldr	r3, [sp, #0]
 80056d8:	6033      	str	r3, [r6, #0]
 80056da:	e019      	b.n	8005710 <_malloc_r+0xb0>
 80056dc:	2b00      	cmp	r3, #0
 80056de:	dac9      	bge.n	8005674 <_malloc_r+0x14>
 80056e0:	230c      	movs	r3, #12
 80056e2:	602b      	str	r3, [r5, #0]
 80056e4:	2000      	movs	r0, #0
 80056e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056e8:	6821      	ldr	r1, [r4, #0]
 80056ea:	1bc9      	subs	r1, r1, r7
 80056ec:	d420      	bmi.n	8005730 <_malloc_r+0xd0>
 80056ee:	290b      	cmp	r1, #11
 80056f0:	d90a      	bls.n	8005708 <_malloc_r+0xa8>
 80056f2:	19e2      	adds	r2, r4, r7
 80056f4:	6027      	str	r7, [r4, #0]
 80056f6:	42a3      	cmp	r3, r4
 80056f8:	d104      	bne.n	8005704 <_malloc_r+0xa4>
 80056fa:	6032      	str	r2, [r6, #0]
 80056fc:	6863      	ldr	r3, [r4, #4]
 80056fe:	6011      	str	r1, [r2, #0]
 8005700:	6053      	str	r3, [r2, #4]
 8005702:	e005      	b.n	8005710 <_malloc_r+0xb0>
 8005704:	605a      	str	r2, [r3, #4]
 8005706:	e7f9      	b.n	80056fc <_malloc_r+0x9c>
 8005708:	6862      	ldr	r2, [r4, #4]
 800570a:	42a3      	cmp	r3, r4
 800570c:	d10e      	bne.n	800572c <_malloc_r+0xcc>
 800570e:	6032      	str	r2, [r6, #0]
 8005710:	0028      	movs	r0, r5
 8005712:	f000 f82d 	bl	8005770 <__malloc_unlock>
 8005716:	0020      	movs	r0, r4
 8005718:	2207      	movs	r2, #7
 800571a:	300b      	adds	r0, #11
 800571c:	1d23      	adds	r3, r4, #4
 800571e:	4390      	bics	r0, r2
 8005720:	1ac2      	subs	r2, r0, r3
 8005722:	4298      	cmp	r0, r3
 8005724:	d0df      	beq.n	80056e6 <_malloc_r+0x86>
 8005726:	1a1b      	subs	r3, r3, r0
 8005728:	50a3      	str	r3, [r4, r2]
 800572a:	e7dc      	b.n	80056e6 <_malloc_r+0x86>
 800572c:	605a      	str	r2, [r3, #4]
 800572e:	e7ef      	b.n	8005710 <_malloc_r+0xb0>
 8005730:	0023      	movs	r3, r4
 8005732:	6864      	ldr	r4, [r4, #4]
 8005734:	e7a6      	b.n	8005684 <_malloc_r+0x24>
 8005736:	9c00      	ldr	r4, [sp, #0]
 8005738:	6863      	ldr	r3, [r4, #4]
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	e7ad      	b.n	800569a <_malloc_r+0x3a>
 800573e:	001a      	movs	r2, r3
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	42a3      	cmp	r3, r4
 8005744:	d1fb      	bne.n	800573e <_malloc_r+0xde>
 8005746:	2300      	movs	r3, #0
 8005748:	e7da      	b.n	8005700 <_malloc_r+0xa0>
 800574a:	230c      	movs	r3, #12
 800574c:	0028      	movs	r0, r5
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	f000 f80e 	bl	8005770 <__malloc_unlock>
 8005754:	e7c6      	b.n	80056e4 <_malloc_r+0x84>
 8005756:	6007      	str	r7, [r0, #0]
 8005758:	e7da      	b.n	8005710 <_malloc_r+0xb0>
 800575a:	46c0      	nop			@ (mov r8, r8)
 800575c:	200003f4 	.word	0x200003f4

08005760 <__malloc_lock>:
 8005760:	b510      	push	{r4, lr}
 8005762:	4802      	ldr	r0, [pc, #8]	@ (800576c <__malloc_lock+0xc>)
 8005764:	f7ff ff0e 	bl	8005584 <__retarget_lock_acquire_recursive>
 8005768:	bd10      	pop	{r4, pc}
 800576a:	46c0      	nop			@ (mov r8, r8)
 800576c:	200003ec 	.word	0x200003ec

08005770 <__malloc_unlock>:
 8005770:	b510      	push	{r4, lr}
 8005772:	4802      	ldr	r0, [pc, #8]	@ (800577c <__malloc_unlock+0xc>)
 8005774:	f7ff ff07 	bl	8005586 <__retarget_lock_release_recursive>
 8005778:	bd10      	pop	{r4, pc}
 800577a:	46c0      	nop			@ (mov r8, r8)
 800577c:	200003ec 	.word	0x200003ec

08005780 <__ssputs_r>:
 8005780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005782:	688e      	ldr	r6, [r1, #8]
 8005784:	b085      	sub	sp, #20
 8005786:	001f      	movs	r7, r3
 8005788:	000c      	movs	r4, r1
 800578a:	680b      	ldr	r3, [r1, #0]
 800578c:	9002      	str	r0, [sp, #8]
 800578e:	9203      	str	r2, [sp, #12]
 8005790:	42be      	cmp	r6, r7
 8005792:	d830      	bhi.n	80057f6 <__ssputs_r+0x76>
 8005794:	210c      	movs	r1, #12
 8005796:	5e62      	ldrsh	r2, [r4, r1]
 8005798:	2190      	movs	r1, #144	@ 0x90
 800579a:	00c9      	lsls	r1, r1, #3
 800579c:	420a      	tst	r2, r1
 800579e:	d028      	beq.n	80057f2 <__ssputs_r+0x72>
 80057a0:	2003      	movs	r0, #3
 80057a2:	6921      	ldr	r1, [r4, #16]
 80057a4:	1a5b      	subs	r3, r3, r1
 80057a6:	9301      	str	r3, [sp, #4]
 80057a8:	6963      	ldr	r3, [r4, #20]
 80057aa:	4343      	muls	r3, r0
 80057ac:	9801      	ldr	r0, [sp, #4]
 80057ae:	0fdd      	lsrs	r5, r3, #31
 80057b0:	18ed      	adds	r5, r5, r3
 80057b2:	1c7b      	adds	r3, r7, #1
 80057b4:	181b      	adds	r3, r3, r0
 80057b6:	106d      	asrs	r5, r5, #1
 80057b8:	42ab      	cmp	r3, r5
 80057ba:	d900      	bls.n	80057be <__ssputs_r+0x3e>
 80057bc:	001d      	movs	r5, r3
 80057be:	0552      	lsls	r2, r2, #21
 80057c0:	d528      	bpl.n	8005814 <__ssputs_r+0x94>
 80057c2:	0029      	movs	r1, r5
 80057c4:	9802      	ldr	r0, [sp, #8]
 80057c6:	f7ff ff4b 	bl	8005660 <_malloc_r>
 80057ca:	1e06      	subs	r6, r0, #0
 80057cc:	d02c      	beq.n	8005828 <__ssputs_r+0xa8>
 80057ce:	9a01      	ldr	r2, [sp, #4]
 80057d0:	6921      	ldr	r1, [r4, #16]
 80057d2:	f000 fade 	bl	8005d92 <memcpy>
 80057d6:	89a2      	ldrh	r2, [r4, #12]
 80057d8:	4b18      	ldr	r3, [pc, #96]	@ (800583c <__ssputs_r+0xbc>)
 80057da:	401a      	ands	r2, r3
 80057dc:	2380      	movs	r3, #128	@ 0x80
 80057de:	4313      	orrs	r3, r2
 80057e0:	81a3      	strh	r3, [r4, #12]
 80057e2:	9b01      	ldr	r3, [sp, #4]
 80057e4:	6126      	str	r6, [r4, #16]
 80057e6:	18f6      	adds	r6, r6, r3
 80057e8:	6026      	str	r6, [r4, #0]
 80057ea:	003e      	movs	r6, r7
 80057ec:	6165      	str	r5, [r4, #20]
 80057ee:	1aed      	subs	r5, r5, r3
 80057f0:	60a5      	str	r5, [r4, #8]
 80057f2:	42be      	cmp	r6, r7
 80057f4:	d900      	bls.n	80057f8 <__ssputs_r+0x78>
 80057f6:	003e      	movs	r6, r7
 80057f8:	0032      	movs	r2, r6
 80057fa:	9903      	ldr	r1, [sp, #12]
 80057fc:	6820      	ldr	r0, [r4, #0]
 80057fe:	f000 fa99 	bl	8005d34 <memmove>
 8005802:	2000      	movs	r0, #0
 8005804:	68a3      	ldr	r3, [r4, #8]
 8005806:	1b9b      	subs	r3, r3, r6
 8005808:	60a3      	str	r3, [r4, #8]
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	199b      	adds	r3, r3, r6
 800580e:	6023      	str	r3, [r4, #0]
 8005810:	b005      	add	sp, #20
 8005812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005814:	002a      	movs	r2, r5
 8005816:	9802      	ldr	r0, [sp, #8]
 8005818:	f000 fac4 	bl	8005da4 <_realloc_r>
 800581c:	1e06      	subs	r6, r0, #0
 800581e:	d1e0      	bne.n	80057e2 <__ssputs_r+0x62>
 8005820:	6921      	ldr	r1, [r4, #16]
 8005822:	9802      	ldr	r0, [sp, #8]
 8005824:	f7ff feb0 	bl	8005588 <_free_r>
 8005828:	230c      	movs	r3, #12
 800582a:	2001      	movs	r0, #1
 800582c:	9a02      	ldr	r2, [sp, #8]
 800582e:	4240      	negs	r0, r0
 8005830:	6013      	str	r3, [r2, #0]
 8005832:	89a2      	ldrh	r2, [r4, #12]
 8005834:	3334      	adds	r3, #52	@ 0x34
 8005836:	4313      	orrs	r3, r2
 8005838:	81a3      	strh	r3, [r4, #12]
 800583a:	e7e9      	b.n	8005810 <__ssputs_r+0x90>
 800583c:	fffffb7f 	.word	0xfffffb7f

08005840 <_svfiprintf_r>:
 8005840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005842:	b0a1      	sub	sp, #132	@ 0x84
 8005844:	9003      	str	r0, [sp, #12]
 8005846:	001d      	movs	r5, r3
 8005848:	898b      	ldrh	r3, [r1, #12]
 800584a:	000f      	movs	r7, r1
 800584c:	0016      	movs	r6, r2
 800584e:	061b      	lsls	r3, r3, #24
 8005850:	d511      	bpl.n	8005876 <_svfiprintf_r+0x36>
 8005852:	690b      	ldr	r3, [r1, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10e      	bne.n	8005876 <_svfiprintf_r+0x36>
 8005858:	2140      	movs	r1, #64	@ 0x40
 800585a:	f7ff ff01 	bl	8005660 <_malloc_r>
 800585e:	6038      	str	r0, [r7, #0]
 8005860:	6138      	str	r0, [r7, #16]
 8005862:	2800      	cmp	r0, #0
 8005864:	d105      	bne.n	8005872 <_svfiprintf_r+0x32>
 8005866:	230c      	movs	r3, #12
 8005868:	9a03      	ldr	r2, [sp, #12]
 800586a:	6013      	str	r3, [r2, #0]
 800586c:	2001      	movs	r0, #1
 800586e:	4240      	negs	r0, r0
 8005870:	e0cf      	b.n	8005a12 <_svfiprintf_r+0x1d2>
 8005872:	2340      	movs	r3, #64	@ 0x40
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	2300      	movs	r3, #0
 8005878:	ac08      	add	r4, sp, #32
 800587a:	6163      	str	r3, [r4, #20]
 800587c:	3320      	adds	r3, #32
 800587e:	7663      	strb	r3, [r4, #25]
 8005880:	3310      	adds	r3, #16
 8005882:	76a3      	strb	r3, [r4, #26]
 8005884:	9507      	str	r5, [sp, #28]
 8005886:	0035      	movs	r5, r6
 8005888:	782b      	ldrb	r3, [r5, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <_svfiprintf_r+0x52>
 800588e:	2b25      	cmp	r3, #37	@ 0x25
 8005890:	d148      	bne.n	8005924 <_svfiprintf_r+0xe4>
 8005892:	1bab      	subs	r3, r5, r6
 8005894:	9305      	str	r3, [sp, #20]
 8005896:	42b5      	cmp	r5, r6
 8005898:	d00b      	beq.n	80058b2 <_svfiprintf_r+0x72>
 800589a:	0032      	movs	r2, r6
 800589c:	0039      	movs	r1, r7
 800589e:	9803      	ldr	r0, [sp, #12]
 80058a0:	f7ff ff6e 	bl	8005780 <__ssputs_r>
 80058a4:	3001      	adds	r0, #1
 80058a6:	d100      	bne.n	80058aa <_svfiprintf_r+0x6a>
 80058a8:	e0ae      	b.n	8005a08 <_svfiprintf_r+0x1c8>
 80058aa:	6963      	ldr	r3, [r4, #20]
 80058ac:	9a05      	ldr	r2, [sp, #20]
 80058ae:	189b      	adds	r3, r3, r2
 80058b0:	6163      	str	r3, [r4, #20]
 80058b2:	782b      	ldrb	r3, [r5, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d100      	bne.n	80058ba <_svfiprintf_r+0x7a>
 80058b8:	e0a6      	b.n	8005a08 <_svfiprintf_r+0x1c8>
 80058ba:	2201      	movs	r2, #1
 80058bc:	2300      	movs	r3, #0
 80058be:	4252      	negs	r2, r2
 80058c0:	6062      	str	r2, [r4, #4]
 80058c2:	a904      	add	r1, sp, #16
 80058c4:	3254      	adds	r2, #84	@ 0x54
 80058c6:	1852      	adds	r2, r2, r1
 80058c8:	1c6e      	adds	r6, r5, #1
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	60e3      	str	r3, [r4, #12]
 80058ce:	60a3      	str	r3, [r4, #8]
 80058d0:	7013      	strb	r3, [r2, #0]
 80058d2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80058d4:	4b54      	ldr	r3, [pc, #336]	@ (8005a28 <_svfiprintf_r+0x1e8>)
 80058d6:	2205      	movs	r2, #5
 80058d8:	0018      	movs	r0, r3
 80058da:	7831      	ldrb	r1, [r6, #0]
 80058dc:	9305      	str	r3, [sp, #20]
 80058de:	f000 fa4d 	bl	8005d7c <memchr>
 80058e2:	1c75      	adds	r5, r6, #1
 80058e4:	2800      	cmp	r0, #0
 80058e6:	d11f      	bne.n	8005928 <_svfiprintf_r+0xe8>
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	06d3      	lsls	r3, r2, #27
 80058ec:	d504      	bpl.n	80058f8 <_svfiprintf_r+0xb8>
 80058ee:	2353      	movs	r3, #83	@ 0x53
 80058f0:	a904      	add	r1, sp, #16
 80058f2:	185b      	adds	r3, r3, r1
 80058f4:	2120      	movs	r1, #32
 80058f6:	7019      	strb	r1, [r3, #0]
 80058f8:	0713      	lsls	r3, r2, #28
 80058fa:	d504      	bpl.n	8005906 <_svfiprintf_r+0xc6>
 80058fc:	2353      	movs	r3, #83	@ 0x53
 80058fe:	a904      	add	r1, sp, #16
 8005900:	185b      	adds	r3, r3, r1
 8005902:	212b      	movs	r1, #43	@ 0x2b
 8005904:	7019      	strb	r1, [r3, #0]
 8005906:	7833      	ldrb	r3, [r6, #0]
 8005908:	2b2a      	cmp	r3, #42	@ 0x2a
 800590a:	d016      	beq.n	800593a <_svfiprintf_r+0xfa>
 800590c:	0035      	movs	r5, r6
 800590e:	2100      	movs	r1, #0
 8005910:	200a      	movs	r0, #10
 8005912:	68e3      	ldr	r3, [r4, #12]
 8005914:	782a      	ldrb	r2, [r5, #0]
 8005916:	1c6e      	adds	r6, r5, #1
 8005918:	3a30      	subs	r2, #48	@ 0x30
 800591a:	2a09      	cmp	r2, #9
 800591c:	d950      	bls.n	80059c0 <_svfiprintf_r+0x180>
 800591e:	2900      	cmp	r1, #0
 8005920:	d111      	bne.n	8005946 <_svfiprintf_r+0x106>
 8005922:	e017      	b.n	8005954 <_svfiprintf_r+0x114>
 8005924:	3501      	adds	r5, #1
 8005926:	e7af      	b.n	8005888 <_svfiprintf_r+0x48>
 8005928:	9b05      	ldr	r3, [sp, #20]
 800592a:	6822      	ldr	r2, [r4, #0]
 800592c:	1ac0      	subs	r0, r0, r3
 800592e:	2301      	movs	r3, #1
 8005930:	4083      	lsls	r3, r0
 8005932:	4313      	orrs	r3, r2
 8005934:	002e      	movs	r6, r5
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	e7cc      	b.n	80058d4 <_svfiprintf_r+0x94>
 800593a:	9b07      	ldr	r3, [sp, #28]
 800593c:	1d19      	adds	r1, r3, #4
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	9107      	str	r1, [sp, #28]
 8005942:	2b00      	cmp	r3, #0
 8005944:	db01      	blt.n	800594a <_svfiprintf_r+0x10a>
 8005946:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005948:	e004      	b.n	8005954 <_svfiprintf_r+0x114>
 800594a:	425b      	negs	r3, r3
 800594c:	60e3      	str	r3, [r4, #12]
 800594e:	2302      	movs	r3, #2
 8005950:	4313      	orrs	r3, r2
 8005952:	6023      	str	r3, [r4, #0]
 8005954:	782b      	ldrb	r3, [r5, #0]
 8005956:	2b2e      	cmp	r3, #46	@ 0x2e
 8005958:	d10c      	bne.n	8005974 <_svfiprintf_r+0x134>
 800595a:	786b      	ldrb	r3, [r5, #1]
 800595c:	2b2a      	cmp	r3, #42	@ 0x2a
 800595e:	d134      	bne.n	80059ca <_svfiprintf_r+0x18a>
 8005960:	9b07      	ldr	r3, [sp, #28]
 8005962:	3502      	adds	r5, #2
 8005964:	1d1a      	adds	r2, r3, #4
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	9207      	str	r2, [sp, #28]
 800596a:	2b00      	cmp	r3, #0
 800596c:	da01      	bge.n	8005972 <_svfiprintf_r+0x132>
 800596e:	2301      	movs	r3, #1
 8005970:	425b      	negs	r3, r3
 8005972:	9309      	str	r3, [sp, #36]	@ 0x24
 8005974:	4e2d      	ldr	r6, [pc, #180]	@ (8005a2c <_svfiprintf_r+0x1ec>)
 8005976:	2203      	movs	r2, #3
 8005978:	0030      	movs	r0, r6
 800597a:	7829      	ldrb	r1, [r5, #0]
 800597c:	f000 f9fe 	bl	8005d7c <memchr>
 8005980:	2800      	cmp	r0, #0
 8005982:	d006      	beq.n	8005992 <_svfiprintf_r+0x152>
 8005984:	2340      	movs	r3, #64	@ 0x40
 8005986:	1b80      	subs	r0, r0, r6
 8005988:	4083      	lsls	r3, r0
 800598a:	6822      	ldr	r2, [r4, #0]
 800598c:	3501      	adds	r5, #1
 800598e:	4313      	orrs	r3, r2
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	7829      	ldrb	r1, [r5, #0]
 8005994:	2206      	movs	r2, #6
 8005996:	4826      	ldr	r0, [pc, #152]	@ (8005a30 <_svfiprintf_r+0x1f0>)
 8005998:	1c6e      	adds	r6, r5, #1
 800599a:	7621      	strb	r1, [r4, #24]
 800599c:	f000 f9ee 	bl	8005d7c <memchr>
 80059a0:	2800      	cmp	r0, #0
 80059a2:	d038      	beq.n	8005a16 <_svfiprintf_r+0x1d6>
 80059a4:	4b23      	ldr	r3, [pc, #140]	@ (8005a34 <_svfiprintf_r+0x1f4>)
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d122      	bne.n	80059f0 <_svfiprintf_r+0x1b0>
 80059aa:	2207      	movs	r2, #7
 80059ac:	9b07      	ldr	r3, [sp, #28]
 80059ae:	3307      	adds	r3, #7
 80059b0:	4393      	bics	r3, r2
 80059b2:	3308      	adds	r3, #8
 80059b4:	9307      	str	r3, [sp, #28]
 80059b6:	6963      	ldr	r3, [r4, #20]
 80059b8:	9a04      	ldr	r2, [sp, #16]
 80059ba:	189b      	adds	r3, r3, r2
 80059bc:	6163      	str	r3, [r4, #20]
 80059be:	e762      	b.n	8005886 <_svfiprintf_r+0x46>
 80059c0:	4343      	muls	r3, r0
 80059c2:	0035      	movs	r5, r6
 80059c4:	2101      	movs	r1, #1
 80059c6:	189b      	adds	r3, r3, r2
 80059c8:	e7a4      	b.n	8005914 <_svfiprintf_r+0xd4>
 80059ca:	2300      	movs	r3, #0
 80059cc:	200a      	movs	r0, #10
 80059ce:	0019      	movs	r1, r3
 80059d0:	3501      	adds	r5, #1
 80059d2:	6063      	str	r3, [r4, #4]
 80059d4:	782a      	ldrb	r2, [r5, #0]
 80059d6:	1c6e      	adds	r6, r5, #1
 80059d8:	3a30      	subs	r2, #48	@ 0x30
 80059da:	2a09      	cmp	r2, #9
 80059dc:	d903      	bls.n	80059e6 <_svfiprintf_r+0x1a6>
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0c8      	beq.n	8005974 <_svfiprintf_r+0x134>
 80059e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80059e4:	e7c6      	b.n	8005974 <_svfiprintf_r+0x134>
 80059e6:	4341      	muls	r1, r0
 80059e8:	0035      	movs	r5, r6
 80059ea:	2301      	movs	r3, #1
 80059ec:	1889      	adds	r1, r1, r2
 80059ee:	e7f1      	b.n	80059d4 <_svfiprintf_r+0x194>
 80059f0:	aa07      	add	r2, sp, #28
 80059f2:	9200      	str	r2, [sp, #0]
 80059f4:	0021      	movs	r1, r4
 80059f6:	003a      	movs	r2, r7
 80059f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a38 <_svfiprintf_r+0x1f8>)
 80059fa:	9803      	ldr	r0, [sp, #12]
 80059fc:	e000      	b.n	8005a00 <_svfiprintf_r+0x1c0>
 80059fe:	bf00      	nop
 8005a00:	9004      	str	r0, [sp, #16]
 8005a02:	9b04      	ldr	r3, [sp, #16]
 8005a04:	3301      	adds	r3, #1
 8005a06:	d1d6      	bne.n	80059b6 <_svfiprintf_r+0x176>
 8005a08:	89bb      	ldrh	r3, [r7, #12]
 8005a0a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005a0c:	065b      	lsls	r3, r3, #25
 8005a0e:	d500      	bpl.n	8005a12 <_svfiprintf_r+0x1d2>
 8005a10:	e72c      	b.n	800586c <_svfiprintf_r+0x2c>
 8005a12:	b021      	add	sp, #132	@ 0x84
 8005a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a16:	aa07      	add	r2, sp, #28
 8005a18:	9200      	str	r2, [sp, #0]
 8005a1a:	0021      	movs	r1, r4
 8005a1c:	003a      	movs	r2, r7
 8005a1e:	4b06      	ldr	r3, [pc, #24]	@ (8005a38 <_svfiprintf_r+0x1f8>)
 8005a20:	9803      	ldr	r0, [sp, #12]
 8005a22:	f000 f87b 	bl	8005b1c <_printf_i>
 8005a26:	e7eb      	b.n	8005a00 <_svfiprintf_r+0x1c0>
 8005a28:	08006298 	.word	0x08006298
 8005a2c:	0800629e 	.word	0x0800629e
 8005a30:	080062a2 	.word	0x080062a2
 8005a34:	00000000 	.word	0x00000000
 8005a38:	08005781 	.word	0x08005781

08005a3c <_printf_common>:
 8005a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a3e:	0016      	movs	r6, r2
 8005a40:	9301      	str	r3, [sp, #4]
 8005a42:	688a      	ldr	r2, [r1, #8]
 8005a44:	690b      	ldr	r3, [r1, #16]
 8005a46:	000c      	movs	r4, r1
 8005a48:	9000      	str	r0, [sp, #0]
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	da00      	bge.n	8005a50 <_printf_common+0x14>
 8005a4e:	0013      	movs	r3, r2
 8005a50:	0022      	movs	r2, r4
 8005a52:	6033      	str	r3, [r6, #0]
 8005a54:	3243      	adds	r2, #67	@ 0x43
 8005a56:	7812      	ldrb	r2, [r2, #0]
 8005a58:	2a00      	cmp	r2, #0
 8005a5a:	d001      	beq.n	8005a60 <_printf_common+0x24>
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	6033      	str	r3, [r6, #0]
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	069b      	lsls	r3, r3, #26
 8005a64:	d502      	bpl.n	8005a6c <_printf_common+0x30>
 8005a66:	6833      	ldr	r3, [r6, #0]
 8005a68:	3302      	adds	r3, #2
 8005a6a:	6033      	str	r3, [r6, #0]
 8005a6c:	6822      	ldr	r2, [r4, #0]
 8005a6e:	2306      	movs	r3, #6
 8005a70:	0015      	movs	r5, r2
 8005a72:	401d      	ands	r5, r3
 8005a74:	421a      	tst	r2, r3
 8005a76:	d027      	beq.n	8005ac8 <_printf_common+0x8c>
 8005a78:	0023      	movs	r3, r4
 8005a7a:	3343      	adds	r3, #67	@ 0x43
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	1e5a      	subs	r2, r3, #1
 8005a80:	4193      	sbcs	r3, r2
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	0692      	lsls	r2, r2, #26
 8005a86:	d430      	bmi.n	8005aea <_printf_common+0xae>
 8005a88:	0022      	movs	r2, r4
 8005a8a:	9901      	ldr	r1, [sp, #4]
 8005a8c:	9800      	ldr	r0, [sp, #0]
 8005a8e:	9d08      	ldr	r5, [sp, #32]
 8005a90:	3243      	adds	r2, #67	@ 0x43
 8005a92:	47a8      	blx	r5
 8005a94:	3001      	adds	r0, #1
 8005a96:	d025      	beq.n	8005ae4 <_printf_common+0xa8>
 8005a98:	2206      	movs	r2, #6
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	2500      	movs	r5, #0
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d105      	bne.n	8005ab0 <_printf_common+0x74>
 8005aa4:	6833      	ldr	r3, [r6, #0]
 8005aa6:	68e5      	ldr	r5, [r4, #12]
 8005aa8:	1aed      	subs	r5, r5, r3
 8005aaa:	43eb      	mvns	r3, r5
 8005aac:	17db      	asrs	r3, r3, #31
 8005aae:	401d      	ands	r5, r3
 8005ab0:	68a3      	ldr	r3, [r4, #8]
 8005ab2:	6922      	ldr	r2, [r4, #16]
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	dd01      	ble.n	8005abc <_printf_common+0x80>
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	18ed      	adds	r5, r5, r3
 8005abc:	2600      	movs	r6, #0
 8005abe:	42b5      	cmp	r5, r6
 8005ac0:	d120      	bne.n	8005b04 <_printf_common+0xc8>
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	e010      	b.n	8005ae8 <_printf_common+0xac>
 8005ac6:	3501      	adds	r5, #1
 8005ac8:	68e3      	ldr	r3, [r4, #12]
 8005aca:	6832      	ldr	r2, [r6, #0]
 8005acc:	1a9b      	subs	r3, r3, r2
 8005ace:	42ab      	cmp	r3, r5
 8005ad0:	ddd2      	ble.n	8005a78 <_printf_common+0x3c>
 8005ad2:	0022      	movs	r2, r4
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	9901      	ldr	r1, [sp, #4]
 8005ad8:	9800      	ldr	r0, [sp, #0]
 8005ada:	9f08      	ldr	r7, [sp, #32]
 8005adc:	3219      	adds	r2, #25
 8005ade:	47b8      	blx	r7
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d1f0      	bne.n	8005ac6 <_printf_common+0x8a>
 8005ae4:	2001      	movs	r0, #1
 8005ae6:	4240      	negs	r0, r0
 8005ae8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005aea:	2030      	movs	r0, #48	@ 0x30
 8005aec:	18e1      	adds	r1, r4, r3
 8005aee:	3143      	adds	r1, #67	@ 0x43
 8005af0:	7008      	strb	r0, [r1, #0]
 8005af2:	0021      	movs	r1, r4
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	3145      	adds	r1, #69	@ 0x45
 8005af8:	7809      	ldrb	r1, [r1, #0]
 8005afa:	18a2      	adds	r2, r4, r2
 8005afc:	3243      	adds	r2, #67	@ 0x43
 8005afe:	3302      	adds	r3, #2
 8005b00:	7011      	strb	r1, [r2, #0]
 8005b02:	e7c1      	b.n	8005a88 <_printf_common+0x4c>
 8005b04:	0022      	movs	r2, r4
 8005b06:	2301      	movs	r3, #1
 8005b08:	9901      	ldr	r1, [sp, #4]
 8005b0a:	9800      	ldr	r0, [sp, #0]
 8005b0c:	9f08      	ldr	r7, [sp, #32]
 8005b0e:	321a      	adds	r2, #26
 8005b10:	47b8      	blx	r7
 8005b12:	3001      	adds	r0, #1
 8005b14:	d0e6      	beq.n	8005ae4 <_printf_common+0xa8>
 8005b16:	3601      	adds	r6, #1
 8005b18:	e7d1      	b.n	8005abe <_printf_common+0x82>
	...

08005b1c <_printf_i>:
 8005b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b1e:	b08b      	sub	sp, #44	@ 0x2c
 8005b20:	9206      	str	r2, [sp, #24]
 8005b22:	000a      	movs	r2, r1
 8005b24:	3243      	adds	r2, #67	@ 0x43
 8005b26:	9307      	str	r3, [sp, #28]
 8005b28:	9005      	str	r0, [sp, #20]
 8005b2a:	9203      	str	r2, [sp, #12]
 8005b2c:	7e0a      	ldrb	r2, [r1, #24]
 8005b2e:	000c      	movs	r4, r1
 8005b30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b32:	2a78      	cmp	r2, #120	@ 0x78
 8005b34:	d809      	bhi.n	8005b4a <_printf_i+0x2e>
 8005b36:	2a62      	cmp	r2, #98	@ 0x62
 8005b38:	d80b      	bhi.n	8005b52 <_printf_i+0x36>
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	d100      	bne.n	8005b40 <_printf_i+0x24>
 8005b3e:	e0ba      	b.n	8005cb6 <_printf_i+0x19a>
 8005b40:	497a      	ldr	r1, [pc, #488]	@ (8005d2c <_printf_i+0x210>)
 8005b42:	9104      	str	r1, [sp, #16]
 8005b44:	2a58      	cmp	r2, #88	@ 0x58
 8005b46:	d100      	bne.n	8005b4a <_printf_i+0x2e>
 8005b48:	e08e      	b.n	8005c68 <_printf_i+0x14c>
 8005b4a:	0025      	movs	r5, r4
 8005b4c:	3542      	adds	r5, #66	@ 0x42
 8005b4e:	702a      	strb	r2, [r5, #0]
 8005b50:	e022      	b.n	8005b98 <_printf_i+0x7c>
 8005b52:	0010      	movs	r0, r2
 8005b54:	3863      	subs	r0, #99	@ 0x63
 8005b56:	2815      	cmp	r0, #21
 8005b58:	d8f7      	bhi.n	8005b4a <_printf_i+0x2e>
 8005b5a:	f7fa fadd 	bl	8000118 <__gnu_thumb1_case_shi>
 8005b5e:	0016      	.short	0x0016
 8005b60:	fff6001f 	.word	0xfff6001f
 8005b64:	fff6fff6 	.word	0xfff6fff6
 8005b68:	001ffff6 	.word	0x001ffff6
 8005b6c:	fff6fff6 	.word	0xfff6fff6
 8005b70:	fff6fff6 	.word	0xfff6fff6
 8005b74:	0036009f 	.word	0x0036009f
 8005b78:	fff6007e 	.word	0xfff6007e
 8005b7c:	00b0fff6 	.word	0x00b0fff6
 8005b80:	0036fff6 	.word	0x0036fff6
 8005b84:	fff6fff6 	.word	0xfff6fff6
 8005b88:	0082      	.short	0x0082
 8005b8a:	0025      	movs	r5, r4
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	3542      	adds	r5, #66	@ 0x42
 8005b90:	1d11      	adds	r1, r2, #4
 8005b92:	6019      	str	r1, [r3, #0]
 8005b94:	6813      	ldr	r3, [r2, #0]
 8005b96:	702b      	strb	r3, [r5, #0]
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e09e      	b.n	8005cda <_printf_i+0x1be>
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	6809      	ldr	r1, [r1, #0]
 8005ba0:	1d02      	adds	r2, r0, #4
 8005ba2:	060d      	lsls	r5, r1, #24
 8005ba4:	d50b      	bpl.n	8005bbe <_printf_i+0xa2>
 8005ba6:	6806      	ldr	r6, [r0, #0]
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	2e00      	cmp	r6, #0
 8005bac:	da03      	bge.n	8005bb6 <_printf_i+0x9a>
 8005bae:	232d      	movs	r3, #45	@ 0x2d
 8005bb0:	9a03      	ldr	r2, [sp, #12]
 8005bb2:	4276      	negs	r6, r6
 8005bb4:	7013      	strb	r3, [r2, #0]
 8005bb6:	4b5d      	ldr	r3, [pc, #372]	@ (8005d2c <_printf_i+0x210>)
 8005bb8:	270a      	movs	r7, #10
 8005bba:	9304      	str	r3, [sp, #16]
 8005bbc:	e018      	b.n	8005bf0 <_printf_i+0xd4>
 8005bbe:	6806      	ldr	r6, [r0, #0]
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	0649      	lsls	r1, r1, #25
 8005bc4:	d5f1      	bpl.n	8005baa <_printf_i+0x8e>
 8005bc6:	b236      	sxth	r6, r6
 8005bc8:	e7ef      	b.n	8005baa <_printf_i+0x8e>
 8005bca:	6808      	ldr	r0, [r1, #0]
 8005bcc:	6819      	ldr	r1, [r3, #0]
 8005bce:	c940      	ldmia	r1!, {r6}
 8005bd0:	0605      	lsls	r5, r0, #24
 8005bd2:	d402      	bmi.n	8005bda <_printf_i+0xbe>
 8005bd4:	0640      	lsls	r0, r0, #25
 8005bd6:	d500      	bpl.n	8005bda <_printf_i+0xbe>
 8005bd8:	b2b6      	uxth	r6, r6
 8005bda:	6019      	str	r1, [r3, #0]
 8005bdc:	4b53      	ldr	r3, [pc, #332]	@ (8005d2c <_printf_i+0x210>)
 8005bde:	270a      	movs	r7, #10
 8005be0:	9304      	str	r3, [sp, #16]
 8005be2:	2a6f      	cmp	r2, #111	@ 0x6f
 8005be4:	d100      	bne.n	8005be8 <_printf_i+0xcc>
 8005be6:	3f02      	subs	r7, #2
 8005be8:	0023      	movs	r3, r4
 8005bea:	2200      	movs	r2, #0
 8005bec:	3343      	adds	r3, #67	@ 0x43
 8005bee:	701a      	strb	r2, [r3, #0]
 8005bf0:	6863      	ldr	r3, [r4, #4]
 8005bf2:	60a3      	str	r3, [r4, #8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	db06      	blt.n	8005c06 <_printf_i+0xea>
 8005bf8:	2104      	movs	r1, #4
 8005bfa:	6822      	ldr	r2, [r4, #0]
 8005bfc:	9d03      	ldr	r5, [sp, #12]
 8005bfe:	438a      	bics	r2, r1
 8005c00:	6022      	str	r2, [r4, #0]
 8005c02:	4333      	orrs	r3, r6
 8005c04:	d00c      	beq.n	8005c20 <_printf_i+0x104>
 8005c06:	9d03      	ldr	r5, [sp, #12]
 8005c08:	0030      	movs	r0, r6
 8005c0a:	0039      	movs	r1, r7
 8005c0c:	f7fa fb14 	bl	8000238 <__aeabi_uidivmod>
 8005c10:	9b04      	ldr	r3, [sp, #16]
 8005c12:	3d01      	subs	r5, #1
 8005c14:	5c5b      	ldrb	r3, [r3, r1]
 8005c16:	702b      	strb	r3, [r5, #0]
 8005c18:	0033      	movs	r3, r6
 8005c1a:	0006      	movs	r6, r0
 8005c1c:	429f      	cmp	r7, r3
 8005c1e:	d9f3      	bls.n	8005c08 <_printf_i+0xec>
 8005c20:	2f08      	cmp	r7, #8
 8005c22:	d109      	bne.n	8005c38 <_printf_i+0x11c>
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	07db      	lsls	r3, r3, #31
 8005c28:	d506      	bpl.n	8005c38 <_printf_i+0x11c>
 8005c2a:	6862      	ldr	r2, [r4, #4]
 8005c2c:	6923      	ldr	r3, [r4, #16]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	dc02      	bgt.n	8005c38 <_printf_i+0x11c>
 8005c32:	2330      	movs	r3, #48	@ 0x30
 8005c34:	3d01      	subs	r5, #1
 8005c36:	702b      	strb	r3, [r5, #0]
 8005c38:	9b03      	ldr	r3, [sp, #12]
 8005c3a:	1b5b      	subs	r3, r3, r5
 8005c3c:	6123      	str	r3, [r4, #16]
 8005c3e:	9b07      	ldr	r3, [sp, #28]
 8005c40:	0021      	movs	r1, r4
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	9805      	ldr	r0, [sp, #20]
 8005c46:	9b06      	ldr	r3, [sp, #24]
 8005c48:	aa09      	add	r2, sp, #36	@ 0x24
 8005c4a:	f7ff fef7 	bl	8005a3c <_printf_common>
 8005c4e:	3001      	adds	r0, #1
 8005c50:	d148      	bne.n	8005ce4 <_printf_i+0x1c8>
 8005c52:	2001      	movs	r0, #1
 8005c54:	4240      	negs	r0, r0
 8005c56:	b00b      	add	sp, #44	@ 0x2c
 8005c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	6809      	ldr	r1, [r1, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	6022      	str	r2, [r4, #0]
 8005c62:	2278      	movs	r2, #120	@ 0x78
 8005c64:	4932      	ldr	r1, [pc, #200]	@ (8005d30 <_printf_i+0x214>)
 8005c66:	9104      	str	r1, [sp, #16]
 8005c68:	0021      	movs	r1, r4
 8005c6a:	3145      	adds	r1, #69	@ 0x45
 8005c6c:	700a      	strb	r2, [r1, #0]
 8005c6e:	6819      	ldr	r1, [r3, #0]
 8005c70:	6822      	ldr	r2, [r4, #0]
 8005c72:	c940      	ldmia	r1!, {r6}
 8005c74:	0610      	lsls	r0, r2, #24
 8005c76:	d402      	bmi.n	8005c7e <_printf_i+0x162>
 8005c78:	0650      	lsls	r0, r2, #25
 8005c7a:	d500      	bpl.n	8005c7e <_printf_i+0x162>
 8005c7c:	b2b6      	uxth	r6, r6
 8005c7e:	6019      	str	r1, [r3, #0]
 8005c80:	07d3      	lsls	r3, r2, #31
 8005c82:	d502      	bpl.n	8005c8a <_printf_i+0x16e>
 8005c84:	2320      	movs	r3, #32
 8005c86:	4313      	orrs	r3, r2
 8005c88:	6023      	str	r3, [r4, #0]
 8005c8a:	2e00      	cmp	r6, #0
 8005c8c:	d001      	beq.n	8005c92 <_printf_i+0x176>
 8005c8e:	2710      	movs	r7, #16
 8005c90:	e7aa      	b.n	8005be8 <_printf_i+0xcc>
 8005c92:	2220      	movs	r2, #32
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	4393      	bics	r3, r2
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	e7f8      	b.n	8005c8e <_printf_i+0x172>
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	680d      	ldr	r5, [r1, #0]
 8005ca0:	1d10      	adds	r0, r2, #4
 8005ca2:	6949      	ldr	r1, [r1, #20]
 8005ca4:	6018      	str	r0, [r3, #0]
 8005ca6:	6813      	ldr	r3, [r2, #0]
 8005ca8:	062e      	lsls	r6, r5, #24
 8005caa:	d501      	bpl.n	8005cb0 <_printf_i+0x194>
 8005cac:	6019      	str	r1, [r3, #0]
 8005cae:	e002      	b.n	8005cb6 <_printf_i+0x19a>
 8005cb0:	066d      	lsls	r5, r5, #25
 8005cb2:	d5fb      	bpl.n	8005cac <_printf_i+0x190>
 8005cb4:	8019      	strh	r1, [r3, #0]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9d03      	ldr	r5, [sp, #12]
 8005cba:	6123      	str	r3, [r4, #16]
 8005cbc:	e7bf      	b.n	8005c3e <_printf_i+0x122>
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	1d11      	adds	r1, r2, #4
 8005cc2:	6019      	str	r1, [r3, #0]
 8005cc4:	6815      	ldr	r5, [r2, #0]
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	0028      	movs	r0, r5
 8005cca:	6862      	ldr	r2, [r4, #4]
 8005ccc:	f000 f856 	bl	8005d7c <memchr>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d001      	beq.n	8005cd8 <_printf_i+0x1bc>
 8005cd4:	1b40      	subs	r0, r0, r5
 8005cd6:	6060      	str	r0, [r4, #4]
 8005cd8:	6863      	ldr	r3, [r4, #4]
 8005cda:	6123      	str	r3, [r4, #16]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	9a03      	ldr	r2, [sp, #12]
 8005ce0:	7013      	strb	r3, [r2, #0]
 8005ce2:	e7ac      	b.n	8005c3e <_printf_i+0x122>
 8005ce4:	002a      	movs	r2, r5
 8005ce6:	6923      	ldr	r3, [r4, #16]
 8005ce8:	9906      	ldr	r1, [sp, #24]
 8005cea:	9805      	ldr	r0, [sp, #20]
 8005cec:	9d07      	ldr	r5, [sp, #28]
 8005cee:	47a8      	blx	r5
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	d0ae      	beq.n	8005c52 <_printf_i+0x136>
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	079b      	lsls	r3, r3, #30
 8005cf8:	d415      	bmi.n	8005d26 <_printf_i+0x20a>
 8005cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cfc:	68e0      	ldr	r0, [r4, #12]
 8005cfe:	4298      	cmp	r0, r3
 8005d00:	daa9      	bge.n	8005c56 <_printf_i+0x13a>
 8005d02:	0018      	movs	r0, r3
 8005d04:	e7a7      	b.n	8005c56 <_printf_i+0x13a>
 8005d06:	0022      	movs	r2, r4
 8005d08:	2301      	movs	r3, #1
 8005d0a:	9906      	ldr	r1, [sp, #24]
 8005d0c:	9805      	ldr	r0, [sp, #20]
 8005d0e:	9e07      	ldr	r6, [sp, #28]
 8005d10:	3219      	adds	r2, #25
 8005d12:	47b0      	blx	r6
 8005d14:	3001      	adds	r0, #1
 8005d16:	d09c      	beq.n	8005c52 <_printf_i+0x136>
 8005d18:	3501      	adds	r5, #1
 8005d1a:	68e3      	ldr	r3, [r4, #12]
 8005d1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d1e:	1a9b      	subs	r3, r3, r2
 8005d20:	42ab      	cmp	r3, r5
 8005d22:	dcf0      	bgt.n	8005d06 <_printf_i+0x1ea>
 8005d24:	e7e9      	b.n	8005cfa <_printf_i+0x1de>
 8005d26:	2500      	movs	r5, #0
 8005d28:	e7f7      	b.n	8005d1a <_printf_i+0x1fe>
 8005d2a:	46c0      	nop			@ (mov r8, r8)
 8005d2c:	080062a9 	.word	0x080062a9
 8005d30:	080062ba 	.word	0x080062ba

08005d34 <memmove>:
 8005d34:	b510      	push	{r4, lr}
 8005d36:	4288      	cmp	r0, r1
 8005d38:	d902      	bls.n	8005d40 <memmove+0xc>
 8005d3a:	188b      	adds	r3, r1, r2
 8005d3c:	4298      	cmp	r0, r3
 8005d3e:	d308      	bcc.n	8005d52 <memmove+0x1e>
 8005d40:	2300      	movs	r3, #0
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d007      	beq.n	8005d56 <memmove+0x22>
 8005d46:	5ccc      	ldrb	r4, [r1, r3]
 8005d48:	54c4      	strb	r4, [r0, r3]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	e7f9      	b.n	8005d42 <memmove+0xe>
 8005d4e:	5c8b      	ldrb	r3, [r1, r2]
 8005d50:	5483      	strb	r3, [r0, r2]
 8005d52:	3a01      	subs	r2, #1
 8005d54:	d2fb      	bcs.n	8005d4e <memmove+0x1a>
 8005d56:	bd10      	pop	{r4, pc}

08005d58 <_sbrk_r>:
 8005d58:	2300      	movs	r3, #0
 8005d5a:	b570      	push	{r4, r5, r6, lr}
 8005d5c:	4d06      	ldr	r5, [pc, #24]	@ (8005d78 <_sbrk_r+0x20>)
 8005d5e:	0004      	movs	r4, r0
 8005d60:	0008      	movs	r0, r1
 8005d62:	602b      	str	r3, [r5, #0]
 8005d64:	f7fc f970 	bl	8002048 <_sbrk>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d103      	bne.n	8005d74 <_sbrk_r+0x1c>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d000      	beq.n	8005d74 <_sbrk_r+0x1c>
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	bd70      	pop	{r4, r5, r6, pc}
 8005d76:	46c0      	nop			@ (mov r8, r8)
 8005d78:	200003e8 	.word	0x200003e8

08005d7c <memchr>:
 8005d7c:	b2c9      	uxtb	r1, r1
 8005d7e:	1882      	adds	r2, r0, r2
 8005d80:	4290      	cmp	r0, r2
 8005d82:	d101      	bne.n	8005d88 <memchr+0xc>
 8005d84:	2000      	movs	r0, #0
 8005d86:	4770      	bx	lr
 8005d88:	7803      	ldrb	r3, [r0, #0]
 8005d8a:	428b      	cmp	r3, r1
 8005d8c:	d0fb      	beq.n	8005d86 <memchr+0xa>
 8005d8e:	3001      	adds	r0, #1
 8005d90:	e7f6      	b.n	8005d80 <memchr+0x4>

08005d92 <memcpy>:
 8005d92:	2300      	movs	r3, #0
 8005d94:	b510      	push	{r4, lr}
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d100      	bne.n	8005d9c <memcpy+0xa>
 8005d9a:	bd10      	pop	{r4, pc}
 8005d9c:	5ccc      	ldrb	r4, [r1, r3]
 8005d9e:	54c4      	strb	r4, [r0, r3]
 8005da0:	3301      	adds	r3, #1
 8005da2:	e7f8      	b.n	8005d96 <memcpy+0x4>

08005da4 <_realloc_r>:
 8005da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005da6:	0006      	movs	r6, r0
 8005da8:	000c      	movs	r4, r1
 8005daa:	0015      	movs	r5, r2
 8005dac:	2900      	cmp	r1, #0
 8005dae:	d105      	bne.n	8005dbc <_realloc_r+0x18>
 8005db0:	0011      	movs	r1, r2
 8005db2:	f7ff fc55 	bl	8005660 <_malloc_r>
 8005db6:	0004      	movs	r4, r0
 8005db8:	0020      	movs	r0, r4
 8005dba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005dbc:	2a00      	cmp	r2, #0
 8005dbe:	d103      	bne.n	8005dc8 <_realloc_r+0x24>
 8005dc0:	f7ff fbe2 	bl	8005588 <_free_r>
 8005dc4:	002c      	movs	r4, r5
 8005dc6:	e7f7      	b.n	8005db8 <_realloc_r+0x14>
 8005dc8:	f000 f81c 	bl	8005e04 <_malloc_usable_size_r>
 8005dcc:	0007      	movs	r7, r0
 8005dce:	4285      	cmp	r5, r0
 8005dd0:	d802      	bhi.n	8005dd8 <_realloc_r+0x34>
 8005dd2:	0843      	lsrs	r3, r0, #1
 8005dd4:	42ab      	cmp	r3, r5
 8005dd6:	d3ef      	bcc.n	8005db8 <_realloc_r+0x14>
 8005dd8:	0029      	movs	r1, r5
 8005dda:	0030      	movs	r0, r6
 8005ddc:	f7ff fc40 	bl	8005660 <_malloc_r>
 8005de0:	9001      	str	r0, [sp, #4]
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d101      	bne.n	8005dea <_realloc_r+0x46>
 8005de6:	9c01      	ldr	r4, [sp, #4]
 8005de8:	e7e6      	b.n	8005db8 <_realloc_r+0x14>
 8005dea:	002a      	movs	r2, r5
 8005dec:	42bd      	cmp	r5, r7
 8005dee:	d900      	bls.n	8005df2 <_realloc_r+0x4e>
 8005df0:	003a      	movs	r2, r7
 8005df2:	0021      	movs	r1, r4
 8005df4:	9801      	ldr	r0, [sp, #4]
 8005df6:	f7ff ffcc 	bl	8005d92 <memcpy>
 8005dfa:	0021      	movs	r1, r4
 8005dfc:	0030      	movs	r0, r6
 8005dfe:	f7ff fbc3 	bl	8005588 <_free_r>
 8005e02:	e7f0      	b.n	8005de6 <_realloc_r+0x42>

08005e04 <_malloc_usable_size_r>:
 8005e04:	1f0b      	subs	r3, r1, #4
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	1f18      	subs	r0, r3, #4
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	da01      	bge.n	8005e12 <_malloc_usable_size_r+0xe>
 8005e0e:	580b      	ldr	r3, [r1, r0]
 8005e10:	18c0      	adds	r0, r0, r3
 8005e12:	4770      	bx	lr

08005e14 <_init>:
 8005e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1a:	bc08      	pop	{r3}
 8005e1c:	469e      	mov	lr, r3
 8005e1e:	4770      	bx	lr

08005e20 <_fini>:
 8005e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e22:	46c0      	nop			@ (mov r8, r8)
 8005e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e26:	bc08      	pop	{r3}
 8005e28:	469e      	mov	lr, r3
 8005e2a:	4770      	bx	lr
