Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 11:40:24 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.018   -49127.227                   9479                20676        0.057        0.000                      0                20676        0.538        0.000                       0                 10330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -16.796   -48136.387                   9356                14993        0.104        0.000                      0                14993        3.000        0.000                       0                  7457  
    clk_pixel_cw_hdmi       -7.729     -241.654                     42                 5635        0.057        0.000                      0                 5635        6.234        0.000                       0                  2858  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -20.018     -937.760                    108                  108        0.090        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         9356  Failing Endpoints,  Worst Slack      -16.796ns,  Total Violation   -48136.386ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.796ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/tau_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[71][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        26.331ns  (logic 12.103ns (45.965%)  route 14.228ns (54.035%))
  Logic Levels:           23  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 7.899 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.734    -2.302    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X33Y110        FDRE                                         r  audio_processor/my_yinner/tau_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -1.846 r  audio_processor/my_yinner/tau_reg[2]/Q
                         net (fo=7, routed)           1.040    -0.806    audio_processor/my_yinner/tau_reg_n_0_[2]
    SLICE_X32Y110        LUT3 (Prop_lut3_I1_O)        0.154    -0.652 r  audio_processor/my_yinner/p_1_out_i_1822/O
                         net (fo=2, routed)           0.648    -0.003    audio_processor/my_yinner/p_1_out_i_1822_n_0
    SLICE_X32Y110        LUT4 (Prop_lut4_I3_O)        0.327     0.324 r  audio_processor/my_yinner/p_1_out_i_1825/O
                         net (fo=1, routed)           0.000     0.324    audio_processor/my_yinner/p_1_out_i_1825_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.725 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, routed)           0.000     0.725    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.038 f  audio_processor/my_yinner/p_1_out_i_1821/O[3]
                         net (fo=1, routed)           0.818     1.856    audio_processor/my_yinner/p_1_out_i_1821_n_4
    SLICE_X35Y111        LUT5 (Prop_lut5_I1_O)        0.306     2.162 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, routed)           0.264     2.426    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X35Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.550 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, routed)           0.741     3.291    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X31Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.415 r  audio_processor/my_yinner/p_1_out_i_259/O
                         net (fo=1, routed)           0.000     3.415    audio_processor/my_yinner/p_1_out_i_259_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.663 r  audio_processor/my_yinner/p_1_out_i_96/O[2]
                         net (fo=558, routed)         1.846     5.509    audio_processor/my_yinner/sel0[2]
    SLICE_X54Y128        MUXF7 (Prop_muxf7_S_O)       0.492     6.001 r  audio_processor/my_yinner/p_1_out_i_1075/O
                         net (fo=1, routed)           0.000     6.001    audio_processor/my_yinner/p_1_out_i_1075_n_0
    SLICE_X54Y128        MUXF8 (Prop_muxf8_I0_O)      0.098     6.099 r  audio_processor/my_yinner/p_1_out_i_425/O
                         net (fo=1, routed)           1.262     7.361    audio_processor/my_yinner/p_1_out_i_425_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I3_O)        0.319     7.680 r  audio_processor/my_yinner/p_1_out_i_147/O
                         net (fo=1, routed)           0.000     7.680    audio_processor/my_yinner/p_1_out_i_147_n_0
    SLICE_X36Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.892 r  audio_processor/my_yinner/p_1_out_i_47/O
                         net (fo=1, routed)           1.362     9.253    audio_processor/my_yinner/p_1_out_i_47_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I3_O)        0.299     9.552 r  audio_processor/my_yinner/p_1_out_i_9/O
                         net (fo=2, routed)           0.711    10.263    audio_processor/my_yinner/sig_buffer[4]
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  audio_processor/my_yinner/p_1_out_i_13/O
                         net (fo=1, routed)           0.000    10.387    audio_processor/my_yinner/p_1_out_i_13_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.919 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.919    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.253 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, routed)          1.606    12.859    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    17.074 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.076    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    18.594 r  audio_processor/my_yinner/p_1_out__1/P[4]
                         net (fo=2, routed)           1.442    20.035    audio_processor/my_yinner/p_1_out__1_n_101
    SLICE_X30Y74         LUT3 (Prop_lut3_I1_O)        0.150    20.185 r  audio_processor/my_yinner/df_buffer[0][23]_i_4/O
                         net (fo=2, routed)           0.859    21.045    audio_processor/my_yinner/df_buffer[0][23]_i_4_n_0
    SLICE_X30Y74         LUT4 (Prop_lut4_I3_O)        0.348    21.393 r  audio_processor/my_yinner/df_buffer[0][23]_i_8/O
                         net (fo=1, routed)           0.000    21.393    audio_processor/my_yinner/df_buffer[0][23]_i_8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.773 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.782    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.105 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.431    22.536    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.306    22.842 r  audio_processor/my_yinner/df_buffer[0][25]_i_1/O
                         net (fo=80, routed)          1.188    24.029    audio_processor/my_yinner/df_buffer[0][25]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[71][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.429     7.899    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X39Y65         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[71][25]/C
                         clock pessimism             -0.500     7.400    
                         clock uncertainty           -0.074     7.326    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.093     7.233    audio_processor/my_yinner/df_buffer_reg[71][25]
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                         -24.029    
  -------------------------------------------------------------------
                         slack                                -16.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_100hz_trigger/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_100hz_trigger/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.567    -0.580    counter_100hz_trigger/CLK
    SLICE_X13Y49         FDRE                                         r  counter_100hz_trigger/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  counter_100hz_trigger/count_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.321    counter_100hz_trigger/count_reg_n_0_[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.161 r  counter_100hz_trigger/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.160    counter_100hz_trigger/count0_carry__1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.106 r  counter_100hz_trigger/count0_carry__2/O[0]
                         net (fo=2, routed)           0.000    -0.106    counter_100hz_trigger/count0_carry__2_n_7
    SLICE_X13Y50         FDRE                                         r  counter_100hz_trigger/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.834    -0.351    counter_100hz_trigger/CLK
    SLICE_X13Y50         FDRE                                         r  counter_100hz_trigger/count_reg[13]/C
                         clock pessimism              0.039    -0.312    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102    -0.210    counter_100hz_trigger/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -7.729ns,  Total Violation     -241.654ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.729ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        21.024ns  (logic 9.903ns (47.103%)  route 11.121ns (52.897%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 11.384 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.575    -2.461    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.552    -2.484    mvg/clk_pixel
    SLICE_X13Y27         FDRE                                         r  mvg/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.028 f  mvg/hcount_out_reg[8]/Q
                         net (fo=38, routed)          1.224    -0.803    my_game/ball/out[4]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    -0.679 f  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, routed)           0.682     0.002    mvg/in_sphere1__2
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     0.126 r  mvg/in_sphere1__2_i_1/O
                         net (fo=54, routed)          1.038     1.164    my_game/ball/A[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.200 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     5.202    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.720 r  my_game/ball/in_sphere1__4/P[0]
                         net (fo=2, routed)           1.177     7.897    my_game/ball/in_sphere1__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.021 r  my_game/ball/tmds_out[2]_i_189/O
                         net (fo=1, routed)           0.000     8.021    my_game/ball/tmds_out[2]_i_189_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  my_game/ball/tmds_out_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.554    my_game/ball/tmds_out_reg[2]_i_97_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.877 r  my_game/ball/tmds_out_reg[2]_i_87/O[1]
                         net (fo=2, routed)           1.345    10.222    my_game/ball/tmds_out_reg[2]_i_87_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.306    10.528 r  my_game/ball/tmds_out[2]_i_90/O
                         net (fo=1, routed)           0.000    10.528    my_game/ball/tmds_out[2]_i_90_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.061 r  my_game/ball/tmds_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.061    my_game/ball/tmds_out_reg[2]_i_40_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.178 r  my_game/ball/tmds_out_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.178    my_game/ball/tmds_out_reg[2]_i_43_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.501 f  my_game/ball/tmds_out_reg[2]_i_41/O[1]
                         net (fo=3, routed)           0.872    12.373    my_game/ball/in_sphere0[29]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.306    12.679 f  my_game/ball/tmds_out[2]_i_16_replica/O
                         net (fo=3, routed)           0.802    13.480    my_game/tmds_out[2]_i_16_n_0_repN_alias
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.604 r  my_game/tmds_out[9]_i_27_comp/O
                         net (fo=2, routed)           0.426    14.030    mvg/tmds_out[9]_i_4_2
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124    14.154 f  mvg/tmds_out[9]_i_17/O
                         net (fo=1, routed)           0.984    15.138    mvg/tmds_out[9]_i_17_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    15.262 r  mvg/tmds_out[9]_i_4/O
                         net (fo=24, routed)          0.515    15.776    my_game/ball/tmds_out_reg[5]
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.124    15.900 r  my_game/ball/tmds_out[9]_i_13/O
                         net (fo=14, routed)          0.749    16.649    my_game/ball/tmds_out[9]_i_13_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I1_O)        0.124    16.773 r  my_game/ball/tmds_out[9]_i_8/O
                         net (fo=8, routed)           0.641    17.414    tmds_blue/count_reg[2]_5
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124    17.538 r  tmds_blue/count[4]_i_7/O
                         net (fo=1, routed)           0.667    18.205    my_game/ball/count_reg[4]_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    18.329 r  my_game/ball/count[4]_i_2/O
                         net (fo=1, routed)           0.000    18.329    my_game/ball/count[4]_i_2_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    18.541 r  my_game/ball/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.541    tmds_blue/count_reg[4]_0[1]
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.457    11.396    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.445    11.384    tmds_blue/clk_pixel
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.427    10.957    
                         clock uncertainty           -0.210    10.748    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064    10.812    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -18.541    
  -------------------------------------------------------------------
                         slack                                 -7.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/secondary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.737%)  route 0.461ns (71.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.549    -0.598    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.588    -0.559    red_ser/clk_pixel
    SLICE_X0Y18          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, routed)           0.173    -0.246    red_ser/blue_ser/pwup_rst
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  red_ser/primary_i_1/O
                         net (fo=6, routed)           0.289     0.088    blue_ser/RST0
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.853    -0.333    blue_ser/clk_pixel
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/CLKDIV
                         clock pessimism             -0.195    -0.528    
    OLOGIC_X0Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.031    blue_ser/secondary
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y32      mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y32      mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          108  Failing Endpoints,  Worst Slack      -20.018ns,  Total Violation     -937.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.018ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        19.488ns  (logic 10.690ns (54.855%)  route 8.798ns (45.145%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 1667.950 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.476ns = ( 1667.524 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.560  1667.524    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X15Y17         FDRE                                         r  audio_processor/my_yinner/f_out_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.456  1667.980 f  audio_processor/my_yinner/f_out_reg[4]_replica/Q
                         net (fo=7, routed)           0.598  1668.579    audio_processor/my_yinner/Q[4]_repN
    SLICE_X15Y17         LUT2 (Prop_lut2_I1_O)        0.124  1668.703 r  audio_processor/my_yinner/in_sphere1_i_15/O
                         net (fo=1, routed)           0.395  1669.098    audio_processor/my_yinner/in_sphere1_i_15_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124  1669.222 r  audio_processor/my_yinner/in_sphere1_i_6/O
                         net (fo=1, routed)           0.000  1669.222    mvg/in_sphere1__1_0[3]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1669.623 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, routed)           0.000  1669.623    mvg/in_sphere1_i_2_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1669.957 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, routed)           0.722  1670.679    my_game/ball/in_sphere1__1_0[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215  1674.894 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, routed)           0.002  1674.896    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518  1676.414 r  my_game/ball/in_sphere1__1/P[2]
                         net (fo=2, routed)           0.830  1677.244    my_game/ball/in_sphere1__1_n_103
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.124  1677.368 r  my_game/ball/tmds_out[2]_i_265/O
                         net (fo=1, routed)           0.000  1677.368    my_game/ball/tmds_out[2]_i_265_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1677.769 r  my_game/ball/tmds_out_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000  1677.769    my_game/ball/tmds_out_reg[2]_i_190_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1677.883 r  my_game/ball/tmds_out_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000  1677.883    my_game/ball/tmds_out_reg[2]_i_181_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1678.217 r  my_game/ball/tmds_out_reg[2]_i_195/O[1]
                         net (fo=1, routed)           0.596  1678.813    my_game/ball/tmds_out_reg[2]_i_195_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.303  1679.116 r  my_game/ball/tmds_out[2]_i_105/O
                         net (fo=1, routed)           0.000  1679.116    my_game/ball/tmds_out[2]_i_105_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1679.649 r  my_game/ball/tmds_out_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000  1679.649    my_game/ball/tmds_out_reg[2]_i_43_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1679.972 f  my_game/ball/tmds_out_reg[2]_i_41/O[1]
                         net (fo=3, routed)           0.872  1680.844    my_game/ball/in_sphere0[29]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.306  1681.150 f  my_game/ball/tmds_out[2]_i_16_replica/O
                         net (fo=3, routed)           0.802  1681.952    my_game/tmds_out[2]_i_16_n_0_repN_alias
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124  1682.076 r  my_game/tmds_out[9]_i_27_comp/O
                         net (fo=2, routed)           0.426  1682.501    mvg/tmds_out[9]_i_4_2
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124  1682.625 f  mvg/tmds_out[9]_i_17/O
                         net (fo=1, routed)           0.984  1683.609    mvg/tmds_out[9]_i_17_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124  1683.733 r  mvg/tmds_out[9]_i_4/O
                         net (fo=24, routed)          0.515  1684.248    my_game/ball/tmds_out_reg[5]
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.124  1684.372 r  my_game/ball/tmds_out[9]_i_13/O
                         net (fo=14, routed)          0.749  1685.120    my_game/ball/tmds_out[9]_i_13_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I1_O)        0.124  1685.245 r  my_game/ball/tmds_out[9]_i_8/O
                         net (fo=8, routed)           0.641  1685.885    tmds_blue/count_reg[2]_5
    SLICE_X13Y14         LUT6 (Prop_lut6_I2_O)        0.124  1686.009 r  tmds_blue/count[4]_i_7/O
                         net (fo=1, routed)           0.667  1686.676    my_game/ball/count_reg[4]_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124  1686.800 r  my_game/ball/count[4]_i_2/O
                         net (fo=1, routed)           0.000  1686.800    my_game/ball/count[4]_i_2_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212  1687.012 r  my_game/ball/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000  1687.012    tmds_blue/count_reg[4]_0[1]
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        1.457  1667.962    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        1.445  1667.949    tmds_blue/clk_pixel
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.507  1667.443    
                         clock uncertainty           -0.513  1666.930    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064  1666.994    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.994    
                         arrival time                       -1687.012    
  -------------------------------------------------------------------
                         slack                                -20.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.141ns (15.183%)  route 0.788ns (84.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.558    -0.589    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X9Y19          FDRE                                         r  audio_processor/my_yinner/f_out_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_processor/my_yinner/f_out_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.788     0.339    my_game/Q[5]_repN_1_alias
    SLICE_X8Y20          FDRE                                         r  my_game/notes_in_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, routed)        0.825    -0.361    my_game/clk_pixel
    SLICE_X8Y20          FDRE                                         r  my_game/notes_in_reg[1][5]/C
                         clock pessimism              0.039    -0.322    
                         clock uncertainty            0.513     0.191    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.059     0.250    my_game/notes_in_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.090    





