$date
  Wed Mar 25 19:43:02 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register4bits_tb $end
$var reg 4 ! d_in[3:0] $end
$var reg 4 " d_out[3:0] $end
$var reg 1 # clk $end
$var reg 1 $ ld $end
$var reg 1 % reset $end
$scope module uut $end
$var reg 4 & d_in[3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( ld $end
$var reg 1 ) reset $end
$var reg 4 * d_out[3:0] $end
$scope module ffd0 $end
$var reg 1 + clk $end
$var reg 1 , d $end
$var reg 1 - reset $end
$var reg 1 . q $end
$upscope $end
$scope module ffd1 $end
$var reg 1 / clk $end
$var reg 1 0 d $end
$var reg 1 1 reset $end
$var reg 1 2 q $end
$upscope $end
$scope module ffd2 $end
$var reg 1 3 clk $end
$var reg 1 4 d $end
$var reg 1 5 reset $end
$var reg 1 6 q $end
$upscope $end
$scope module ffd3 $end
$var reg 1 7 clk $end
$var reg 1 8 d $end
$var reg 1 9 reset $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
0#
U$
U%
bUUUU &
0'
U(
U)
bUUUU *
0+
U,
U-
U.
0/
U0
U1
U2
03
U4
U5
U6
07
U8
U9
U:
#20000000
b1010 !
b1010 &
0,
10
04
18
#25000000
b1010 "
1#
1'
b1010 *
1+
0.
1/
12
13
06
17
1:
#30000000
1$
1(
#50000000
0#
0'
0+
0/
03
07
#60000000
0$
0(
#75000000
1#
1'
1+
1/
13
17
#100000000
0#
0'
0+
0/
03
07
