Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 18:51:55 2022
| Host         : DOVLT1412002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                 1071        0.122        0.000                      0                 1071        4.500        0.000                       0                   443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.309        0.000                      0                 1071        0.122        0.000                      0                 1071        4.500        0.000                       0                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.923ns (30.560%)  route 6.642ns (69.440%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.549 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.558    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.892 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.467    13.359    game_beta/game_controlunit/p_0_in[13]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.303    13.662 r  game_beta/game_controlunit/M_p1_score_q[13]_i_1/O
                         net (fo=6, routed)           1.036    14.698    game_beta/players/D[13]
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.841    game_beta/players/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[13]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.072    15.007    game_beta/players/M_p1_col1_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 2.713ns (28.484%)  route 6.812ns (71.516%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.437    13.111    game_beta/game_controlunit/p_0_in[10]
    SLICE_X11Y26         LUT5 (Prop_lut5_I2_O)        0.302    13.413 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=6, routed)           1.245    14.658    game_beta/players/D[10]
    SLICE_X14Y27         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.841    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[10]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)       -0.061    15.018    game_beta/players/M_p1_col2_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 2.807ns (29.835%)  route 6.601ns (70.165%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.549 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.558    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.780 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.310    13.090    game_beta/game_controlunit/p_0_in[12]
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.299    13.389 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=6, routed)           1.153    14.542    game_beta/players/D[12]
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.841    game_beta/players/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[12]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.063    15.016    game_beta/players/M_p1_col1_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 2.827ns (30.337%)  route 6.492ns (69.663%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.549 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.558    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.797 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.495    13.292    game_beta/game_controlunit/p_0_in[14]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.302    13.594 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=6, routed)           0.858    14.452    game_beta/players/D[14]
    SLICE_X13Y25         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.838    game_beta/players/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[14]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.103    14.973    game_beta/players/M_p1_col2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.713ns (29.244%)  route 6.564ns (70.756%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.437    13.111    game_beta/game_controlunit/p_0_in[10]
    SLICE_X11Y26         LUT5 (Prop_lut5_I2_O)        0.302    13.413 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=6, routed)           0.998    14.410    game_beta/players/D[10]
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.841    game_beta/players/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[10]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.054    15.025    game_beta/players/M_p1_col1_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.809ns (30.251%)  route 6.477ns (69.749%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.769 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.484    13.253    game_beta/game_controlunit/p_0_in[9]
    SLICE_X11Y26         LUT5 (Prop_lut5_I2_O)        0.303    13.556 r  game_beta/game_controlunit/M_p1_score_q[9]_i_1/O
                         net (fo=6, routed)           0.863    14.419    game_beta/players/D[9]
    SLICE_X14Y28         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.438    14.843    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[9]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)       -0.028    15.053    game_beta/players/M_p1_col4_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 2.905ns (31.596%)  route 6.289ns (68.404%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.549 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.558    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.871 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.473    13.344    game_beta/game_controlunit/p_0_in[15]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.306    13.650 r  game_beta/game_controlunit/M_p1_score_q[15]_i_2/O
                         net (fo=6, routed)           0.677    14.328    game_beta/players/D[15]
    SLICE_X15Y25         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.838    game_beta/players/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[15]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)       -0.092    14.984    game_beta/players/M_p1_col4_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 2.809ns (30.286%)  route 6.466ns (69.714%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.769 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.484    13.253    game_beta/game_controlunit/p_0_in[9]
    SLICE_X11Y26         LUT5 (Prop_lut5_I2_O)        0.303    13.556 r  game_beta/game_controlunit/M_p1_score_q[9]_i_1/O
                         net (fo=6, routed)           0.852    14.408    game_beta/players/D[9]
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.436    14.841    game_beta/players/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[9]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.013    15.066    game_beta/players/M_p1_col1_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.923ns (31.723%)  route 6.291ns (68.277%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.549 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.558    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.892 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.467    13.359    game_beta/game_controlunit/p_0_in[13]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.303    13.662 r  game_beta/game_controlunit/M_p1_score_q[13]_i_1/O
                         net (fo=6, routed)           0.686    14.348    game_beta/players/D[13]
    SLICE_X14Y28         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.438    14.843    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[13]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)       -0.028    15.053    game_beta/players/M_p1_col4_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.713ns (29.730%)  route 6.413ns (70.270%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.549     5.133    game_beta/players/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  game_beta/players/M_p1_col3_q_reg[7]/Q
                         net (fo=2, routed)           1.355     6.966    game_beta/players/M_game_controlunit_data[87]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.298     7.264 f  game_beta/players/FSM_sequential_M_states_q[4]_i_20/O
                         net (fo=1, routed)           0.426     7.690    game_beta/players/FSM_sequential_M_states_q[4]_i_20_n_0
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.814 f  game_beta/players/FSM_sequential_M_states_q[4]_i_8/O
                         net (fo=7, routed)           0.688     8.502    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]_5
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.626 r  game_beta/game_controlunit/M_p1_score_q[15]_i_6/O
                         net (fo=2, routed)           0.551     9.177    game_beta/game_controlunit/M_p1_score_q[15]_i_6_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  game_beta/game_controlunit/M_p1_score_q[15]_i_4/O
                         net (fo=2, routed)           0.785    10.086    game_beta/game_controlunit/M_p1_score_q[15]_i_4_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.150    10.236 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=41, routed)          0.823    11.059    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I0_O)        0.348    11.407 r  game_beta/game_controlunit/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.502    11.909    game_beta/game_alu/adder16/M_p1_score_q_reg[7][0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.435 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.437    13.111    game_beta/game_controlunit/p_0_in[10]
    SLICE_X11Y26         LUT5 (Prop_lut5_I2_O)        0.302    13.413 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=6, routed)           0.846    14.259    game_beta/players/D[10]
    SLICE_X15Y25         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.433    14.838    game_beta/players/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[10]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)       -0.105    14.971    game_beta/players/M_p1_col4_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p1_button3/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button3/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.589     1.533    p1_button3/sync/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  p1_button3/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.730    p1_button3/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X5Y35          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.859     2.049    p1_button3/sync/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.075     1.608    p1_button3/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p1_button1/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.588     1.532    p1_button1/sync/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  p1_button1/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  p1_button1/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.729    p1_button1/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X3Y31          FDRE                                         r  p1_button1/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.857     2.047    p1_button1/sync/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  p1_button1/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.075     1.607    p1_button1/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 p1_button4/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button4/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.589     1.533    p1_button4/sync/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  p1_button4/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.730    p1_button4/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X5Y35          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.859     2.049    p1_button4/sync/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.071     1.604    p1_button4/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.561     1.505    random/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  random/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  random/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.099     1.745    random/M_x_q[15]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.790 r  random/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.790    random/M_w_q[26]_i_1_n_0
    SLICE_X8Y16          FDSE                                         r  random/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.829     2.019    random/clk_IBUF_BUFG
    SLICE_X8Y16          FDSE                                         r  random/M_w_q_reg[26]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X8Y16          FDSE (Hold_fdse_C_D)         0.120     1.638    random/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  random/M_x_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  random/M_x_q_reg[12]/Q
                         net (fo=4, routed)           0.099     1.743    random/M_x_q[12]
    SLICE_X8Y18          LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  random/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    random/M_w_q[4]_i_1_n_0
    SLICE_X8Y18          FDSE                                         r  random/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.827     2.017    random/clk_IBUF_BUFG
    SLICE_X8Y18          FDSE                                         r  random/M_w_q_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X8Y18          FDSE (Hold_fdse_C_D)         0.120     1.636    random/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X13Y18         FDSE                                         r  random/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  random/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.103     1.747    random/M_x_q[1]
    SLICE_X12Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.792 r  random/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    random/M_w_d[1]
    SLICE_X12Y18         FDRE                                         r  random/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.827     2.017    random/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  random/M_w_q_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121     1.637    random/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  random/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  random/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.109     1.753    random/M_w_q_reg_n_0_[28]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  random/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.798    random/M_w_q[9]_i_1_n_0
    SLICE_X10Y18         FDSE                                         r  random/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.827     2.017    random/clk_IBUF_BUFG
    SLICE_X10Y18         FDSE                                         r  random/M_w_q_reg[9]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         FDSE (Hold_fdse_C_D)         0.120     1.636    random/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.558     1.502    random/clk_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  random/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  random/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.110     1.753    random/M_x_q[10]
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  random/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.798    random/M_w_q[21]_i_1_n_0
    SLICE_X8Y19          FDSE                                         r  random/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X8Y19          FDSE                                         r  random/M_w_q_reg[21]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X8Y19          FDSE (Hold_fdse_C_D)         0.120     1.635    random/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.558     1.502    random/clk_IBUF_BUFG
    SLICE_X8Y19          FDSE                                         r  random/M_w_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDSE (Prop_fdse_C_Q)         0.164     1.666 r  random/M_w_q_reg[29]/Q
                         net (fo=3, routed)           0.056     1.722    random/M_w_q_reg_n_0_[29]
    SLICE_X8Y19          FDSE                                         r  random/M_z_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X8Y19          FDSE                                         r  random/M_z_q_reg[29]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X8Y19          FDSE (Hold_fdse_C_D)         0.053     1.555    random/M_z_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.136%)  route 0.122ns (36.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.558     1.502    random/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  random/M_x_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  random/M_x_q_reg[21]/Q
                         net (fo=2, routed)           0.122     1.788    random/M_x_q[21]
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  random/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.833    random/M_w_d[13]
    SLICE_X10Y19         FDRE                                         r  random/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  random/M_w_q_reg[13]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.657    random/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    edge_p1_button4/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y27   game_beta/players/M_p1_col1_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y27   game_beta/players/M_p1_col1_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   game_beta/players/M_p1_col2_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y27   game_beta/players/M_p1_score_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   game_beta/players/M_p1_score_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   game_beta/players/M_p1_col1_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   game_beta/players/M_p1_col2_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   game_beta/players/M_p1_col2_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   game_beta/players/M_p1_col2_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   game_beta/players/M_p1_col2_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   game_beta/players/M_p1_col2_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   game_beta/players/M_p1_col2_q_reg[4]/C



