INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/vivado/tw_on_fly/tw_on_fly.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_calc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/vivado/tw_on_fly/tw_on_fly.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
