{
    "code": "```verilog\nmodule TopModule (\n  logic clk,\n  logic ar,\n  logic d,\n  logic q\n);\n  always @(*) begin\n    if (ar) begin\n      q <= 1'b0;  // Asynchronous reset\n    end else if (clk) begin\n      q <= d;     // Capture data at positive clock edge\n    end\n  end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}