0.7
2020.2
Nov  8 2024
22:36:57
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.sim/sim_1/behav/xsim/glbl.v,1744642227,verilog,,,,glbl,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sim_1/new/chua_test.v,1745201284,verilog,,,,chua_rng_tb,,,,,,,,
D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sources_1/new/chua.v,1745201559,verilog,,D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_4/Lab4.srcs/sim_1/new/chua_test.v,,chua_rng;clock_div;debounce_rst;drv_mcp3202;drv_uart_tx;top_module,,,,,,,,
