
       Lattice Mapping Report File for Design Module 'PulseController'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 6 -oc Industrial
     PulseController_impl1.ngd -o PulseController_impl1_map.ncd -pr
     PulseController_impl1.prf -mp PulseController_impl1.mrp -lpf
     C:/Users/scott/Documents/PulseController/impl1/PulseController_impl1.lpf
     -lpf C:/Users/scott/Documents/PulseController/PulseController.lpf -c 0 -gui
     -msgset C:/Users/scott/Documents/PulseController/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/26/21  00:02:18

Design Summary
--------------

   Number of registers:    283 out of  1346 (21%)
      PFU registers:          283 out of  1280 (22%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       152 out of   640 (24%)
      SLICEs as Logic/ROM:    152 out of   640 (24%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         51 out of   640 (8%)
   Number of LUT4s:        255 out of  1280 (20%)
      Number used as logic LUTs:        153
      Number used as distributed RAM:     0
      Number used as ripple logic:      102
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 22 (68%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        Yes
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk: 151 loads, 151 rising, 0 falling (Driver: internal_oscillator )
     Net i2c1_scli: 1 loads, 1 rising, 0 falling (Driver: PIO scl )

                                    Page 1




Design:  PulseController                               Date:  03/26/21  00:02:18

Design Summary (cont)
---------------------
   Number of Clock Enables:  13
     Net clk_enable_56: 2 loads, 2 LSLICEs
     Net clk_enable_54: 4 loads, 4 LSLICEs
     Net clk_enable_18: 4 loads, 4 LSLICEs
     Net n775: 4 loads, 4 LSLICEs
     Net clk_enable_42: 13 loads, 13 LSLICEs
     Net a4_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net clk_enable_47: 3 loads, 3 LSLICEs
     Net clk_enable_11: 3 loads, 3 LSLICEs
     Net a3_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net a2_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net a1_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
     Net clk_enable_65: 7 loads, 7 LSLICEs
     Net a0_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
   Number of LSRs:  6
     Net n2162: 2 loads, 2 LSLICEs
     Net n2165: 3 loads, 3 LSLICEs
     Net rst_c: 9 loads, 8 LSLICEs
     Net a1_pulsein/high: 1 loads, 1 LSLICEs
     Net n2166: 4 loads, 4 LSLICEs
     Net a0_pulsein/high: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n767: 31 loads
     Net count_2: 28 loads
     Net o_select_indicator_c: 28 loads
     Net count_1: 25 loads
     Net count_0: 20 loads
     Net n769: 18 loads
     Net a0_pulsein/signal: 16 loads
     Net a1_pulsein/signal: 16 loads
     Net a2_pulsein/signal: 15 loads
     Net a3_pulsein/signal: 15 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: In "LOCATE COMP "sda" SITE "27" ;": Current SYS_CONFIG setting
     prohibits pin "27" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "scl" SITE "28" ;": Current SYS_CONFIG setting
     prohibits pin "28" to be used as user IO. This preference has been
     disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |

                                    Page 2




Design:  PulseController                               Date:  03/26/21  00:02:18

IO (PIO) Attributes (cont)
--------------------------
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| i_a2_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sda                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| scl                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a3_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a1_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a0_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_y1_pwm            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_y0_pwm            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_select_indicator  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a4_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal rst_N_18 was merged into signal rst_c
Signal clk_enable_67 was merged into signal n775
Signal GND_net undriven or does not drive anything - clipped.
Signal a0_pulsein/count_498_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a0_pulsein/count_498_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a0_pulsein/count_498_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_503_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_503_add_4_15/CO undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_503_add_4_1/S1 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_503_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_503_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_499_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_499_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_499_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a2_pulsein/count_500_add_4_1/S0 undriven or does not drive anything -
     clipped.

                                    Page 3




Design:  PulseController                               Date:  03/26/21  00:02:18

Removed logic (cont)
--------------------
Signal a2_pulsein/count_500_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a2_pulsein/count_500_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_501_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_501_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_501_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_502_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_502_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_502_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_504_add_4_1/S1 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_504_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_504_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_504_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_504_add_4_15/CO undriven or does not drive anything -
     clipped.
Block rst_I_0_1_lut was optimized away.
Block i962_1_lut_rep_21 was optimized away.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                internal_oscillator
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      3.02

Embedded Functional Block Connection Summary
--------------------------------------------

   Desired WISHBONE clock frequency: 50.0 MHz
   Clock source:                     clk
   Reset source:                     rst_c
   Functions mode:
      I2C #1 (Primary) Function:     ENABLED
      I2C #2 (Secondary) Function:   DISABLED
      SPI Function:                  DISABLED
      Timer/Counter Function:        DISABLED
      Timer/Counter Mode:            WB
      UFM Connection:                DISABLED
      PLL0 Connection:               DISABLED

                                    Page 4




Design:  PulseController                               Date:  03/26/21  00:02:18

Embedded Functional Block Connection Summary (cont)
---------------------------------------------------
      PLL1 Connection:               DISABLED
   I2C Function Summary:
   --------------------
      I2C Component:          PRIMARY
      I2C Addressing:         7BIT
      I2C Performance:        100kHz
      Slave Address:          0b0001001
      General Call:           DISABLED
      I2C Wake Up:            DISABLED
      I2C Component:          UFM/Configuration
      I2C Addressing:         7BIT
      I2C Performance:        100kHz
      Slave Address:          0b0001000
   SPI Function Summary:
   --------------------
      None
   Timer/Counter Function Summary:
   ------------------------------
      None
   UFM Function Summary:
   --------------------
      UFM Utilization:        General Purpose Flash Memory
      Available General
      Purpose Flash Memory:   511 Pages (511*128 Bits)

           EBR Blocks with Unique
      Initialization Data:    0

           WID		EBR Instance
      ---		------------


ASIC Components
---------------

Instance Name: internal_oscillator
         Type: OSCH
Instance Name: efb/EFBInst_0
         Type: EFB

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 41 MB
        










                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
