// Seed: 3306146639
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4
);
  logic [7:0] id_6;
  assign id_2 = -1;
  assign id_6[1] = (id_6);
endmodule
module module_1 #(
    parameter id_6 = 32'd88
) (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire _id_6
);
  parameter id_8 = 1 <= 1 & "";
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_0,
      id_5
  );
  wire [id_6 : id_6] id_9, id_10, id_11, id_12;
endmodule
