#Timing report of worst 94 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dout[0].RDATA_A1_o[8] (TDP36K clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[8] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[8].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 2
Startpoint: dout[0].RDATA_A1_o[17] (TDP36K clocked by clk)
Endpoint  : out:dout[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[17] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[33].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 3
Startpoint: dout[0].RDATA_A1_o[16] (TDP36K clocked by clk)
Endpoint  : out:dout[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[16] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[32].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 4
Startpoint: dout[0].RDATA_A1_o[15] (TDP36K clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[15] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[15].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 5
Startpoint: dout[0].RDATA_A1_o[14] (TDP36K clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[14] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[14].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 6
Startpoint: dout[0].RDATA_A1_o[13] (TDP36K clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[13] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[13].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 7
Startpoint: dout[0].RDATA_A1_o[12] (TDP36K clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[12] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[12].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 8
Startpoint: dout[0].RDATA_A1_o[11] (TDP36K clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[11] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[11].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 9
Startpoint: dout[0].RDATA_A1_o[10] (TDP36K clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[10] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[10].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 10
Startpoint: dout[0].RDATA_A1_o[9] (TDP36K clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[9] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[9].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 11
Startpoint: dout[0].RDATA_B1_o[17] (TDP36K clocked by clk)
Endpoint  : out:dout[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[17] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[35].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 12
Startpoint: dout[0].RDATA_A1_o[7] (TDP36K clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[7] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[7].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 13
Startpoint: dout[0].RDATA_A1_o[6] (TDP36K clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[6] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[6].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 14
Startpoint: dout[0].RDATA_A1_o[5] (TDP36K clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[5] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[5].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 15
Startpoint: dout[0].RDATA_A1_o[4] (TDP36K clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[4] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[4].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 16
Startpoint: dout[0].RDATA_A1_o[3] (TDP36K clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[3] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[3].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 17
Startpoint: dout[0].RDATA_A1_o[2] (TDP36K clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[2] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[2].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 18
Startpoint: dout[0].RDATA_A1_o[1] (TDP36K clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[1] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[1].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 19
Startpoint: dout[0].RDATA_A1_o[0] (TDP36K clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_A1_o[0] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[0].outpad[0] (.output)                                  1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 20
Startpoint: dout[0].RDATA_B1_o[1] (TDP36K clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[1] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[17].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 21
Startpoint: dout[0].RDATA_B1_o[16] (TDP36K clocked by clk)
Endpoint  : out:dout[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[16] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[34].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 22
Startpoint: dout[0].RDATA_B1_o[15] (TDP36K clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[15] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[31].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 23
Startpoint: dout[0].RDATA_B1_o[14] (TDP36K clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[14] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[30].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 24
Startpoint: dout[0].RDATA_B1_o[13] (TDP36K clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[13] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[29].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 25
Startpoint: dout[0].RDATA_B1_o[12] (TDP36K clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[12] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[28].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 26
Startpoint: dout[0].RDATA_B1_o[11] (TDP36K clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[11] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[27].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 27
Startpoint: dout[0].RDATA_B1_o[10] (TDP36K clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[10] (TDP36K) [clock-to-output]                0.500     2.019
out:dout[26].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 28
Startpoint: dout[0].RDATA_B1_o[9] (TDP36K clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[9] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[25].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 29
Startpoint: dout[0].RDATA_B1_o[7] (TDP36K clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[7] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[23].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 30
Startpoint: dout[0].RDATA_B1_o[6] (TDP36K clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[6] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[22].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 31
Startpoint: dout[0].RDATA_B1_o[5] (TDP36K clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[5] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[21].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 32
Startpoint: dout[0].RDATA_B1_o[4] (TDP36K clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[4] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[20].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 33
Startpoint: dout[0].RDATA_B1_o[3] (TDP36K clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[3] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[19].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 34
Startpoint: dout[0].RDATA_B1_o[2] (TDP36K clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[2] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[18].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 35
Startpoint: dout[0].RDATA_B1_o[0] (TDP36K clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[0] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[16].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 36
Startpoint: dout[0].RDATA_B1_o[8] (TDP36K clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
dout[0].RDATA_B1_o[8] (TDP36K) [clock-to-output]                 0.500     2.019
out:dout[24].outpad[0] (.output)                                 1.519     3.538
data arrival time                                                          3.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.538


#Path 37
Startpoint: din[25].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[9] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 38
Startpoint: din[26].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[26].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[10] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 39
Startpoint: din[27].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[11] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 40
Startpoint: din[28].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[12] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 41
Startpoint: din[29].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[13] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 42
Startpoint: din[30].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[14] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 43
Startpoint: din[31].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[15] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 44
Startpoint: din[34].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[34].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[16] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 45
Startpoint: din[35].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[35].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[17] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 46
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input)                                             0.000     0.000
dout[0].WEN_B1_i[0] (TDP36K)                                     1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 47
Startpoint: din[24].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[24].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[8] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 48
Startpoint: din[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[2].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[2] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 49
Startpoint: din[13].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[13] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 50
Startpoint: din[12].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[12] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 51
Startpoint: din[11].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[11] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 52
Startpoint: din[10].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[10] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 53
Startpoint: din[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[9] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 54
Startpoint: din[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[8].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[8] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 55
Startpoint: din[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[7].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[7] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 56
Startpoint: din[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[6].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[6] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 57
Startpoint: din[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[5].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[5] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 58
Startpoint: din[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[4].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[4] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 59
Startpoint: din[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[3].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[3] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 60
Startpoint: din[14].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[14] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 61
Startpoint: din[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[1].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[1] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 62
Startpoint: din[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[0].inpad[0] (.input)                                         0.000     0.000
dout[0].WDATA_A1_i[0] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 63
Startpoint: wr_addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[9].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[13] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 64
Startpoint: wr_addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[8].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[12] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 65
Startpoint: wr_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[7].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[11] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 66
Startpoint: wr_addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[6].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[10] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 67
Startpoint: wr_addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[5].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[9] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 68
Startpoint: wr_addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[4].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[8] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 69
Startpoint: wr_addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[3].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[7] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 70
Startpoint: wr_addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[2].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[6] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 71
Startpoint: wr_addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[1].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[5] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 72
Startpoint: rd_addr[6].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[6].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[10] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 73
Startpoint: din[23].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[7] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 74
Startpoint: din[22].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[6] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 75
Startpoint: din[21].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[5] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 76
Startpoint: din[20].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[4] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 77
Startpoint: din[19].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[3] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 78
Startpoint: din[18].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[18].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[2] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 79
Startpoint: din[17].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[1] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 80
Startpoint: din[16].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_B1_i[0] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 81
Startpoint: rd_addr[9].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[9].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[13] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 82
Startpoint: rd_addr[8].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[8].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[12] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 83
Startpoint: rd_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[7].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[11] (TDP36K)                                   1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 84
Startpoint: wr_addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[0].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_A1_i[4] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 85
Startpoint: rd_addr[5].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[5].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[9] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 86
Startpoint: rd_addr[4].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[4].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[8] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 87
Startpoint: rd_addr[3].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[3].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[7] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 88
Startpoint: rd_addr[2].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[2].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[6] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 89
Startpoint: rd_addr[1].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[1].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[5] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 90
Startpoint: rd_addr[0].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[0].inpad[0] (.input)                                     0.000     0.000
dout[0].ADDR_B1_i[4] (TDP36K)                                    1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_B1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 91
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WEN_A1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input)                                             0.000     0.000
dout[0].WEN_A1_i[0] (TDP36K)                                     1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 92
Startpoint: din[33].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[33].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[17] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 93
Startpoint: din[32].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[32].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[16] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#Path 94
Startpoint: din[15].inpad[0] (.input clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input)                                        0.000     0.000
dout[0].WDATA_A1_i[15] (TDP36K)                                  1.519     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
dout[0].CLK_A1_i[0] (TDP36K)                                     1.519     1.519
clock uncertainty                                                0.000     1.519
cell setup time                                                 -0.500     1.019
data required time                                                         1.019
--------------------------------------------------------------------------------
data required time                                                         1.019
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.500


#End of timing report
