0.6
2016.4
Jan 23 2017
19:19:20
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/AESL_axi_master_XSOBEL_INPUT_BUS.v,1498061837,systemVerilog,,,,AESL_axi_master_XSOBEL_INPUT_BUS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/AESL_axi_master_XSOBEL_OUTPUT_BUS.v,1498061837,systemVerilog,,,,AESL_axi_master_XSOBEL_OUTPUT_BUS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1498061837,systemVerilog,,,,AESL_axi_slave_AXILiteS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel.autotb.v,1498061837,systemVerilog,,,,apatb_sobel_top,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel.v,1498061745,systemVerilog,,,,sobel,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_AXILiteS_s_axi.v,1498061759,systemVerilog,,,,sobel_AXILiteS_s_axi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v,1498061759,systemVerilog,,,,sobel_XSOBEL_INPUT_BUS_m_axi;sobel_XSOBEL_INPUT_BUS_m_axi_buffer;sobel_XSOBEL_INPUT_BUS_m_axi_decoder;sobel_XSOBEL_INPUT_BUS_m_axi_fifo;sobel_XSOBEL_INPUT_BUS_m_axi_read;sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice;sobel_XSOBEL_INPUT_BUS_m_axi_throttl;sobel_XSOBEL_INPUT_BUS_m_axi_write,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v,1498061759,systemVerilog,,,,sobel_XSOBEL_OUTPUT_BUS_m_axi;sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer;sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder;sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo;sobel_XSOBEL_OUTPUT_BUS_m_axi_read;sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice;sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl;sobel_XSOBEL_OUTPUT_BUS_m_axi_write,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_input_buffebkb.v,1498061759,systemVerilog,,,,sobel_input_buffebkb;sobel_input_buffebkb_ram,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_mul_mul_10ncjv.v,1498061759,systemVerilog,,,,sobel_mul_mul_10ncjv;sobel_mul_mul_10ncjv_DSP48_1,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_mul_mul_11nckv.v,1498061759,systemVerilog,,,,sobel_mul_mul_11nckv;sobel_mul_mul_11nckv_DSP48_2,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_mul_mul_12nciv.v,1498061759,systemVerilog,,,,sobel_mul_mul_12nciv;sobel_mul_mul_12nciv_DSP48_0,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_mul_mul_13nclv.v,1498061759,systemVerilog,,,,sobel_mul_mul_13nclv;sobel_mul_mul_13nclv_DSP48_3,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_urem_10ns_6cgu.v,1498061759,systemVerilog,,,,sobel_urem_10ns_6cgu;sobel_urem_10ns_6cgu_div;sobel_urem_10ns_6cgu_div_u,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_urem_11ns_6chv.v,1498061759,systemVerilog,,,,sobel_urem_11ns_6chv;sobel_urem_11ns_6chv_div;sobel_urem_11ns_6chv_div_u,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_hls_proj/solution1/sim/verilog/sobel_urem_12ns_6cfu.v,1498061759,systemVerilog,,,,sobel_urem_12ns_6cfu;sobel_urem_12ns_6cfu_div;sobel_urem_12ns_6cfu_div_u,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
