We have two simulation model, one is using SMIC55 PLL and SRAM generated by Memory Compiler. This is used for ASIC synthesis. The other is using Xilinx MMC and BRAM, that is used to run on HAPS FPGA.

If "HAPS" is defined, you have to use "SPI" to load memory, and "preload" is not implemented.
