#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 18 18:14:03 2021
# Process ID: 27660
# Current directory: C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1
# Command line: vivado.exe -log system_AXI_GammaCorrection_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_AXI_GammaCorrection_0_0.tcl
# Log file: C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/system_AXI_GammaCorrection_0_0.vds
# Journal file: C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_AXI_GammaCorrection_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_AXI_GammaCorrection_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 831.395 ; gain = 176.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_AXI_GammaCorrection_0_0' [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ip/system_AXI_GammaCorrection_0_0/synth/system_AXI_GammaCorrection_0_0.vhd:94]
	Parameter kAXI_InputDataWidth bound to: 32 - type: integer 
	Parameter kAXI_OutputDataWidth bound to: 24 - type: integer 
	Parameter kInputColorWidth bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'AXI_GammaCorrection' declared at 'c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/AXI_GammaCorrection.vhd:57' bound to instance 'U0' of component 'AXI_GammaCorrection' [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ip/system_AXI_GammaCorrection_0_0/synth/system_AXI_GammaCorrection_0_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'AXI_GammaCorrection' [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/AXI_GammaCorrection.vhd:143]
	Parameter kAXI_InputDataWidth bound to: 32 - type: integer 
	Parameter kInputColorWidth bound to: 10 - type: integer 
	Parameter kAXI_OutputDataWidth bound to: 24 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StoredGammaCoefs' [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/StoredGammaCoefs.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/StoredGammaCoefs.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/StoredGammaCoefs.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/StoredGammaCoefs.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'StoredGammaCoefs' (1#1) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/StoredGammaCoefs.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/AXI_GammaCorrection.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/AXI_GammaCorrection.vhd:367]
INFO: [Synth 8-256] done synthesizing module 'AXI_GammaCorrection' (2#1) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ipshared/30c9/hdl/AXI_GammaCorrection.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'system_AXI_GammaCorrection_0_0' (3#1) [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ip/system_AXI_GammaCorrection_0_0/synth/system_AXI_GammaCorrection_0_0.vhd:94]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port s_axis_video_tdata[31]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port s_axis_video_tdata[30]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 901.039 ; gain = 245.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 901.039 ; gain = 245.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 901.039 ; gain = 245.746
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ip/system_AXI_GammaCorrection_0_0/xdc/AXI_GammaCorrection.xdc] for cell 'U0'
Finished Parsing XDC File [c:/SmartSystemsLab/SoC/SoCar/SoCar.srcs/sources_1/bd/system/ip/system_AXI_GammaCorrection_0_0/xdc/AXI_GammaCorrection.xdc] for cell 'U0'
Parsing XDC File [C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1010.703 ; gain = 3.445
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.703 ; gain = 355.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.703 ; gain = 355.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.703 ; gain = 355.410
---------------------------------------------------------------------------------
INFO: [Synth 8-7031] Trying to map ROM "rStoredCoefs1_5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "rStoredCoefs1_8" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "rStoredCoefs2_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1010.703 ; gain = 355.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StoredGammaCoefs 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AXI_GammaCorrection 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port s_axis_video_tdata[31]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port s_axis_video_tdata[30]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_GammaCorrection has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/axi_rresp_reg[0]' (FDRE) to 'U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_bresp_reg[0]' (FDRE) to 'U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1010.703 ; gain = 355.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|StoredGammaCoefs    | p_0_out    | 1024x8        | LUT            | 
|StoredGammaCoefs    | p_0_out    | 1024x8        | LUT            | 
|StoredGammaCoefs    | p_0_out    | 1024x8        | LUT            | 
|StoredGammaCoefs    | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
|AXI_GammaCorrection | p_0_out    | 1024x8        | LUT            | 
+--------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1016.645 ; gain = 361.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1018.387 ; gain = 363.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1046.402 ; gain = 391.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    18|
|3     |LUT3  |    39|
|4     |LUT4  |    34|
|5     |LUT5  |    76|
|6     |LUT6  |  1047|
|7     |MUXF7 |   366|
|8     |MUXF8 |   142|
|9     |FDRE  |    36|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+--------------------+------+
|      |Instance                                                  |Module              |Cells |
+------+----------------------------------------------------------+--------------------+------+
|1     |top                                                       |                    |  1759|
|2     |  U0                                                      |AXI_GammaCorrection |  1759|
|3     |    \GammaStorageCoefsGeneration[0].StoredGammaCoefsInst  |StoredGammaCoefs    |   576|
|4     |    \GammaStorageCoefsGeneration[1].StoredGammaCoefsInst  |StoredGammaCoefs_0  |   577|
|5     |    \GammaStorageCoefsGeneration[2].StoredGammaCoefsInst  |StoredGammaCoefs_1  |   580|
+------+----------------------------------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.145 ; gain = 406.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1062.145 ; gain = 297.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1062.145 ; gain = 406.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1062.145 ; gain = 654.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/system_AXI_GammaCorrection_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_AXI_GammaCorrection_0_0, cache-ID = f68bdc0e89f48a2a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/SmartSystemsLab/SoC/SoCar/SoCar.runs/system_AXI_GammaCorrection_0_0_synth_1/system_AXI_GammaCorrection_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_AXI_GammaCorrection_0_0_utilization_synth.rpt -pb system_AXI_GammaCorrection_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 18:15:07 2021...
