part=xc7z007sclg225-2

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=10ns
clock_uncertainty=27%
syn.file=./loadstore.cpp
syn.file=./loadstore.h
tb.file=./test_lsm.cpp
syn.top=execute
cosim.trace_level=none
cosim.rtl=vhdl