{"vcs1":{"timestamp_begin":1765692882.708401899, "rt":5.07, "ut":3.08, "st":0.41}}
{"vcselab":{"timestamp_begin":1765692887.808261153, "rt":2.09, "ut":0.58, "st":0.07}}
{"link":{"timestamp_begin":1765692889.916482281, "rt":0.28, "ut":0.17, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765692882.426988729}
{"VCS_COMP_START_TIME": 1765692882.426988729}
{"VCS_COMP_END_TIME": 1765692890.261411753}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 405308}}
{"vcselab": {"peak_mem": 258048}}
