# 2017302580229_郝渊科

> homework 7

### P3

**Memeory**

The shared system bus can only execute one read/write operation of memory at a time, thus maximum delay is  **(n-1)D**.

**Bus**

Only one packet is allowed to travel the bus at a time, thus maximum delay is **(n-1)D**.

**Crossbar**

There is no blocking in crossbar if no multiple packets are forwarded to the same output port at the same time, thus maximum delay is **0**.



### Q4

1. **Three time slots**.

   One possible case:

   |                 TS1                 |                 TS2                 |                 TS3                 |
   | :---------------------------------: | :---------------------------------: | :---------------------------------: |
   | X in inputport 1 ---> output port X | X in inputport 2 ---> output port X | Z in inputport 3 ---> output port Z |
   | Y in inputport 2 ---> output port Y | Y in inputport 3 ---> output port Y |                                     |
   |     Y in inputport 3 is blocked     |    Z in output 3 is HOC blocked     |                                     |

2. **Three time slots**.

   Considering that not-null input quque always tranfers packets, the possible transmission processes are:

   **case1**

   |                 TS1                 |                 TS2                 |                 TS3                 |
   | :---------------------------------: | :---------------------------------: | :---------------------------------: |
   | X in inputport 1 ---> output port X | X in inputport 2 ---> output port X | Z in inputport 3 ---> output port Z |
   | Y in inputport 2 ---> output port Y | Y in inputport 3 ---> output port Y |                                     |
   |     Y in inputport 3 is blocked     |    Z in output 3 is HOC blocked     |                                     |

   **case2**

   |                 TS1                 |                 TS2                 |                 TS3                 |
   | :---------------------------------: | :---------------------------------: | :---------------------------------: |
   | X in inputport 1 ---> output port X | X in inputport 2 ---> output port X | X in inputport 2 ---> output port X |
   | Y in inputport 3 ---> output port Y | Y in inputport 2 ---> output port Y |                                     |
   |     Y in inputport 2 is blocked     |    X in output 2 is HOC blocked     |                                     |



### Q5

a. 

| address prefix    | link  interface |
| :---------------- | :-------------- |
| 11100000 00       | 0               |
| 11100000 01000000 | 1               |
| 1110000           | 2               |
| 11100001 1        | 3               |
| otherwise         | 3               |

b.

* No match in the1st-4th prefixes, so the interface is 3.
* First 8 bits match 3th and 4th prefix, the 9th bit matches the former rather than the latter, so the interface is 2.
* The first 8 bits match 3th and 4th prefix, however the first 9 bits also match the 4th prefix, so the interface is 3.

