#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 20 08:19:59 2025
# Process ID: 2620
# Current directory: P:/PLD_VHDL/STOPWATCH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11032 P:\PLD_VHDL\STOPWATCH\Stopwatch.xpr
# Log file: P:/PLD_VHDL/STOPWATCH/vivado.log
# Journal file: P:/PLD_VHDL/STOPWATCH\vivado.jou
# Running On: PC-077, OS: Windows, CPU Frequency: 3293 MHz, CPU Physical cores: 4, Host memory: 4160 MB
#-----------------------------------------------------------
start_gui
open_project P:/PLD_VHDL/STOPWATCH/Stopwatch.xpr
update_compile_order -fileset sources_1
save_project_as UART_TX P:/PLD_VHDL/UART_TX -force
update_files -from_files P:/PLD_VHDL/UART_TX/sources/rp_top.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/rp_top.vhd -filesets [get_filesets *]
close [ open P:/PLD_VHDL/UART_TX/sources/uart_tx.vhd w ]
add_files P:/PLD_VHDL/UART_TX/sources/uart_tx.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files P:/PLD_VHDL/STOPWATCH/SOURCES/seg_disp_driver.dcp] -no_script -reset -force -quiet
remove_files  P:/PLD_VHDL/STOPWATCH/SOURCES/seg_disp_driver.dcp
add_files -norecurse P:/PLD_VHDL/UART_TX/sources/seg_disp_driver.dcp
update_compile_order -fileset sources_1
update_files -from_files P:/PLD_VHDL/UART_TX/sources/ce_gen.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/ce_gen.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/bcd_counter.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/bcd_counter.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/stopwatch_fsm.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/stopwatch_fsm.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/btn_in.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/btn_in.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/sync_reg.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/sync_reg.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/debouncer.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/debouncer.vhd -filesets [get_filesets *]
update_files -from_files P:/PLD_VHDL/UART_TX/sources/edge_detector.vhd -to_files P:/PLD_VHDL/STOPWATCH/SOURCES/edge_detector.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rp_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files P:/PLD_VHDL/STOPWATCH/sources/stopwatch_fsm_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files P:/PLD_VHDL/STOPWATCH/SOURCES/SIM/ce_gen_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files P:/PLD_VHDL/STOPWATCH/sources/bcd_counter_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {P:/PLD_VHDL/STOPWATCH/sources/stopwatch_fsm_tb.vhd P:/PLD_VHDL/STOPWATCH/SOURCES/SIM/ce_gen_tb.vhd P:/PLD_VHDL/STOPWATCH/sources/bcd_counter_tb.vhd}
export_ip_user_files -of_objects  [get_files P:/PLD_VHDL/STOPWATCH/SOURCES/SIM/btn_in_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 P:/PLD_VHDL/STOPWATCH/SOURCES/SIM/btn_in_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse P:/PLD_VHDL/UART_TX/sources/stopwatch_fsm_tb.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open P:/PLD_VHDL/UART_TX/sources/uart_tx_tb.vhd w ]
add_files -fileset sim_1 P:/PLD_VHDL/UART_TX/sources/uart_tx_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source uart_tx_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/uart_tx_tb/uart_tx_i/pres_st}} 
current_wave_config {Untitled 1}
add_wave {{/uart_tx_tb/uart_tx_i/next_st}} 
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/uart_tx_tb/uart_tx_i/Tx_data_comb}} 
current_wave_config {Untitled 1}
add_wave {{/uart_tx_tb/uart_tx_i/Tx_data_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {P:/PLD_VHDL/UART_TX/UART_TX.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {P:/PLD_VHDL/UART_TX/UART_TX.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
relaunch_sim
close_sim
launch_simulation
