$date
	Fri Sep 26 10:57:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var reg 1 $ Resetn $end
$scope module FF $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 $ Resetn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
x!
$end
#20
1!
1"
#40
0#
0"
#60
0!
1$
1#
1"
#80
0"
#100
1"
