# TCL 5-day-Workshop [VSD-IAT]
A 5 day intense workshop using VSD's VM VDI on TCL Scripting to automate  RTL to GDSII process.
## Day 1 :
### - Intro to TCL SCripting :
#### Different necessary user interface dialogues 
   ![Screenshot from 2023-06-17 20-13-11](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/483f159a-e36d-41cb-8f58-73e30f11f981)
   ![Screenshot from 2023-06-17 20-12-59](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/c8f74a41-67c8-4b2f-9d87-150d7a6d5193)


## Day 2 :
### - Generating matrix to store contents of given use file :
   ![Screenshot from 2023-06-17 20-13-22](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/366a8474-12e8-4874-97ae-62f9298e233f)
### - Finding total rows and columns in given file :
   ![Screenshot from 2023-06-18 18-05-16](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/e58c3938-197a-4a6a-8da9-940b5eecf21b)


## Day 3 :
### - Setting clock constraints :
   ![Screenshot from 2023-06-18 18-06-02](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/f624ee3a-6be7-4757-a09b-ebf3351742f9)
   ![Screenshot from 2023-06-19 10-20-56](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/0f4f6d76-f590-429d-8355-97fcc2516bff)
### - Differentiating bits and busses :
   ![Screenshot from 2023-06-19 10-31-33](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/2125808b-539b-4598-9105-9b20675f77fe)
   ![Screenshot from 2023-06-19 12-44-29](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/b8328339-f1ef-4095-8250-c7daa801c5bd)
### - Auto Creating input constraint variables :
   ![Screenshot from 2023-06-19 10-28-47](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/29b8d5c7-8b6a-4783-9785-69b1025ffc46)


## Day 4 :
### - Auto Creating output constraint variables :
   ![Screenshot from 2023-06-20 20-28-03](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/00690525-2498-44f1-944a-170235cc5668)
### - Performing hierarchy check on Auto-read Verilog Files [No Errors] :
   ![Screenshot from 2023-06-19 12-44-29](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/a21d9450-bb64-4a1c-9b9f-1495ae3bd566)
   ![Screenshot from 2023-06-19 12-57-20](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/d3e5dfa8-7609-4349-b9d8-5f2cbd289387)
   ![Screenshot from 2023-06-19 12-57-15](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/8f275c19-1984-46d5-aad9-f3cfd301c2d6)
### - Performing hierarchy check on Auto-read Verilog Files [Injected Errors] :
   ![Screenshot from 2023-06-19 13-03-06](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/c96826fc-0edc-4da6-8495-c400bbabbd94)
   ![Screenshot from 2023-06-19 13-03-57](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/c37f6f05-d6a2-40e9-8068-6084cedf8f32)
   ![Screenshot from 2023-06-19 13-02-32](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/c517ac5e-6651-40c4-be99-ac68756dd9d1)
### - Running Synthesis via Yosys :
   ![Screenshot from 2023-06-20 10-13-16](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/09fc14f5-668f-44b1-aa2e-78c7e7381af9)
   ![Screenshot from 2023-06-20 10-23-51](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/5ca7bc12-8ede-4b31-9aa2-62264f43d073)
### - Error Handling [Injected error] :
   ![Screenshot from 2023-06-20 10-14-31](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/dfe50515-1807-4440-950d-5bd129dbb6ce)
   ![Screenshot from 2023-06-20 10-19-05](https://github.com/pratheekgg/TCL-5-day-Workshop-VSD-IAT-/assets/121636887/cc1c4b45-2547-4a38-b658-615867231448)

  
## Day 5 :
### - Intro to proc. and conf. files :
###> - Intro to proc. and conf. files :



















   
