// Seed: 4255244179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  assign module_1.id_0 = 0;
  wire id_10;
endmodule
macromodule module_1 (
    output tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11;
  wire id_12 = id_12;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11
  );
endmodule
