Multiplication instructions latency and throughput



Latency: mul , registersize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27364      30179      10228      10141      10128          0          0 
     27128      29990      10228      10137      10128          0          0 
     27201      29991      10228      10141      10128          0          0 
     27194      29989      10228      10131      10128          0          0 
     27130      29989      10228      10130      10128          0          0 
     27191      29989      10228      10130      10128          0          0 
     27202      29989      10228      10130      10128          0          0 
     27134      29989      10228      10130      10128          0          0 


Throughput: mul , registersize 8 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9220      10172      20228      20128          0      10000          0 
      9048       9992      20228      20128          0      10000          0 
      9039       9991      20228      20128          0      10000          0 
      9043       9991      20228      20128          0      10000          0 
      9053       9991      20228      20128          0      10000          0 
      9065       9991      20228      20128          0      10000          0 
      9075       9991      20228      20128          0      10000          0 
      9077       9992      20228      20128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9205      10180      20228      20128          0          0          1 
      9044       9991      20228      20128          0          0          1 
      9052       9991      20228      20128          0          0          1 
      9066       9993      20228      20128          0          0          1 
      9072       9992      20228      20128          0          0          1 
      9072       9991      20228      20128          0          0          1 
      9056       9991      20228      20128          0          0          1 
      9052       9991      20228      20128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9524      10152      20228      20128        102          0      20140 
      9385       9991      20228      20128        110          0      20169 
      9381       9993      20228      20128        110          0      20169 
      9367       9991      20228      20128        110          0      20168 
      9357       9991      20228      20128        110          0      20173 
      9345       9991      20228      20128        100          0      20143 
      9347       9991      20228      20128        100          0      20143 
      9359       9991      20228      20128        100          0      20143 


Throughput with memory operand: mul , registersize 8 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10007      10340      20228      30128          4      10015       5003 
     10133      10480      20228      30128         16      10015       5001 
     10083      10423      20228      30128          6      10012       5005 
     10141      10504      20228      30128         13      10027       5003 
     10154      10491      20228      30128         16      10006       5005 
     10156      10457      20228      30128          9      10011       5006 
      9878      10170      20228      30128         11      10008       5004 
     10078      10385      20228      30128          8      10002       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8953      10222      20228      30128       5003          0          1 
      8749       9999      20228      30128       5003          0          1 
      8755       9997      20228      30128       5001          0          1 
      8769       9999      20228      30128       5001          0          1 
      8777       9998      20228      30128       5001          0          1 
      8786       9998      20228      30128       5002          0          1 
      8782       9997      20228      30128       5001          0          1 
      8773       9996      20228      30128       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8956      10210      20228      30128        111          0      20170 
      8765      10004      20228      30128        108          0      20162 
      8755      10005      20228      30128        111          0      20173 
      8755      10005      20228      30128        111          0      20165 
      8765      10004      20228      30128        101          0      20140 
      8773      10004      20228      30128        101          0      20140 
      8782      10004      20228      30128        101          0      20140 
      8790      10004      20228      30128        101          0      20140 


Latency: mul , registersize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36198      41231      10228      40164      40128      10010          0 
     35994      41077      10228      40157      40128       9998          0 
     36016      41068      10228      40166      40128       9999          0 
     35980      41012      10228      40132      40128      10008          0 
     35924      41011      10228      40132      40128      10008          0 
     36015      41012      10228      40132      40128      10008          0 
     35917      41014      10228      40132      40128      10008          0 
     36004      41010      10228      40132      40128      10008          0 


Throughput: mul , registersize 16 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13548      15442      20228      50128       9838      13506          0 
     13256      15083      20228      50128       9827      13468          0 
     13274      15122      20228      50128       9823      13501          0 
     13240      15107      20228      50128       9857      13484          0 
     13210      15094      20228      50128       9869      13493          0 
     13256      15127      20228      50128       9830      13501          0 
     13258      15108      20228      50128       9825      13511          0 
     13272      15107      20228      50128       9857      13484          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12583      15292      20228      50128          0          0       7006 
     12369      15038      20228      50128          0          0       7082 
     12410      15069      20228      50128          0          0       7064 
     12458      15106      20228      50128          0          0       7050 
     12462      15096      20228      50128          0          0       7015 
     12539      15206      20228      50128          0          0       7030 
     12400      15067      20228      50128          0          0       7064 
     12420      15104      20228      50128          0          0       7050 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13889      15344      20228      50128       9780          0      50177 
     13711      15128      20228      50128       9756          0      50192 
     13805      15207      20228      50128       9745          0      50149 
     13657      15056      20228      50128       9716          0      50155 
     13592      15010      20228      50128       9742          0      50179 
     13663      15110      20228      50128       9749          0      50153 
     13764      15207      20228      50128       9745          0      50149 
     13652      15052      20228      50128       9716          0      50155 


Throughput with memory operand: mul , registersize 16 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12499      14278      20228      60128       9779      12901       5002 
     12127      13854      20228      60128       9796      12844       5002 
     12194      13909      20228      60128       9776      12874       5002 
     12218      13914      20228      60128       9789      12898       5002 
     12180      13864      20228      60128       9788      12878       5003 
     12174      13875      20228      60128       9762      12871       5002 
     12150      13863      20228      60128       9766      12865       5003 
     12093      13816      20228      60128       9767      12866       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12765      14106      20228      60128       5002          0       7726 
     12513      13836      20228      60128       5003          0       7701 
     12494      13793      20228      60128       5002          0       7744 
     12568      13854      20228      60128       5001          0       7712 
     12553      13824      20228      60128       5002          0       7714 
     12574      13866      20228      60128       5002          0       7687 
     12525      13833      20228      60128       5003          0       7700 
     12493      13815      20228      60128       5003          0       7697 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12440      14181      20228      60128       9781          0      50173 
     12250      13945      20228      60128       9787          0      50181 
     12157      13843      20228      60128       9769          0      50194 
     12198      13905      20228      60128       9792          0      50181 
     12152      13879      20228      60128       9782          0      50185 
     12107      13831      20228      60128       9780          0      50156 
     12160      13873      20228      60128       9763          0      50154 
     12146      13840      20228      60128       9759          0      50162 


Latency: mul , registersize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     38571      42531      10228      30149      30128       6891          0 
     38509      42525      10228      30143      30128       6908          0 
     38529      42515      10228      30149      30128       6906          0 
     38676      42677      10228      30236      30160       6913          0 
     38674      42704      10228      30195      30160       6901          0 
     38678      42649      10228      30233      30160       6908          0 
     38484      42516      10228      30128      30128       6909          0 
     38572      42516      10228      30128      30128       6909          0 


Throughput: mul , registersize 32 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9104      10364      20228      40128       8204      10007          0 
      8931      10174      20228      40128       8204      10007          0 
      8921      10176      20228      40128       8204      10007          0 
      8871      10135      20228      40128       8204      10007          0 
      8899      10174      20228      40128       8204      10007          0 
      8874      10131      20228      40128       8204      10007          0 
      8884      10135      20228      40128       8204      10007          0 
      8895      10133      20228      40128       8204      10007          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9068      10362      20228      40128          0          0       5502 
      8907      10177      20228      40128          0          0       5501 
      8915      10175      20228      40128          0          0       5501 
      8925      10176      20228      40128          0          0       5501 
      8899      10134      20228      40128          0          0       5503 
      8906      10133      20228      40128          0          0       5503 
      8895      10133      20228      40128          0          0       5503 
      8885      10135      20228      40128          0          0       5503 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10235      11283      20228      40128       6405          0      40161 
      9216      10176      20228      40128       6408          0      40172 
      9205      10175      20228      40128       6408          0      40172 
      9203      10177      20228      40128       6408          0      40172 
      9171      10132      20228      40128       6402          0      40165 
      9183      10134      20228      40128       6402          0      40165 
      9192      10134      20228      40128       6402          0      40165 
      9205      10133      20228      40128       6402          0      40165 


Throughput with memory operand: mul , registersize 32 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9425      10401      20228      50128       7742      10018       5003 
      9223      10166      20228      50128       7742      10000       5002 
      9230      10168      20228      50128       7742      10000       5002 
      9187      10128      20228      50128       7738      10000       5002 
      9175      10128      20228      50128       7738      10000       5002 
      9169      10130      20228      50128       7738      10000       5002 
      9159      10129      20228      50128       7738      10000       5002 
      9163      10128      20228      50128       7738      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9151      10426      20228      50128       5002          0       6008 
      8919      10171      20228      50128       5003          0       6005 
      8903      10165      20228      50128       5002          0       6005 
      8862      10130      20228      50128       5002          0       6007 
      8862      10129      20228      50128       5002          0       6007 
      8876      10127      20228      50128       5002          0       6007 
      8886      10130      20228      50128       5002          0       6007 
      8893      10130      20228      50128       5002          0       6007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9119      10404      20228      50128       6363          0      40165 
      8903      10172      20228      50128       6354          0      40158 
      8898      10167      20228      50128       6354          0      40153 
      8913      10172      20228      50128       6355          0      40162 
      8921      10168      20228      50128       6354          0      40153 
      8892      10131      20228      50128       6356          0      40149 
      8901      10129      20228      50128       6356          0      40149 
      8895      10130      20228      50128       6356          0      40149 


Latency: mul , registersize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27332      30178      10228      20155      20128          0          0 
     27148      29992      10228      20153      20128          0          0 
     27219      29992      10228      20147      20128          0          0 
     27166      29992      10228      20132      20128          0          0 
     27142      29992      10228      20132      20128          0          0 
     27221      29993      10228      20132      20128          0          0 
     27172      29992      10228      20132      20128          0          0 
     27138      29992      10228      20132      20128          0          0 


Throughput: mul , registersize 64 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9088      10360      20228      30128          0      10003          0 
      8933      10171      20228      30128          0      10003          0 
      8939      10169      20228      30128          0      10003          0 
      8894      10128      20228      30128          0      10003          0 
      8881      10128      20228      30128          0      10003          0 
      8875      10128      20228      30128          0      10003          0 
      8865      10128      20228      30128          0      10003          0 
      8871      10131      20228      30128          0      10003          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8545      10682      20228      30128          0          0      10001 
      8146      10171      20228      30128          0          0      10001 
      8147      10169      20228      30128          0          0      10001 
      8138      10168      20228      30128          0          0      10001 
      8095      10128      20228      30128          0          0      10001 
      8090      10128      20228      30128          0          0      10001 
      8079      10128      20228      30128          0          0      10001 
      8085      10132      20228      30128          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8935      10168      20228      30128        102          0      30148 
      8890      10128      20228      30128        100          0      30144 
      8879      10128      20228      30128        100          0      30144 
      8871      10128      20228      30128        100          0      30144 
      8861      10128      20228      30128        100          0      30144 
      8873      10131      20228      30128        100          0      30144 
      8881      10129      20228      30128        100          0      30144 
      8891      10128      20228      30128        100          0      30144 


Throughput with memory operand: mul , registersize 64 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9103      10377      20228      40128          0      10017       5002 
      8929      10167      20228      40128          0      10000       5002 
      8931      10168      20228      40128          0      10000       5002 
      8893      10131      20228      40128          0      10000       5002 
      8883      10130      20228      40128          0      10000       5002 
      8869      10127      20228      40128          0      10000       5002 
      8859      10127      20228      40128          0      10000       5002 
      8865      10128      20228      40128          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9072      10330      20228      40128       5002          0      10001 
      8931      10166      20228      40128       5002          0      10001 
      8925      10171      20228      40128       5002          0      10001 
      8876      10127      20228      40128       5002          0      10001 
      8870      10127      20228      40128       5002          0      10001 
      8862      10127      20228      40128       5002          0      10001 
      8870      10128      20228      40128       5002          0      10001 
      8878      10127      20228      40128       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9797      10825      20228      40128        105          0      30153 
      9193      10167      20228      40128        102          0      30148 
      9204      10168      20228      40128        102          0      30148 
      9178      10129      20228      40128        100          0      30144 
      9187      10129      20228      40128        100          0      30144 
      9197      10127      20228      40128        100          0      30144 
      9195      10127      20228      40128        100          0      30144 
      9179      10127      20228      40128        100          0      30144 


Latency: imul , registersize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26506      30184      10228      10141      10128          0          0 
     26281      29989      10228      10141      10128          0          0 
     26264      29990      10228      10137      10128          0          0 
     26335      29990      10228      10140      10128          0          0 
     26291      29989      10228      10130      10128          0          0 
     26253      29989      10228      10130      10128          0          0 
     26329      29990      10228      10130      10128          0          0 
     26305      29989      10228      10130      10128          0          0 


Throughput: imul , registersize 8 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9667      11015      20228      20128          0      10000          0 
      8778       9991      20228      20128          0      10000          0 
      8777       9990      20228      20128          0      10000          0 
      8769       9991      20228      20128          0      10000          0 
      8759       9993      20228      20128          0      10000          0 
      8749       9992      20228      20128          0      10000          0 
      8747       9992      20228      20128          0      10000          0 
      8757       9993      20228      20128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8933      10185      20228      20128          0          0          1 
      8777       9991      20228      20128          0          0          1 
      8780       9992      20228      20128          0          0          1 
      8768       9992      20228      20128          0          0          1 
      8760       9991      20228      20128          0          0          1 
      8752       9993      20228      20128          0          0          1 
      8738       9992      20228      20128          0          0          1 
      8748       9992      20228      20128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9999      11416      20228      20128        101          0      20143 
      8742       9992      20228      20128        110          0      20170 
      8746       9991      20228      20128        110          0      20169 
      8754       9991      20228      20128        110          0      20167 
      8768       9993      20228      20128        110          0      20167 
      8776       9992      20228      20128        100          0      20143 
      8779       9991      20228      20128        100          0      20143 
      8771       9993      20228      20128        100          0      20143 


Throughput with memory operand: imul , registersize 8 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9229      10203      20228      30128          0      10015       5002 
      9057       9998      20228      30128          0      10000       5002 
      9067       9998      20228      30128          0      10000       5003 
      9076       9998      20228      30128          0      10000       5001 
      9076       9997      20228      30128          0      10000       5001 
      9066       9997      20228      30128          0      10000       5001 
      9060       9999      20228      30128          0      10000       5001 
      9046       9997      20228      30128          0      10000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8966      10197      20228      30128       5002          0          1 
      8783       9996      20228      30128       5002          0          1 
      8771       9997      20228      30128       5003          0          1 
      8764       9997      20228      30128       5001          0          1 
      8754       9998      20228      30128       5001          0          1 
      8752       9998      20228      30128       5001          0          1 
      8758       9998      20228      30128       5001          0          1 
      8772       9998      20228      30128       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8997      10258      20228      30128        110          0      20168 
      8775       9997      20228      30128        110          0      20170 
      8785       9996      20228      30128        110          0      20172 
      8784       9997      20228      30128        100          0      20136 
      8774       9997      20228      30128        100          0      20136 
      8765       9998      20228      30128        100          0      20136 
      8753       9997      20228      30128        100          0      20136 
      8749       9997      20228      30128        100          0      20136 


Latency: imul , registersize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37070      40867      10228      40169      40128       9995          0 
     37014      40900      10228      40156      40128       9996          0 
     37073      40856      10228      40161      40128      10001          0 
     36951      40830      10228      40132      40128      10004          0 
     37036      40832      10228      40132      40128      10004          0 
     36977      40831      10228      40132      40128      10004          0 
     36997      40830      10228      40132      40128      10004          0 
     37022      40831      10228      40132      40128      10004          0 


Throughput: imul , registersize 16 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13488      15357      20228      50128       9828      13535          0 
     13235      15082      20228      50128       9819      13478          0 
     13259      15133      20228      50128       9786      13509          0 
     13201      15091      20228      50128       9855      13468          0 
     13219      15094      20228      50128       9869      13493          0 
     13272      15125      20228      50128       9830      13501          0 
     13276      15110      20228      50128       9825      13511          0 
     13260      15108      20228      50128       9857      13484          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13360      15234      20228      50128          0          0       7010 
     13277      15118      20228      50128          0          0       7061 
     13301      15142      20228      50128          0          0       7091 
     13275      15132      20228      50128          0          0       7017 
     13219      15092      20228      50128          0          0       7052 
     13300      15194      20228      50128          0          0       6996 
     13263      15124      20228      50128          0          0       7071 
     13291      15135      20228      50128          0          0       7017 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13615      15538      20228      50128       9760          0      50152 
     13269      15120      20228      50128       9747          0      50193 
     13338      15182      20228      50128       9760          0      50183 
     13300      15157      20228      50128       9751          0      50163 
     13265      15141      20228      50128       9781          0      50166 
     13240      15128      20228      50128       9754          0      50163 
     13217      15086      20228      50128       9753          0      50156 
     13320      15180      20228      50128       9744          0      50164 


Throughput with memory operand: imul , registersize 16 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13439      14362      20228      60128       9815      12978       5003 
     13296      14199      20228      60128       9821      12960       5002 
     13322      14206      20228      60128       9794      12951       5003 
     13320      14179      20228      60128       9822      12966       5002 
     13354      14228      20228      60128       9827      12948       5006 
     13262      14155      20228      60128       9779      12929       5003 
     13181      14085      20228      60128       9795      12918       5004 
     13404      14317      20228      60128       9817      12979       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12557      14346      20228      60128       5002          0       7561 
     12440      14192      20228      60128       5003          0       7595 
     12448      14183      20228      60128       5002          0       7564 
     12410      14118      20228      60128       5002          0       7600 
     12426      14154      20228      60128       5002          0       7601 
     12426      14174      20228      60128       5002          0       7585 
     12360      14119      20228      60128       5003          0       7584 
     12331      14074      20228      60128       5003          0       7609 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13265      15096      20228      60128       9777          0      50185 
     12194      13893      20228      60128       9787          0      50180 
     12182      13898      20228      60128       9762          0      50183 
     12101      13822      20228      60128       9794          0      50184 
     12139      13865      20228      60128       9769          0      50174 
     12147      13850      20228      60128       9787          0      50174 
     12212      13908      20228      60128       9778          0      50166 
     12152      13829      20228      60128       9788          0      50154 


Latency: imul , registersize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37500      42706      10228      30156      30128       6898          0 
     37222      42503      10228      30132      30128       6900          0 
     37318      42504      10228      30132      30128       6900          0 
     37215      42480      10228      30128      30128       6890          0 
     37288      42504      10228      30133      30128       6900          0 
     37254      42481      10228      30128      30128       6890          0 
     37229      42482      10228      30128      30128       6890          0 
     37288      42481      10228      30128      30128       6890          0 


Throughput: imul , registersize 32 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9119      10387      20228      40128       8204      10007          0 
      8945      10175      20228      40128       8204      10007          0 
      8941      10175      20228      40128       8204      10007          0 
      8933      10175      20228      40128       8204      10007          0 
      8883      10132      20228      40128       8204      10007          0 
      8873      10132      20228      40128       8204      10007          0 
      8869      10133      20228      40128       8204      10007          0 
      8877      10131      20228      40128       8204      10007          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8812      10396      20228      40128          0          0       5500 
      8632      10177      20228      40128          0          0       5501 
      8638      10176      20228      40128          0          0       5501 
      8614      10133      20228      40128          0          0       5503 
      8620      10133      20228      40128          0          0       5503 
      8629      10134      20228      40128          0          0       5503 
      8620      10131      20228      40128          0          0       5503 
      8606      10133      20228      40128          0          0       5503 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9714      10371      20228      40128       6408          0      40171 
      9520      10174      20228      40128       6408          0      40172 
      9521      10176      20228      40128       6408          0      40172 
      9490      10130      20228      40128       6402          0      40165 
      9502      10130      20228      40128       6402          0      40165 
      9508      10133      20228      40128       6402          0      40165 
      9520      10133      20228      40128       6402          0      40165 
      9506      10131      20228      40128       6402          0      40165 


Throughput with memory operand: imul , registersize 32 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9288      10583      20228      50128       7743      10018       5003 
      8937      10190      20228      50128       7748      10000       5002 
      8874      10129      20228      50128       7738      10000       5002 
      8866      10130      20228      50128       7738      10000       5002 
      8872      10127      20228      50128       7738      10000       5002 
      8882      10130      20228      50128       7738      10000       5002 
      8891      10130      20228      50128       7738      10000       5002 
      8899      10127      20228      50128       7738      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9123      10387      20228      50128       5003          0       6011 
      8941      10173      20228      50128       5003          0       6005 
      8922      10167      20228      50128       5002          0       6005 
      8879      10127      20228      50128       5002          0       6007 
      8873      10130      20228      50128       5002          0       6007 
      8863      10128      20228      50128       5002          0       6007 
      8869      10127      20228      50128       5002          0       6007 
      8877      10128      20228      50128       5002          0       6007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8732      10592      20228      50128       6358          0      40161 
      8395      10170      20228      50128       6354          0      40158 
      8389      10167      20228      50128       6354          0      40153 
      8345      10129      20228      50128       6356          0      40149 
      8338      10128      20228      50128       6356          0      40149 
      8332      10129      20228      50128       6356          0      40149 
      8327      10128      20228      50128       6356          0      40149 
      8333      10128      20228      50128       6356          0      40149 


Latency: imul , registersize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27136      33493      10228      20818      20337         43          0 
     27526      34254      10228      20998      20393         61          0 
     28081      34079      10228      21084      20402         54          0 
     27094      33252      10228      20798      20351         53          0 
     28918      35092      10228      21317      20469         52          0 
     28184      34186      10228      21082      20410         75          0 
     27209      33096      10228      20847      20341         55          0 
     27505      33894      10228      20973      20391         33          0 


Throughput: imul , registersize 64 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8963      10526      20228      30128          0      10003          0 
      8647      10167      20228      30128          0      10003          0 
      8639      10168      20228      30128          0      10003          0 
      8628      10168      20228      30128          0      10003          0 
      8621      10168      20228      30128          0      10003          0 
      8594      10130      20228      30128          0      10003          0 
      8600      10129      20228      30128          0      10003          0 
      8614      10129      20228      30128          0      10003          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9803      10472      20228      30128          0          0      10001 
      9510      10167      20228      30128          0          0      10001 
      9528      10172      20228      30128          0          0      10001 
      9536      10169      20228      30128          0          0      10001 
      9512      10128      20228      30128          0          0      10001 
      9512      10128      20228      30128          0          0      10001 
      9502      10129      20228      30128          0          0      10001 
      9492      10128      20228      30128          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8971      10562      20228      30128        101          0      30146 
      8647      10170      20228      30128        102          0      30148 
      8652      10170      20228      30128        102          0      30148 
      8626      10129      20228      30128        100          0      30144 
      8610      10128      20228      30128        100          0      30144 
      8604      10128      20228      30128        100          0      30144 
      8598      10128      20228      30128        100          0      30144 
      8586      10131      20228      30128        100          0      30144 


Throughput with memory operand: imul , registersize 64 (subtract 1 uop)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8995      10578      20228      40128          0      10017       5002 
      8638      10168      20228      40128          0      10000       5002 
      8630      10171      20228      40128          0      10000       5002 
      8586      10129      20228      40128          0      10000       5002 
      8587      10128      20228      40128          0      10000       5002 
      8598      10128      20228      40128          0      10000       5002 
      8604      10128      20228      40128          0      10000       5002 
      8616      10129      20228      40128          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42668      12987      20228      40495       5023          8      10114 
      8636      10168      20228      40128       5002          0      10001 
      8631      10171      20228      40128       5002          0      10001 
      8618      10170      20228      40128       5002          0      10001 
      8619      10169      20228      40128       5002          0      10001 
      8594      10129      20228      40128       5002          0      10001 
      8602      10129      20228      40128       5002          0      10001 
      8610      10129      20228      40128       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8707      10577      20228      40128        105          0      30153 
      8364      10170      20228      40128        102          0      30148 
      8360      10168      20228      40128        102          0      30148 
      8337      10129      20228      40128        100          0      30144 
      8349      10129      20228      40128        100          0      30144 
      8356      10129      20228      40128        100          0      30144 
      8362      10129      20228      40128        100          0      30144 
      8354      10129      20228      40128        100          0      30144 




Latency: imul , regsize 16, numop 2

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26272      30188      10228      10156      10128          0          0 
     26278      29988      10228      10147      10128          0          0 
     26345      29991      10228      10148      10128          0          0 
     26289      29992      10228      10128      10128          0          0 
     26263      29987      10228      10128      10128          0          0 
     26335      29987      10228      10128      10128          0          0 
     26301      29988      10228      10128      10128          0          0 
     26257      29987      10228      10128      10128          0          0 


Throughput: imul , regsize 16, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9207      10182      10228      10128          0      10000          0 
      9042       9993      10228      10128          0      10000          0 
      9052       9988      10228      10128          0      10000          0 
      9062       9991      10228      10128          0      10000          0 
      9071       9990      10228      10128          0      10000          0 
      9069       9990      10228      10128          0      10000          0 
      9062       9991      10228      10128          0      10000          0 
      9048       9990      10228      10128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8914      10190      10228      10128          0          0          1 
      8750       9991      10228      10128          0          0          1 
      8760       9991      10228      10128          0          0          1 
      8770       9991      10228      10128          0          0          1 
      8775       9990      10228      10128          0          0          1 
      8777       9990      10228      10128          0          0          1 
      8768       9992      10228      10128          0          0          1 
      8762       9992      10228      10128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9161      10452      10228      10128        111          0      10159 
      8753       9990      10228      10128        115          0      10169 
      8742       9991      10228      10128        109          0      10161 
      8754       9991      10228      10128        100          0      10136 
      8764       9994      10228      10128         99          0      10132 
      8770       9991      10228      10128         99          0      10136 
      8781       9990      10228      10128         99          0      10136 
      8777       9990      10228      10128         99          0      10136 


Throughput with memory operand: imul , regsize 16, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9118      10423      10228      20128          1      10009       5002 
      8761      10003      10228      20128          1      10000       5002 
      8772      10004      10228      20128          1      10000       5003 
      8780      10003      10228      20128          1      10000       5003 
      8793      10005      10228      20128          1      10000       5003 
      8782      10003      10228      20128          1      10000       5003 
      8772      10003      10228      20128          1      10000       5003 
      8764      10004      10228      20128          1      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9752      11106      10228      20128       5003          0          1 
      8775      10006      10228      20128       5002          0          1 
      8763      10002      10228      20128       5002          0          1 
      8753      10003      10228      20128       5002          0          1 
      8761      10006      10228      20128       5002          0          1 
      8766      10002      10228      20128       5002          0          1 
      8778      10005      10228      20128       5003          0          1 
      8784      10005      10228      20128       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9107      10410      10228      20128        106          0      10151 
      8751       9998      10228      20128        110          0      10157 
      8756       9997      10228      20128        109          0      10153 
      8768       9996      10228      20128        100          0      10134 
      8776       9996      10228      20128        100          0      10134 
      8785       9998      10228      20128        100          0      10134 
      8773       9997      10228      20128        101          0      10135 
      8766       9997      10228      20128        100          0      10134 


Latency: imul , regsize 32, numop 2

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26462      30151      10228      10154      10128          0          0 
     26325      29992      10228      10143      10128          0          0 
     26255      29989      10228      10138      10128          0          0 
     26303      29989      10228      10140      10128          0          0 
     26331      29990      10228      10130      10128          0          0 
     26262      29989      10228      10130      10128          0          0 
     26295      29991      10228      10130      10128          0          0 
     26337      29990      10228      10130      10128          0          0 


Throughput: imul , regsize 32, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8677      10222      10228      10128          0      10000          0 
      8473       9993      10228      10128          0      10000          0 
      8473       9993      10228      10128          0      10000          0 
      8482       9993      10228      10128          0      10000          0 
      8491       9992      10228      10128          0      10000          0 
      8503       9994      10228      10128          0      10000          0 
      8511       9994      10228      10128          0      10000          0 
      8497       9993      10228      10128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8932      10185      10228      10128          0          0          1 
      8753       9992      10228      10128          0          0          1 
      8745       9991      10228      10128          0          0          1 
      8751       9992      10228      10128          0          0          1 
      8757       9992      10228      10128          0          0          1 
      8771       9992      10228      10128          0          0          1 
      8774       9992      10228      10128          0          0          1 
      8784       9993      10228      10128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8915      10185      10228      10128        112          0      10163 
      8752       9993      10228      10128        109          0      10161 
      8762       9992      10228      10128        109          0      10159 
      8776       9994      10228      10128        108          0      10153 
      8781       9993      10228      10128        109          0      10158 
      8778       9994      10228      10128        100          0      10138 
      8768       9993      10228      10128        100          0      10138 
      8758       9993      10228      10128        100          0      10138 


Throughput with memory operand: imul , regsize 32, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9143      10411      10228      20128          1      10007       5002 
      8788      10002      10228      20128          1      10000       5002 
      8783      10002      10228      20128          1      10000       5002 
      8771      10003      10228      20128          1      10000       5002 
      8759      10003      10228      20128          1      10000       5001 
      8755      10002      10228      20128          1      10000       5002 
      8751      10001      10228      20128          1      10000       5002 
      8764      10001      10228      20128          1      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9147      10414      10228      20128       5001          0          1 
      8786       9999      10228      20128       5003          0          1 
      8772       9997      10228      20128       5003          0          1 
      8763       9995      10228      20128       5002          0          1 
      8755       9996      10228      20128       5002          0          1 
      8745       9996      10228      20128       5002          0          1 
      8749       9998      10228      20128       5002          0          1 
      8761       9996      10228      20128       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9336      10651      10228      20128        112          0      10161 
      8751       9996      10228      20128        109          0      10152 
      8749       9998      10228      20128        109          0      10158 
      8757       9997      10228      20128        109          0      10157 
      8765       9996      10228      20128         99          0      10136 
      8773       9997      10228      20128        101          0      10133 
      8782       9996      10228      20128         99          0      10136 
      8778       9996      10228      20128        100          0      10136 


Latency: imul , regsize 64, numop 2

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35010      30949      10229      10425      10329         55          0 
     26301      29990      10228      10142      10128          0          0 
     26339      29988      10228      10144      10128          0          0 
     26264      29989      10228      10147      10128          0          0 
     26286      29988      10228      10146      10128          0          0 
     26343      29989      10228      10128      10128          0          0 
     26278      29991      10228      10128      10128          0          0 
     26274      29990      10228      10128      10128          0          0 


Throughput: imul , regsize 64, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8653      10191      10228      10128          0      10000          0 
      8481       9991      10228      10128          0      10000          0 
      8471       9993      10228      10128          0      10000          0 
      8469       9992      10228      10128          0      10000          0 
      8482       9994      10228      10128          0      10000          0 
      8489       9992      10228      10128          0      10000          0 
      8499       9993      10228      10128          0      10000          0 
      8503       9992      10228      10128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8659      10195      10228      10128          0          0          1 
      8477       9993      10228      10128          0          0          1 
      8471       9991      10228      10128          0          0          1 
      8479       9993      10228      10128          0          0          1 
      8487       9993      10228      10128          0          0          1 
      8499       9993      10228      10128          0          0          1 
      8503       9992      10228      10128          0          0          1 
      8503       9993      10228      10128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8409      10197      10228      10128        109          0      10154 
      8231       9992      10228      10128        108          0      10154 
      8225       9993      10228      10128        109          0      10154 
      8215       9993      10228      10128        103          0      10145 
      8216       9994      10228      10128        104          0      10145 
      8223       9994      10228      10128        103          0      10145 
      8229       9992      10228      10128        100          0      10133 
      8235       9991      10228      10128        107          0      10154 


Throughput with memory operand: imul , regsize 64, numop 2

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8836      10732      10228      20128          0      10011       5003 
      8243       9999      10228      20128          0      10000       5002 
      8249       9997      10228      20128          0      10000       5004 
      8251       9997      10228      20128          0      10000       5002 
      8246       9996      10228      20128          0      10000       5004 
      8236       9997      10228      20128          0      10000       5003 
      8225       9997      10228      20128          0      10000       5004 
      8221       9998      10228      20128          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9977      11764      10228      20128       5003          0          1 
      8475       9997      10228      20128       5002          0          1 
      8489       9999      10228      20128       5004          0          1 
      8493       9999      10228      20128       5003          0          1 
      8505       9998      10228      20128       5002          0          1 
      8509       9998      10228      20128       5002          0          1 
      8505       9999      10228      20128       5002          0          1 
      8497       9998      10228      20128       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8842      10390      10228      20128        103          0      10145 
      8497       9996      10228      20128        109          0      10159 
      8493       9998      10228      20128        100          0      10135 
      8481       9998      10228      20128         99          0      10133 
      8475       9999      10228      20128        101          0      10134 
      8485       9999      10228      20128        100          0      10136 
      8493       9999      10228      20128        100          0      10136 
      8503       9998      10228      20128        100          0      10136 


Latency: imul , regsize 16, numop 3

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34096      40184      10228      20143      20128       3264          0 
     34020      39990      10228      20141      20128       3267          0 
     33927      39990      10228      20146      20128       3251          0 
     33994      39990      10228      20145      20128       3249          0 
     33981      39990      10228      20128      20128       3243          0 
     33933      39990      10228      20128      20128       3243          0 
     34014      39989      10228      20128      20128       3243          0 
     33923      39989      10228      20128      20128       3243          0 


Throughput: imul , regsize 16, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8975      10239      10228      20128       3375      10000          0 
      8758      10006      10228      20128       3385      10000          0 
      8754      10006      10228      20128       3384      10000          0 
      8768      10006      10228      20128       3384      10000          0 
      8774      10006      10228      20128       3384      10000          0 
      8785      10008      10228      20128       3384      10000          0 
      8792      10006      10228      20128       3384      10000          0 
      8788      10008      10228      20128       3384      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8763      10293      10228      20128          0          0       3409 
      8507      10009      10228      20128          0          0       3426 
      8499      10006      10228      20128          0          0       3394 
      8489      10005      10228      20128          0          0       3394 
      8483      10005      10228      20128          0          0       3394 
      8491      10006      10228      20128          0          0       3394 
      8499      10005      10228      20128          0          0       3394 
      8505      10005      10228      20128          0          0       3394 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8925      10201      10228      20128       3339          0      20158 
      8763      10007      10228      20128       3334          0      20173 
      8772      10007      10228      20128       3376          0      20168 
      8782      10005      10228      20128       3368          0      20143 
      8792      10005      10228      20128       3368          0      20143 
      8792      10007      10228      20128       3368          0      20143 
      8784      10005      10228      20128       3368          0      20143 
      8770      10006      10228      20128       3368          0      20143 


Throughput with memory operand: imul , regsize 16, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8784      10661      10228      30128       3378      10017       5004 
      8256      10010      10228      30128       3381      10000       5003 
      8264      10013      10228      30128       3351      10000       5004 
      8266      10014      10228      30128       3348      10000       5003 
      8256      10011      10228      30128       3348      10000       5003 
      8250      10013      10228      30128       3348      10000       5003 
      8238      10012      10228      30128       3348      10000       5003 
      8230      10011      10228      30128       3348      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9161      10429      10228      30128       5002          0       3376 
      8797      10011      10228      30128       5002          0       3390 
      8792      10016      10228      30128       5002          0       3404 
      8776      10011      10228      30128       5003          0       3380 
      8769      10012      10228      30128       5003          0       3380 
      8765      10014      10228      30128       5003          0       3380 
      8767      10011      10228      30128       5003          0       3380 
      8779      10011      10228      30128       5003          0       3380 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9381      11392      10228      30128       3360          0      20154 
      8252      10012      10228      30128       3372          0      20142 
      8263      10015      10228      30128       3355          0      20177 
      8269      10014      10228      30128       3365          0      20177 
      8257      10009      10228      30128       3358          0      20167 
      8251      10012      10228      30128       3374          0      20144 
      8247      10014      10228      30128       3374          0      20144 
      8236      10013      10228      30128       3374          0      20144 


Latency: imul , regsize 32, numop 3

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26422      30179      10228      10135      10128          0          0 
     26333      29991      10228      10143      10128          0          0 
     26311      29989      10228      10140      10128          0          0 
     26254      29989      10228      10130      10128          0          0 
     26313      29989      10228      10130      10128          0          0 
     59397      32349      10228      10654      10495         57          0 
     25489      29989      10228      10130      10128          0          0 
     25501      29989      10228      10130      10128          0          0 


Throughput: imul , regsize 32, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8953      10181      10228      10128          0      10000          0 
      8771       9993      10228      10128          0      10000          0 
      8766       9993      10228      10128          0      10000          0 
      8756       9993      10228      10128          0      10000          0 
      8887      10156      10228      10160          4      10019          0 
      8750       9991      10228      10128          0      10000          0 
      8762       9992      10228      10128          0      10000          0 
      8770       9991      10228      10128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8941      10179      10228      10128          0          0          1 
      8782       9995      10228      10128          0          0          1 
      8775       9991      10228      10128          0          0          1 
      8765       9992      10228      10128          0          0          1 
      8759       9993      10228      10128          0          0          1 
      8743       9991      10228      10128          0          0          1 
      8749       9993      10228      10128          0          0          1 
      8759       9992      10228      10128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9236      10177      10228      10128        110          0      10152 
      9058       9993      10228      10128        110          0      10161 
      9044       9991      10228      10128        109          0      10156 
      9036       9992      10228      10128        110          0      10161 
      9038       9992      10228      10128        110          0      10163 
      9048       9994      10228      10128        100          0      10132 
      9056       9991      10228      10128        100          0      10136 
      9068       9993      10228      10128        100          0      10136 


Throughput with memory operand: imul , regsize 32, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9407      10393      10228      20128          0      10025       5002 
      9042       9997      10228      20128          0      10000       5002 
      9044       9997      10228      20128          0      10000       5002 
      9054       9995      10228      20128          0      10000       5002 
      9062       9995      10228      20128          0      10000       5002 
      9074       9996      10228      20128          0      10000       5002 
      9076       9997      10228      20128          0      10000       5002 
      9064       9994      10228      20128          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9109      10382      10228      20128       5002          0          1 
      8784       9996      10228      20128       5003          0          1 
      8785       9996      10228      20128       5003          0          1 
      8773       9996      10228      20128       5002          0          1 
      8765       9996      10228      20128       5003          0          1 
      8751       9995      10228      20128       5002          0          1 
      8747       9996      10228      20128       5002          0          1 
      8759       9995      10228      20128       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8833      10407      10228      20128        105          0      10146 
      8494       9996      10228      20128        107          0      10152 
      8502       9997      10228      20128        106          0      10149 
      8514       9996      10228      20128        110          0      10161 
      8504       9995      10228      20128        100          0      10136 
      8496       9995      10228      20128        100          0      10136 
      8488       9995      10228      20128        100          0      10132 
      8477       9995      10228      20128        100          0      10132 


Latency: imul , regsize 64, numop 3

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26508      30220      10228      10144      10128          0          0 
     26252      29989      10228      10143      10128          0          0 
     26317      29990      10228      10150      10128          0          0 
     26321      29991      10228      10128      10128          0          0 
     26255      29990      10228      10128      10128          0          0 
     26305      29990      10228      10128      10128          0          0 
     26331      29989      10228      10133      10128          0          0 
     26259      29990      10228      10128      10128          0          0 


Throughput: imul , regsize 64, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8658      10187      10228      10128          0      10000          0 
      8485       9992      10228      10128          0      10000          0 
      8476       9993      10228      10128          0      10000          0 
      8469       9991      10228      10128          0      10000          0 
      8479       9994      10228      10128          0      10000          0 
      8487       9992      10228      10128          0      10000          0 
      8493       9991      10228      10128          0      10000          0 
      8501       9991      10228      10128          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8951      10187      10228      10128          0          0          1 
      8769       9992      10228      10128          0          0          1 
      8758       9991      10228      10128          0          0          1 
      8750       9994      10228      10128          0          0          1 
      8739       9993      10228      10128          0          0          1 
      8745       9991      10228      10128          0          0          1 
      8753       9991      10228      10128          0          0          1 
      8762       9991      10228      10128          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9525      10171      10228      10128        110          0      10160 
      9347       9990      10228      10128        109          0      10158 
      9355       9992      10228      10128        109          0      10158 
      9363       9990      10228      10128        110          0      10161 
      9375       9991      10228      10128        110          0      10159 
      9385       9991      10228      10128        100          0      10132 
      9384       9992      10228      10128        100          0      10132 
      9367       9990      10228      10128        100          0      10132 


Throughput with memory operand: imul , regsize 64, numop 3

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8838      10391      10228      20128          0      10007       5004 
      8498      10000      10228      20128          0      10000       5003 
      8483       9999      10228      20128          0      10000       5004 
      8473       9995      10228      20128          0      10000       5002 
      8481       9996      10228      20128          0      10000       5003 
      8489       9995      10228      20128          0      10000       5002 
      8497       9997      10228      20128          0      10000       5002 
      8504       9996      10228      20128          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8782      10345      10228      20128       5003          0          1 
      8495       9997      10228      20128       5003          0          1 
      8505       9997      10228      20128       5003          0          1 
      8512       9998      10228      20128       5004          0          1 
      8505       9999      10228      20128       5002          0          1 
      8495       9997      10228      20128       5002          0          1 
      8487       9998      10228      20128       5003          0          1 
      8477       9998      10228      20128       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8891      10460      10228      20128        105          0      10147 
      8491       9997      10228      20128        110          0      10154 
      8483       9998      10228      20128        110          0      10156 
      8473       9998      10228      20128        110          0      10163 
      8483       9999      10228      20128        100          0      10135 
      8493       9998      10228      20128        100          0      10135 
      8505       9999      10228      20128        100          0      10135 
      8511       9998      10228      20128        100          0      10135 


