strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe8333b1390>",
		fillcolor=turquoise,
		label="20:BL
r_reg <= 5'b00001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe8333a6e90>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['r_reg']",
		label="Leaf_18:AL"];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe83334ee90>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="16:AS
feedback_value = r_reg[4] ^ r_reg[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_18:AL" -> "16:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe833356750>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_18:AL" -> "15:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe83334e4d0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_18:AL" -> "17:AS";
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe8333a6450>",
		fillcolor=turquoise,
		label="24:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe8333a6d10>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe8333a6650>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['reset']",
		label=reset,
		lineno=19];
	"19:IF" -> "24:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe8333bd6d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe8333b1650>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"18:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"15:AS" -> "18:AL";
}
