# SKY130_PD_WORKSHOP
 Advanced Physical Design using openlane/sky130
# AGENDA
  Day1 - Inception of open-source EDA, OpenLane and Sky130 PDK
  
         - How to talk to computers
         - SOC design and OpenLane
         - Starting RISC-V SOC Reference design
         - Get familiar to open-source EDA tools
  Day2 - Undestand importance of good floorplan vs Bad floorplan and introduction to library cells
  
         - Chip floorplanning considerations
         - Library Binding and Placement
         - Cell design and characterization flows
         - General timing characterization parameters
  Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice
  
         - Labs for CMOS inverter ngspice simulations
         - Inception of Layout â€“ CMOS fabrication process
         - Sky130 Tech File Labs
Day 4 - Pre-layout timing analysis and importance of good clock tree

         - Timing modelling using delay tables
         - Timing analysis with ideal clocks using openSTA
         - Clock tree synthesis TritonCTS and signal integrity
         - Timing analysis with real clocks using openSTA
Day 5 - Final steps for RTL2GDS

         - Routing and design rule check (DRC)
         - PNR interactive flow tutorial
# Day1 - Inception of open-source EDA, OpenLane and Sky130 PDK
# How to talk to computers
