A1	GND
A5	GND
A6	P11	PCLK	Pixel clock from sequencer
A14	GND
A16	P16	DS0	Clock/bias DAC select 0-7
A17	GND
A18	P17	DS8	Clock/bias DAC select 8-15
A20	P19	DS16	Clock/bias DAC select 16-23
A26	P24	Dload/	Load MD01 bias DACs
A27	GND
A30	GND
A31	GND
B1	P0	P1V	Vertical phase 1
B4	P3	P2V	Vertical phase 2
B5	P4	P3V	Vertical phase 3
B6	P5	VIEN	Enable vertical imaging area clocks
B7	P6	PHEN	Enable horizontal clocks
B8	P7	SGEN	Enable summing gate clock
B9	P8	DRST	Reset MD01 bias DACs
B19	P13	Dout/	Serial out from MD01 bias DACs
B22	P20	DCK/	Serial clock to all DACs
B23	TXD1	SerTFG	Camera link control Camera->Frame Grabber
B24	RXD1	SerTC	Camera link control Frame Grabber->Camera
B25	P23	DD/	Serial data to all DACs


