Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 11 22:49:13 2024


Cell Usage:
GTP_DFF                      11 uses
GTP_DFF_C                   154 uses
GTP_DFF_CE                   22 uses
GTP_DFF_RE                    4 uses
GTP_DRM18K                    1 use
GTP_DRM9K                     3 uses
GTP_GRS                       1 use
GTP_INV                       8 uses
GTP_LUT1                      4 uses
GTP_LUT2                     20 uses
GTP_LUT3                     18 uses
GTP_LUT4                     20 uses
GTP_LUT5                     73 uses
GTP_LUT5CARRY               126 uses
GTP_LUT5M                    74 uses
GTP_MUX2LUT6                 32 uses
GTP_MUX2LUT7                 16 uses
GTP_MUX2LUT8                  8 uses
GTP_PLL_E3                    3 uses
GTP_RAM32X1DP               256 uses

I/O ports: 7
GTP_INBUF                   7 uses

Mapping Summary:
Total LUTs: 591 of 42800 (1.38%)
	LUTs as dram: 256 of 17000 (1.51%)
	LUTs as logic: 335
Total Registers: 191 of 64200 (0.30%)
Total Latches: 0

DRM18K:
Total DRM18K = 2.5 of 134 (1.87%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 7 of 296 (2.36%)


Overview of Control Sets:

Number of unique control sets : 18

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 0                 3
  [2, 4)      | 7        | 2                 5
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 2        | 1                 1
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 42
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 11
  NO              NO                YES                154
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                22
  YES             YES               NO                 4
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file LA_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                       | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LA_test                                | 591     | 191     | 256                 | 0       | 2.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 7      | 0           | 0           | 0            | 0        | 126           | 32           | 16           | 8            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 0        
| + pll_250                              | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Signal_generators                  | 97      | 69      | 0                   | 0       | 2.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_4                            | 32      | 21      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_5                            | 32      | 21      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                              | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom_saw                          | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_sawtooth_wave     | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_sawtooth_wave | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom_sin                          | 0       | 0       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_sin_wave          | 0       | 0       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_sin_wave      | 0       | 0       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom_squ                          | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_square_wave       | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_square_wave   | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom_tri                          | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_triangular_wave   | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_triangular_wave| 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_logic_analyzer                     | 494     | 122     | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 32           | 16           | 8            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_RAM                              | 352     | 8       | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipm_distributed_sdpram_RAM_0   | 352     | 8       | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_glitch_free                      | 6       | 9       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_1                            | 32      | 21      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_2                            | 32      | 21      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_3                            | 32      | 21      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                              | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sampler                          | 22      | 28      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                        
***************************************************************************************************************************************
                                                                                                            Clock   Non-clock          
 Clock                                                     Period       Waveform       Type                 Loads       Loads  Sources 
---------------------------------------------------------------------------------------------------------------------------------------
 LA_test|clk                                               1000.000     {0 500}        Declared                 0           0  {clk}   
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1             1000.000     {0 500}        Declared                 0           0  {}      
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2             1000.000     {0 500}        Declared                 0           0  {}      
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3             1000.000     {0 500}        Declared                 0           0  {}      
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                 0           0  {}      
=======================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               LA_test|clk                               
 Inferred_clock_group_1        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
 Inferred_clock_group_2        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
 Inferred_clock_group_3        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
 Inferred_clock_group_4        asynchronous               ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/compile/LA_test_comp.adf               
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/source/logic_analyzer.fdc              
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.adf             
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.vm              
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_controlsets.txt     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/snr.db                      
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test.snr                 
+-------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 277 MB
Total CPU  time to synthesize completion : 0h:0m:1s
Process Total CPU  time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:5s
