/*==================================================================================================
*   Project              : RTD AUTOSAR 4.4
*   Platform             : CORTEXM
*   Peripheral           : PORT_CI
*   Dependencies         : none
*
*   Autosar Version      : 4.4.0
*   Autosar Revision     : ASR_REL_4_4_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 1.0.1
*   Build Version        : S32K1_RTD_1_0_1_D2202_ASR_REL_4_4_REV_0000_20220224
*
*   (c) Copyright 2020-2022 NXP Semiconductors
*   All Rights Reserved.
*
*   NXP Confidential. This software is owned or controlled by NXP and may only be
*   used strictly in accordance with the applicable license terms. By expressly
*   accepting such terms or by downloading, installing, activating and/or otherwise
*   using the software, you are agreeing that you have read, and that you agree to
*   comply with and are bound by, such license terms. If you do not agree to be
*   bound by the applicable license terms, then you may not retain, install,
*   activate or otherwise use the software.
==================================================================================================*/
#ifndef PORT_CFG_H
#define PORT_CFG_H

/**
*   @file    Port_Cfg.h
*
*   @implements Port_Cfg.h_Artifact
*   @defgroup   Port_CFG Port CFG
*   @{
*/

#ifdef __cplusplus
extern "C" {
#endif

/*=================================================================================================
                                         INCLUDE FILES
 1) system and project includes
 2) needed interfaces from external units
 3) internal and external interfaces from this unit
=================================================================================================*/

#include "Port_PBcfg.h"

#include "Port_Ci_Port_Ip_Types.h"

/*=================================================================================================
*                              SOURCE FILE VERSION INFORMATION
=================================================================================================*/
/**
* @brief        Parameters that shall be published within the Port driver header file and also in the
*               module description file
* @details      The integration of incompatible files shall be avoided.
*
*/
#define PORT_CFG_VENDOR_ID_H                       43
#define PORT_CFG_AR_RELEASE_MAJOR_VERSION_H        4
#define PORT_CFG_AR_RELEASE_MINOR_VERSION_H        4
#define PORT_CFG_AR_RELEASE_REVISION_VERSION_H     0
#define PORT_CFG_SW_MAJOR_VERSION_H                1
#define PORT_CFG_SW_MINOR_VERSION_H                0
#define PORT_CFG_SW_PATCH_VERSION_H                1

/*=================================================================================================
*                                      FILE VERSION CHECKS
=================================================================================================*/

/* Check if the files Port_Cfg.h and Port_PBcfg.h are of the same version */
#if (PORT_CFG_VENDOR_ID_H != PORT_VENDOR_ID_PBCFG_H)
    #error "Port_Cfg.h and Port_PBcfg.h have different vendor IDs"
#endif
/* Check if the files Port_Cfg.h and Port_PBcfg.h are of the same Autosar version */
#if ((PORT_CFG_AR_RELEASE_MAJOR_VERSION_H != PORT_AR_RELEASE_MAJOR_VERSION_PBCFG_H) ||    \
     (PORT_CFG_AR_RELEASE_MINOR_VERSION_H != PORT_AR_RELEASE_MINOR_VERSION_PBCFG_H) ||    \
     (PORT_CFG_AR_RELEASE_REVISION_VERSION_H != PORT_AR_RELEASE_REVISION_VERSION_PBCFG_H) \
    )
    #error "AutoSar Version Numbers of Port_Cfg.h and Port_PBcfg.h are different"
#endif
/* Check if the files Port_Cfg.h and Port_PBcfg.h are of the same software version */
#if ((PORT_CFG_SW_MAJOR_VERSION_H != PORT_SW_MAJOR_VERSION_PBCFG_H) ||  \
     (PORT_CFG_SW_MINOR_VERSION_H != PORT_SW_MINOR_VERSION_PBCFG_H) ||  \
     (PORT_CFG_SW_PATCH_VERSION_H != PORT_SW_PATCH_VERSION_PBCFG_H)     \
    )
    #error "Software Version Numbers of Port_Cfg.h and Port_PBcfg.h are different"
#endif

/* Check if the files Port_Cfg.h and Port_Ci_Port_Ip_Types.h are of the same version */
#if (PORT_CFG_VENDOR_ID_H != PORT_CI_PORT_IP_VENDOR_ID_TYPES_H)
    #error "Port_Cfg.h and Port_Ci_Port_Ip_Types.h have different vendor IDs"
#endif
/* Check if the files Port_Cfg.h and Port_Ci_Port_Ip_Types.h are of the same Autosar version */
#if ((PORT_CFG_AR_RELEASE_MAJOR_VERSION_H != PORT_CI_PORT_IP_AR_RELEASE_MAJOR_VERSION_TYPES_H) ||    \
     (PORT_CFG_AR_RELEASE_MINOR_VERSION_H != PORT_CI_PORT_IP_AR_RELEASE_MINOR_VERSION_TYPES_H) ||    \
     (PORT_CFG_AR_RELEASE_REVISION_VERSION_H != PORT_CI_PORT_IP_AR_RELEASE_REVISION_VERSION_TYPES_H) \
    )
    #error "AutoSar Version Numbers of Port_Cfg.h and Port_Ci_Port_Ip_Types.h are different"
#endif
/* Check if the files Port_Cfg.h and Port_Ci_Port_Ip_Types.h are of the same software version */
#if ((PORT_CFG_SW_MAJOR_VERSION_H != PORT_CI_PORT_IP_SW_MAJOR_VERSION_TYPES_H) ||  \
     (PORT_CFG_SW_MINOR_VERSION_H != PORT_CI_PORT_IP_SW_MINOR_VERSION_TYPES_H) ||  \
     (PORT_CFG_SW_PATCH_VERSION_H != PORT_CI_PORT_IP_SW_PATCH_VERSION_TYPES_H)     \
    )
    #error "Software Version Numbers of Port_Cfg.h and Port_Ci_Port_Ip_Types.h are different"
#endif
/*=================================================================================================
*                                          CONSTANTS
=================================================================================================*/
/* @implements Port_PinType_typedef */
typedef uint32 Port_PinType;

/**
* @brief Different port pin modes.
* @details A port pin shall be configurable with a number of port pin modes (type Port_PinModeType).
*        The type Port_PinModeType shall be used with the function call Port_SetPinMode
* @implements Port_PinModeType_typedef
*/
typedef uint8 Port_PinModeType;

/**
* @brief Possible directions of a port pin.
* @implements Port_PinDirectionType_enumeration
*/
typedef enum
{
    PORT_PIN_DISABLED = 0,         /**< @brief Sets port pin as bidirectional. */
    PORT_PIN_IN,                   /**< @brief Sets port pin as input. */
    PORT_PIN_OUT,                  /**< @brief Sets port pin as output. */
    PORT_PIN_HIGH_Z                /**< @brief Sets port pin as high_z. */
} Port_PinDirectionType;

/*=================================================================================================
*                                      DEFINES AND MACROS
=================================================================================================*/
#define PORT_CONFIG_EXT \
PORT_CONFIG_PB


/**
* @brief       Ensure better readability of the configuration
* @note
*/
#define SHL_PAD_U16(x)                      ((uint16)(((uint16)1) << (x)))

/** @brief Port Alternate 0 Mode */
#define PORT_ALT0_FUNC_MODE             ((Port_PinModeType)0)
/** @brief Port GPIO Mode */
#define PORT_GPIO_MODE                  ((Port_PinModeType)1)
/** @brief Port Alternate 2 Mode */
#define PORT_ALT2_FUNC_MODE             ((Port_PinModeType)2)
/** @brief Port Alternate 3 Mode */
#define PORT_ALT3_FUNC_MODE             ((Port_PinModeType)3)
/** @brief Port Alternate 4 Mode */
#define PORT_ALT4_FUNC_MODE             ((Port_PinModeType)4)
/** @brief Port Alternate 5 Mode */
#define PORT_ALT5_FUNC_MODE             ((Port_PinModeType)5)
/** @brief Port Alternate 6 Mode */
#define PORT_ALT6_FUNC_MODE             ((Port_PinModeType)6)
/** @brief Port Alternate 7 Mode */
#define PORT_ALT7_FUNC_MODE             ((Port_PinModeType)7)

    

#define PORT0_ADC0_SE0_CMP0_IN0      (PORT_ALT0_FUNC_MODE)
#define PORT0_GPIO                   (PORT_GPIO_MODE)
#define PORT0_FTM2_CH1               (PORT_ALT2_FUNC_MODE)
#define PORT0_LPI2C0_SCLS            (PORT_ALT3_FUNC_MODE)
#define PORT0_FXIO_D2                (PORT_ALT4_FUNC_MODE)
#define PORT0_FTM2_QD_PHA            (PORT_ALT5_FUNC_MODE)
#define PORT0_LPUART0_CTS            (PORT_ALT6_FUNC_MODE)
#define PORT0_TRGMUX_OUT3            (PORT_ALT7_FUNC_MODE)
#define PORT1_ADC0_SE1_CMP0_IN1      (PORT_ALT0_FUNC_MODE)
#define PORT1_GPIO                   (PORT_GPIO_MODE)
#define PORT1_FTM1_CH1               (PORT_ALT2_FUNC_MODE)
#define PORT1_LPI2C0_SDAS            (PORT_ALT3_FUNC_MODE)
#define PORT1_FXIO_D3                (PORT_ALT4_FUNC_MODE)
#define PORT1_FTM1_QD_PHA            (PORT_ALT5_FUNC_MODE)
#define PORT1_LPUART0_RTS            (PORT_ALT6_FUNC_MODE)
#define PORT1_TRGMUX_OUT0            (PORT_ALT7_FUNC_MODE)
#define PORT2_ADC1_SE0               (PORT_ALT0_FUNC_MODE)
#define PORT2_GPIO                   (PORT_GPIO_MODE)
#define PORT2_FTM3_CH0               (PORT_ALT2_FUNC_MODE)
#define PORT2_LPI2C0_SDA             (PORT_ALT3_FUNC_MODE)
#define PORT2_EWM_OUT_b              (PORT_ALT4_FUNC_MODE)
#define PORT2_FXIO_D4                (PORT_ALT5_FUNC_MODE)
#define PORT2_LPUART0_RX             (PORT_ALT6_FUNC_MODE)
#define PORT3_ADC1_SE1               (PORT_ALT0_FUNC_MODE)
#define PORT3_GPIO                   (PORT_GPIO_MODE)
#define PORT3_FTM3_CH1               (PORT_ALT2_FUNC_MODE)
#define PORT3_LPI2C0_SCL             (PORT_ALT3_FUNC_MODE)
#define PORT3_EWM_IN                 (PORT_ALT4_FUNC_MODE)
#define PORT3_FXIO_D5                (PORT_ALT5_FUNC_MODE)
#define PORT3_LPUART0_TX             (PORT_ALT6_FUNC_MODE)
#define PORT4_DISABLED               (PORT_ALT0_FUNC_MODE)
#define PORT4_GPIO                   (PORT_GPIO_MODE)
#define PORT4_CMP0_OUT               (PORT_ALT4_FUNC_MODE)
#define PORT4_EWM_OUT_b              (PORT_ALT5_FUNC_MODE)
#define PORT4_JTAG_TMS_SWD_DIO       (PORT_ALT7_FUNC_MODE)
#define PORT5_DISABLED               (PORT_ALT0_FUNC_MODE)
#define PORT5_GPIO                   (PORT_GPIO_MODE)
#define PORT5_TCLK1                  (PORT_ALT3_FUNC_MODE)
#define PORT5_RESET_b                (PORT_ALT7_FUNC_MODE)
#define PORT6_ADC0_SE2               (PORT_ALT0_FUNC_MODE)
#define PORT6_GPIO                   (PORT_GPIO_MODE)
#define PORT6_FTM0_FLT1              (PORT_ALT2_FUNC_MODE)
#define PORT6_LPSPI1_PCS1            (PORT_ALT3_FUNC_MODE)
#define PORT6_FTM5_CH5               (PORT_ALT4_FUNC_MODE)
#define PORT6_LPUART1_CTS            (PORT_ALT6_FUNC_MODE)
#define PORT7_ADC0_SE3               (PORT_ALT0_FUNC_MODE)
#define PORT7_GPIO                   (PORT_GPIO_MODE)
#define PORT7_FTM0_FLT2              (PORT_ALT2_FUNC_MODE)
#define PORT7_FTM5_CH3               (PORT_ALT3_FUNC_MODE)
#define PORT7_RTC_CLKIN              (PORT_ALT4_FUNC_MODE)
#define PORT7_LPUART1_RTS            (PORT_ALT6_FUNC_MODE)
#define PORT8_DISABLED               (PORT_ALT0_FUNC_MODE)
#define PORT8_GPIO                   (PORT_GPIO_MODE)
#define PORT8_LPUART2_RX             (PORT_ALT2_FUNC_MODE)
#define PORT8_LPSPI2_SOUT            (PORT_ALT3_FUNC_MODE)
#define PORT8_FXIO_D6                (PORT_ALT4_FUNC_MODE)
#define PORT8_FTM3_FLT3              (PORT_ALT5_FUNC_MODE)
#define PORT8_FTM4_FLT1              (PORT_ALT6_FUNC_MODE)
#define PORT9_DISABLED               (PORT_ALT0_FUNC_MODE)
#define PORT9_GPIO                   (PORT_GPIO_MODE)
#define PORT9_LPUART2_TX             (PORT_ALT2_FUNC_MODE)
#define PORT9_LPSPI2_PCS0            (PORT_ALT3_FUNC_MODE)
#define PORT9_FXIO_D7                (PORT_ALT4_FUNC_MODE)
#define PORT9_FTM3_FLT2              (PORT_ALT5_FUNC_MODE)
#define PORT9_FTM1_FLT3              (PORT_ALT6_FUNC_MODE)
#define PORT9_FTM4_FLT0              (PORT_ALT7_FUNC_MODE)
#define PORT10_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT10_GPIO                  (PORT_GPIO_MODE)
#define PORT10_FTM1_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT10_FXIO_D0               (PORT_ALT4_FUNC_MODE)
#define PORT10_JTAG_TDO              (PORT_ALT7_FUNC_MODE)
#define PORT11_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT11_GPIO                  (PORT_GPIO_MODE)
#define PORT11_FTM1_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT11_FXIO_D1               (PORT_ALT4_FUNC_MODE)
#define PORT11_CMP0_RRT              (PORT_ALT5_FUNC_MODE)
#define PORT11_SAI0_SYNC             (PORT_ALT6_FUNC_MODE)
#define PORT12_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT12_GPIO                  (PORT_GPIO_MODE)
#define PORT12_FTM1_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT12_CAN1_RX               (PORT_ALT3_FUNC_MODE)
#define PORT12_LPI2C1_SDAS           (PORT_ALT4_FUNC_MODE)
#define PORT12_FTM2_QD_PHB           (PORT_ALT6_FUNC_MODE)
#define PORT12_SAI0_BCLK             (PORT_ALT7_FUNC_MODE)
#define PORT13_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT13_GPIO                  (PORT_GPIO_MODE)
#define PORT13_FTM1_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT13_CAN1_TX               (PORT_ALT3_FUNC_MODE)
#define PORT13_LPI2C1_SCLS           (PORT_ALT4_FUNC_MODE)
#define PORT13_FTM2_QD_PHA           (PORT_ALT6_FUNC_MODE)
#define PORT13_SAI0_D0               (PORT_ALT7_FUNC_MODE)
#define PORT14_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT14_GPIO                  (PORT_GPIO_MODE)
#define PORT14_FTM0_FLT0             (PORT_ALT2_FUNC_MODE)
#define PORT14_FTM3_FLT1             (PORT_ALT3_FUNC_MODE)
#define PORT14_EWM_IN                (PORT_ALT4_FUNC_MODE)
#define PORT14_FTM1_FLT0             (PORT_ALT6_FUNC_MODE)
#define PORT14_SAI0_D3               (PORT_ALT7_FUNC_MODE)
#define PORT15_ADC1_SE12             (PORT_ALT0_FUNC_MODE)
#define PORT15_GPIO                  (PORT_GPIO_MODE)
#define PORT15_FTM1_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT15_LPSPI0_PCS3           (PORT_ALT3_FUNC_MODE)
#define PORT15_LPSPI2_PCS3           (PORT_ALT4_FUNC_MODE)
#define PORT15_FTM7_FLT0             (PORT_ALT5_FUNC_MODE)
#define PORT16_ADC1_SE13             (PORT_ALT0_FUNC_MODE)
#define PORT16_GPIO                  (PORT_GPIO_MODE)
#define PORT16_FTM1_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT16_LPSPI1_PCS2           (PORT_ALT3_FUNC_MODE)
#define PORT17_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT17_GPIO                  (PORT_GPIO_MODE)
#define PORT17_FTM0_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT17_FTM3_FLT0             (PORT_ALT3_FUNC_MODE)
#define PORT17_EWM_OUT_b             (PORT_ALT4_FUNC_MODE)
#define PORT17_FTM5_FLT0             (PORT_ALT5_FUNC_MODE)
#define PORT18_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT18_GPIO                  (PORT_GPIO_MODE)
#define PORT18_FTM4_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT18_LPUART1_TX            (PORT_ALT3_FUNC_MODE)
#define PORT18_LPSPI1_SOUT           (PORT_ALT4_FUNC_MODE)
#define PORT18_FTM6_CH0              (PORT_ALT5_FUNC_MODE)
#define PORT19_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT19_GPIO                  (PORT_GPIO_MODE)
#define PORT19_FTM4_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT19_LPUART1_RX            (PORT_ALT3_FUNC_MODE)
#define PORT19_LPSPI1_SCK            (PORT_ALT4_FUNC_MODE)
#define PORT20_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT20_GPIO                  (PORT_GPIO_MODE)
#define PORT20_FTM4_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT20_LPSPI1_SIN            (PORT_ALT4_FUNC_MODE)
#define PORT21_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT21_GPIO                  (PORT_GPIO_MODE)
#define PORT21_FTM4_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT21_FXIO_D0               (PORT_ALT3_FUNC_MODE)
#define PORT21_LPSPI1_PCS0           (PORT_ALT4_FUNC_MODE)
#define PORT22_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT22_GPIO                  (PORT_GPIO_MODE)
#define PORT22_FTM4_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT22_FXIO_D1               (PORT_ALT3_FUNC_MODE)
#define PORT22_LPSPI1_PCS1           (PORT_ALT4_FUNC_MODE)
#define PORT23_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT23_GPIO                  (PORT_GPIO_MODE)
#define PORT23_FTM4_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT23_FXIO_D2               (PORT_ALT3_FUNC_MODE)
#define PORT24_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT24_GPIO                  (PORT_GPIO_MODE)
#define PORT24_FTM4_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT24_FXIO_D3               (PORT_ALT3_FUNC_MODE)
#define PORT25_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT25_GPIO                  (PORT_GPIO_MODE)
#define PORT25_FTM5_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT26_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT26_GPIO                  (PORT_GPIO_MODE)
#define PORT26_FTM5_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT26_LPSPI1_PCS0           (PORT_ALT3_FUNC_MODE)
#define PORT26_LPSPI0_PCS0           (PORT_ALT4_FUNC_MODE)
#define PORT27_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT27_GPIO                  (PORT_GPIO_MODE)
#define PORT27_FTM5_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT27_LPSPI1_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT27_LPUART0_TX            (PORT_ALT4_FUNC_MODE)
#define PORT27_CAN0_TX               (PORT_ALT5_FUNC_MODE)
#define PORT28_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT28_GPIO                  (PORT_GPIO_MODE)
#define PORT28_FTM5_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT28_LPSPI1_SCK            (PORT_ALT3_FUNC_MODE)
#define PORT28_LPUART0_RX            (PORT_ALT4_FUNC_MODE)
#define PORT28_CAN0_RX               (PORT_ALT5_FUNC_MODE)
#define PORT29_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT29_GPIO                  (PORT_GPIO_MODE)
#define PORT29_FTM5_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT29_LPUART2_TX            (PORT_ALT4_FUNC_MODE)
#define PORT29_LPSPI1_SIN            (PORT_ALT5_FUNC_MODE)
#define PORT30_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT30_GPIO                  (PORT_GPIO_MODE)
#define PORT30_FTM5_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT30_LPUART2_RX            (PORT_ALT3_FUNC_MODE)
#define PORT30_LPSPI0_SOUT           (PORT_ALT4_FUNC_MODE)
#define PORT31_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT31_GPIO                  (PORT_GPIO_MODE)
#define PORT31_FTM5_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT31_LPSPI0_PCS1           (PORT_ALT4_FUNC_MODE)
#define PORT32_ADC0_SE4_ADC1_SE14    (PORT_ALT0_FUNC_MODE)
#define PORT32_GPIO                  (PORT_GPIO_MODE)
#define PORT32_LPUART0_RX            (PORT_ALT2_FUNC_MODE)
#define PORT32_LPSPI0_PCS0           (PORT_ALT3_FUNC_MODE)
#define PORT32_LPTMR0_ALT3           (PORT_ALT4_FUNC_MODE)
#define PORT32_CAN0_RX               (PORT_ALT5_FUNC_MODE)
#define PORT32_FTM4_CH6              (PORT_ALT6_FUNC_MODE)
#define PORT33_ADC0_SE5_ADC1_SE15    (PORT_ALT0_FUNC_MODE)
#define PORT33_GPIO                  (PORT_GPIO_MODE)
#define PORT33_LPUART0_TX            (PORT_ALT2_FUNC_MODE)
#define PORT33_LPSPI0_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT33_TCLK0                 (PORT_ALT4_FUNC_MODE)
#define PORT33_CAN0_TX               (PORT_ALT5_FUNC_MODE)
#define PORT33_FTM4_CH5              (PORT_ALT6_FUNC_MODE)
#define PORT34_ADC0_SE6              (PORT_ALT0_FUNC_MODE)
#define PORT34_GPIO                  (PORT_GPIO_MODE)
#define PORT34_FTM1_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT34_LPSPI0_SCK            (PORT_ALT3_FUNC_MODE)
#define PORT34_FTM1_QD_PHB           (PORT_ALT4_FUNC_MODE)
#define PORT34_TRGMUX_IN3            (PORT_ALT6_FUNC_MODE)
#define PORT35_ADC0_SE7              (PORT_ALT0_FUNC_MODE)
#define PORT35_GPIO                  (PORT_GPIO_MODE)
#define PORT35_FTM1_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT35_LPSPI0_SIN            (PORT_ALT3_FUNC_MODE)
#define PORT35_FTM1_QD_PHA           (PORT_ALT4_FUNC_MODE)
#define PORT35_TRGMUX_IN2            (PORT_ALT6_FUNC_MODE)
#define PORT36_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT36_GPIO                  (PORT_GPIO_MODE)
#define PORT36_FTM0_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT36_LPSPI0_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT36_MII_RMII_MDIO         (PORT_ALT5_FUNC_MODE)
#define PORT36_TRGMUX_IN1            (PORT_ALT6_FUNC_MODE)
#define PORT36_QSPI_B_IO0            (PORT_ALT7_FUNC_MODE)
#define PORT37_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT37_GPIO                  (PORT_GPIO_MODE)
#define PORT37_FTM0_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT37_LPSPI0_PCS1           (PORT_ALT3_FUNC_MODE)
#define PORT37_LPSPI0_PCS0           (PORT_ALT4_FUNC_MODE)
#define PORT37_CLKOUT                (PORT_ALT5_FUNC_MODE)
#define PORT37_TRGMUX_IN0            (PORT_ALT6_FUNC_MODE)
#define PORT37_MII_RMII_MDC          (PORT_ALT7_FUNC_MODE)
#define PORT38_XTAL                  (PORT_ALT0_FUNC_MODE)
#define PORT38_GPIO                  (PORT_GPIO_MODE)
#define PORT38_LPI2C0_SDA            (PORT_ALT2_FUNC_MODE)
#define PORT39_EXTAL                 (PORT_ALT0_FUNC_MODE)
#define PORT39_GPIO                  (PORT_GPIO_MODE)
#define PORT39_LPI2C0_SCL            (PORT_ALT2_FUNC_MODE)
#define PORT40_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT40_GPIO                  (PORT_GPIO_MODE)
#define PORT40_FTM3_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT40_SAI1_BCLK             (PORT_ALT4_FUNC_MODE)
#define PORT41_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT41_GPIO                  (PORT_GPIO_MODE)
#define PORT41_FTM3_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT41_LPI2C0_SCLS           (PORT_ALT3_FUNC_MODE)
#define PORT41_SAI1_D0               (PORT_ALT4_FUNC_MODE)
#define PORT42_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT42_GPIO                  (PORT_GPIO_MODE)
#define PORT42_FTM3_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT42_LPI2C0_SDAS           (PORT_ALT3_FUNC_MODE)
#define PORT42_SAI1_MCLK             (PORT_ALT4_FUNC_MODE)
#define PORT43_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT43_GPIO                  (PORT_GPIO_MODE)
#define PORT43_FTM3_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT43_LPI2C0_HREQ           (PORT_ALT3_FUNC_MODE)
#define PORT44_ADC1_SE7              (PORT_ALT0_FUNC_MODE)
#define PORT44_GPIO                  (PORT_GPIO_MODE)
#define PORT44_FTM0_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT44_FTM3_FLT2             (PORT_ALT3_FUNC_MODE)
#define PORT44_CAN2_RX               (PORT_ALT4_FUNC_MODE)
#define PORT44_FTM6_FLT1             (PORT_ALT5_FUNC_MODE)
#define PORT45_ADC1_SE8_ADC0_SE8     (PORT_ALT0_FUNC_MODE)
#define PORT45_GPIO                  (PORT_GPIO_MODE)
#define PORT45_FTM0_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT45_FTM3_FLT1             (PORT_ALT3_FUNC_MODE)
#define PORT45_CAN2_TX               (PORT_ALT4_FUNC_MODE)
#define PORT45_FTM6_FLT0             (PORT_ALT5_FUNC_MODE)
#define PORT46_ADC1_SE9_ADC0_SE9     (PORT_ALT0_FUNC_MODE)
#define PORT46_GPIO                  (PORT_GPIO_MODE)
#define PORT46_FTM0_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT46_LPSPI1_SCK            (PORT_ALT3_FUNC_MODE)
#define PORT47_ADC1_SE14             (PORT_ALT0_FUNC_MODE)
#define PORT47_GPIO                  (PORT_GPIO_MODE)
#define PORT47_FTM0_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT47_LPSPI1_SIN            (PORT_ALT3_FUNC_MODE)
#define PORT48_ADC1_SE15             (PORT_ALT0_FUNC_MODE)
#define PORT48_GPIO                  (PORT_GPIO_MODE)
#define PORT48_FTM0_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT48_LPSPI1_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT49_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT49_GPIO                  (PORT_GPIO_MODE)
#define PORT49_FTM0_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT49_LPSPI1_PCS3           (PORT_ALT3_FUNC_MODE)
#define PORT49_FTM5_FLT1             (PORT_ALT4_FUNC_MODE)
#define PORT50_ADC0_SE16             (PORT_ALT0_FUNC_MODE)
#define PORT50_GPIO                  (PORT_GPIO_MODE)
#define PORT50_FTM5_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT50_LPSPI1_PCS1           (PORT_ALT4_FUNC_MODE)
#define PORT51_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT51_GPIO                  (PORT_GPIO_MODE)
#define PORT51_FTM5_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT52_ADC0_SE17             (PORT_ALT0_FUNC_MODE)
#define PORT52_GPIO                  (PORT_GPIO_MODE)
#define PORT52_FTM6_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT53_ADC0_SE18             (PORT_ALT0_FUNC_MODE)
#define PORT53_GPIO                  (PORT_GPIO_MODE)
#define PORT53_FTM6_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT54_ADC0_SE19             (PORT_ALT0_FUNC_MODE)
#define PORT54_GPIO                  (PORT_GPIO_MODE)
#define PORT54_FTM6_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT54_MII_CRS               (PORT_ALT3_FUNC_MODE)
#define PORT54_LPUART1_TX            (PORT_ALT5_FUNC_MODE)
#define PORT55_ADC0_SE20             (PORT_ALT0_FUNC_MODE)
#define PORT55_GPIO                  (PORT_GPIO_MODE)
#define PORT55_FTM6_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT55_LPUART1_RX            (PORT_ALT3_FUNC_MODE)
#define PORT55_MII_COL               (PORT_ALT4_FUNC_MODE)
#define PORT56_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT56_GPIO                  (PORT_GPIO_MODE)
#define PORT56_FTM6_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT57_ADC0_SE21             (PORT_ALT0_FUNC_MODE)
#define PORT57_GPIO                  (PORT_GPIO_MODE)
#define PORT57_FTM6_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT57_LPSPI2_PCS0           (PORT_ALT5_FUNC_MODE)
#define PORT58_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT58_GPIO                  (PORT_GPIO_MODE)
#define PORT58_FTM6_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT59_ADC0_SE22             (PORT_ALT0_FUNC_MODE)
#define PORT59_GPIO                  (PORT_GPIO_MODE)
#define PORT59_FTM6_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT59_LPSPI2_SOUT           (PORT_ALT5_FUNC_MODE)
#define PORT60_ADC0_SE23             (PORT_ALT0_FUNC_MODE)
#define PORT60_GPIO                  (PORT_GPIO_MODE)
#define PORT60_FTM7_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT60_LPSPI2_SIN            (PORT_ALT5_FUNC_MODE)
#define PORT61_ADC0_SE24             (PORT_ALT0_FUNC_MODE)
#define PORT61_GPIO                  (PORT_GPIO_MODE)
#define PORT61_FTM7_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT61_LPSPI2_SCK            (PORT_ALT5_FUNC_MODE)
#define PORT62_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT62_GPIO                  (PORT_GPIO_MODE)
#define PORT62_FTM7_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT63_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT63_GPIO                  (PORT_GPIO_MODE)
#define PORT63_FTM7_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT64_ADC0_SE8              (PORT_ALT0_FUNC_MODE)
#define PORT64_GPIO                  (PORT_GPIO_MODE)
#define PORT64_FTM0_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT64_LPSPI2_SIN            (PORT_ALT3_FUNC_MODE)
#define PORT64_MII_RMII_RXD_1        (PORT_ALT4_FUNC_MODE)
#define PORT64_MII_RMII_RXD_0        (PORT_ALT5_FUNC_MODE)
#define PORT64_FTM1_CH6              (PORT_ALT6_FUNC_MODE)
#define PORT64_QSPI_B_RWDS           (PORT_ALT7_FUNC_MODE)
#define PORT65_ADC0_SE9              (PORT_ALT0_FUNC_MODE)
#define PORT65_GPIO                  (PORT_GPIO_MODE)
#define PORT65_FTM0_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT65_LPSPI2_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT65_MII_RMII_RXD_1        (PORT_ALT4_FUNC_MODE)
#define PORT65_MII_RMII_RXD_0        (PORT_ALT5_FUNC_MODE)
#define PORT65_FTM1_CH7              (PORT_ALT6_FUNC_MODE)
#define PORT65_QSPI_B_SCK            (PORT_ALT7_FUNC_MODE)
#define PORT66_ADC0_SE10_CMP0_IN5    (PORT_ALT0_FUNC_MODE)
#define PORT66_GPIO                  (PORT_GPIO_MODE)
#define PORT66_FTM0_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT66_CAN0_RX               (PORT_ALT3_FUNC_MODE)
#define PORT66_LPUART0_RX            (PORT_ALT4_FUNC_MODE)
#define PORT66_MII_RMII_TXD_0        (PORT_ALT5_FUNC_MODE)
#define PORT66_ETM_TRACE_CLKOUT      (PORT_ALT6_FUNC_MODE)
#define PORT66_QSPI_A_IO3            (PORT_ALT7_FUNC_MODE)
#define PORT67_ADC0_SE11_CMP0_IN4    (PORT_ALT0_FUNC_MODE)
#define PORT67_GPIO                  (PORT_GPIO_MODE)
#define PORT67_FTM0_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT67_CAN0_TX               (PORT_ALT3_FUNC_MODE)
#define PORT67_LPUART0_TX            (PORT_ALT4_FUNC_MODE)
#define PORT67_MII_TX_ER             (PORT_ALT5_FUNC_MODE)
#define PORT67_QSPI_A_CS             (PORT_ALT6_FUNC_MODE)
#define PORT67_QSPI_B_IO3            (PORT_ALT7_FUNC_MODE)
#define PORT68_CMP0_IN2              (PORT_ALT0_FUNC_MODE)
#define PORT68_GPIO                  (PORT_GPIO_MODE)
#define PORT68_FTM1_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT68_RTC_CLKOUT            (PORT_ALT3_FUNC_MODE)
#define PORT68_EWM_IN                (PORT_ALT5_FUNC_MODE)
#define PORT68_FTM1_QD_PHB           (PORT_ALT6_FUNC_MODE)
#define PORT68_JTAG_TCLK_SWD_CLK     (PORT_ALT7_FUNC_MODE)
#define PORT69_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT69_GPIO                  (PORT_GPIO_MODE)
#define PORT69_FTM2_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT69_RTC_CLKOUT            (PORT_ALT3_FUNC_MODE)
#define PORT69_LPI2C1_HREQ           (PORT_ALT4_FUNC_MODE)
#define PORT69_FTM2_QD_PHB           (PORT_ALT6_FUNC_MODE)
#define PORT69_JTAG_TDI              (PORT_ALT7_FUNC_MODE)
#define PORT70_ADC1_SE4              (PORT_ALT0_FUNC_MODE)
#define PORT70_GPIO                  (PORT_GPIO_MODE)
#define PORT70_LPUART1_RX            (PORT_ALT2_FUNC_MODE)
#define PORT70_CAN1_RX               (PORT_ALT3_FUNC_MODE)
#define PORT70_FTM3_CH2              (PORT_ALT4_FUNC_MODE)
#define PORT70_FTM1_QD_PHB           (PORT_ALT6_FUNC_MODE)
#define PORT71_ADC1_SE5              (PORT_ALT0_FUNC_MODE)
#define PORT71_GPIO                  (PORT_GPIO_MODE)
#define PORT71_LPUART1_TX            (PORT_ALT2_FUNC_MODE)
#define PORT71_CAN1_TX               (PORT_ALT3_FUNC_MODE)
#define PORT71_FTM3_CH3              (PORT_ALT4_FUNC_MODE)
#define PORT71_FTM1_QD_PHA           (PORT_ALT6_FUNC_MODE)
#define PORT72_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT72_GPIO                  (PORT_GPIO_MODE)
#define PORT72_LPUART1_RX            (PORT_ALT2_FUNC_MODE)
#define PORT72_FTM1_FLT0             (PORT_ALT3_FUNC_MODE)
#define PORT72_FTM5_CH1              (PORT_ALT4_FUNC_MODE)
#define PORT72_LPUART0_CTS           (PORT_ALT6_FUNC_MODE)
#define PORT73_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT73_GPIO                  (PORT_GPIO_MODE)
#define PORT73_LPUART1_TX            (PORT_ALT2_FUNC_MODE)
#define PORT73_FTM1_FLT1             (PORT_ALT3_FUNC_MODE)
#define PORT73_FTM5_CH0              (PORT_ALT4_FUNC_MODE)
#define PORT73_LPUART0_RTS           (PORT_ALT6_FUNC_MODE)
#define PORT74_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT74_GPIO                  (PORT_GPIO_MODE)
#define PORT74_FTM3_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT74_TRGMUX_IN11           (PORT_ALT6_FUNC_MODE)
#define PORT75_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT75_GPIO                  (PORT_GPIO_MODE)
#define PORT75_FTM3_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT75_FTM4_CH2              (PORT_ALT3_FUNC_MODE)
#define PORT75_TRGMUX_IN10           (PORT_ALT6_FUNC_MODE)
#define PORT76_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT76_GPIO                  (PORT_GPIO_MODE)
#define PORT76_FTM3_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT76_FTM2_CH6              (PORT_ALT3_FUNC_MODE)
#define PORT76_LPUART2_CTS           (PORT_ALT4_FUNC_MODE)
#define PORT77_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT77_GPIO                  (PORT_GPIO_MODE)
#define PORT77_FTM3_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT77_FTM2_CH7              (PORT_ALT3_FUNC_MODE)
#define PORT77_LPUART2_RTS           (PORT_ALT4_FUNC_MODE)
#define PORT78_ADC0_SE12             (PORT_ALT0_FUNC_MODE)
#define PORT78_GPIO                  (PORT_GPIO_MODE)
#define PORT78_FTM1_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT78_LPSPI2_PCS0           (PORT_ALT3_FUNC_MODE)
#define PORT78_MII_COL               (PORT_ALT4_FUNC_MODE)
#define PORT78_TRGMUX_IN9            (PORT_ALT6_FUNC_MODE)
#define PORT79_ADC0_SE13             (PORT_ALT0_FUNC_MODE)
#define PORT79_GPIO                  (PORT_GPIO_MODE)
#define PORT79_FTM1_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT79_LPSPI2_SCK            (PORT_ALT3_FUNC_MODE)
#define PORT79_MII_CRS               (PORT_ALT4_FUNC_MODE)
#define PORT79_TRGMUX_IN8            (PORT_ALT6_FUNC_MODE)
#define PORT79_QSPI_B_CS             (PORT_ALT7_FUNC_MODE)
#define PORT80_ADC0_SE14             (PORT_ALT0_FUNC_MODE)
#define PORT80_GPIO                  (PORT_GPIO_MODE)
#define PORT80_FTM1_FLT2             (PORT_ALT2_FUNC_MODE)
#define PORT80_CAN2_RX               (PORT_ALT3_FUNC_MODE)
#define PORT80_LPI2C1_SDAS           (PORT_ALT4_FUNC_MODE)
#define PORT80_MII_RMII_RX_ER        (PORT_ALT5_FUNC_MODE)
#define PORT80_QSPI_B_IO7            (PORT_ALT7_FUNC_MODE)
#define PORT81_ADC0_SE15             (PORT_ALT0_FUNC_MODE)
#define PORT81_GPIO                  (PORT_GPIO_MODE)
#define PORT81_FTM1_FLT3             (PORT_ALT2_FUNC_MODE)
#define PORT81_CAN2_TX               (PORT_ALT3_FUNC_MODE)
#define PORT81_LPI2C1_SCLS           (PORT_ALT4_FUNC_MODE)
#define PORT81_MII_RMII_RX_DV        (PORT_ALT5_FUNC_MODE)
#define PORT81_QSPI_B_IO6            (PORT_ALT7_FUNC_MODE)
#define PORT82_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT82_GPIO                  (PORT_GPIO_MODE)
#define PORT82_FTM7_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT83_ADC0_SE25             (PORT_ALT0_FUNC_MODE)
#define PORT83_GPIO                  (PORT_GPIO_MODE)
#define PORT83_FTM7_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT83_LPSPI2_PCS1           (PORT_ALT5_FUNC_MODE)
#define PORT84_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT84_GPIO                  (PORT_GPIO_MODE)
#define PORT84_FTM7_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT85_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT85_GPIO                  (PORT_GPIO_MODE)
#define PORT85_FTM7_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT85_FTM7_FLT0             (PORT_ALT4_FUNC_MODE)
#define PORT86_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT86_GPIO                  (PORT_GPIO_MODE)
#define PORT86_FTM7_FLT1             (PORT_ALT2_FUNC_MODE)
#define PORT87_ADC0_SE26             (PORT_ALT0_FUNC_MODE)
#define PORT87_GPIO                  (PORT_GPIO_MODE)
#define PORT87_LPSPI0_SCK            (PORT_ALT2_FUNC_MODE)
#define PORT88_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT88_GPIO                  (PORT_GPIO_MODE)
#define PORT88_FTM4_CH0              (PORT_ALT2_FUNC_MODE)
#define PORT89_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT89_GPIO                  (PORT_GPIO_MODE)
#define PORT89_FTM4_CH1              (PORT_ALT2_FUNC_MODE)
#define PORT90_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT90_GPIO                  (PORT_GPIO_MODE)
#define PORT90_FTM4_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT91_ADC0_SE27             (PORT_ALT0_FUNC_MODE)
#define PORT91_GPIO                  (PORT_GPIO_MODE)
#define PORT91_FTM4_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT92_ADC0_SE28             (PORT_ALT0_FUNC_MODE)
#define PORT92_GPIO                  (PORT_GPIO_MODE)
#define PORT92_FTM4_CH7              (PORT_ALT2_FUNC_MODE)
#define PORT93_ADC0_SE29             (PORT_ALT0_FUNC_MODE)
#define PORT93_GPIO                  (PORT_GPIO_MODE)
#define PORT93_FTM5_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT94_ADC0_SE30             (PORT_ALT0_FUNC_MODE)
#define PORT94_GPIO                  (PORT_GPIO_MODE)
#define PORT94_FTM5_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT94_FXIO_D0               (PORT_ALT3_FUNC_MODE)
#define PORT94_LPI2C1_SDAS           (PORT_ALT4_FUNC_MODE)
#define PORT95_ADC0_SE31             (PORT_ALT0_FUNC_MODE)
#define PORT95_GPIO                  (PORT_GPIO_MODE)
#define PORT95_FTM5_CH6              (PORT_ALT2_FUNC_MODE)
#define PORT95_FXIO_D1               (PORT_ALT3_FUNC_MODE)
#define PORT95_LPI2C1_SDA            (PORT_ALT4_FUNC_MODE)
#define PORT96_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT96_GPIO                  (PORT_GPIO_MODE)
#define PORT96_FTM0_CH2              (PORT_ALT2_FUNC_MODE)
#define PORT96_LPSPI1_SCK            (PORT_ALT3_FUNC_MODE)
#define PORT96_FTM2_CH0              (PORT_ALT4_FUNC_MODE)
#define PORT96_ETM_TRACE_D0          (PORT_ALT5_FUNC_MODE)
#define PORT96_FXIO_D0               (PORT_ALT6_FUNC_MODE)
#define PORT96_TRGMUX_OUT1           (PORT_ALT7_FUNC_MODE)
#define PORT97_DISABLED              (PORT_ALT0_FUNC_MODE)
#define PORT97_GPIO                  (PORT_GPIO_MODE)
#define PORT97_FTM0_CH3              (PORT_ALT2_FUNC_MODE)
#define PORT97_LPSPI1_SIN            (PORT_ALT3_FUNC_MODE)
#define PORT97_FTM2_CH1              (PORT_ALT4_FUNC_MODE)
#define PORT97_SAI0_MCLK             (PORT_ALT5_FUNC_MODE)
#define PORT97_FXIO_D1               (PORT_ALT6_FUNC_MODE)
#define PORT97_TRGMUX_OUT2           (PORT_ALT7_FUNC_MODE)
#define PORT98_ADC1_SE2              (PORT_ALT0_FUNC_MODE)
#define PORT98_GPIO                  (PORT_GPIO_MODE)
#define PORT98_FTM3_CH4              (PORT_ALT2_FUNC_MODE)
#define PORT98_LPSPI1_SOUT           (PORT_ALT3_FUNC_MODE)
#define PORT98_FXIO_D4               (PORT_ALT4_FUNC_MODE)
#define PORT98_FXIO_D6               (PORT_ALT5_FUNC_MODE)
#define PORT98_TRGMUX_IN5            (PORT_ALT6_FUNC_MODE)
#define PORT99_ADC1_SE3              (PORT_ALT0_FUNC_MODE)
#define PORT99_GPIO                  (PORT_GPIO_MODE)
#define PORT99_FTM3_CH5              (PORT_ALT2_FUNC_MODE)
#define PORT99_LPSPI1_PCS0           (PORT_ALT3_FUNC_MODE)
#define PORT99_FXIO_D5               (PORT_ALT4_FUNC_MODE)
#define PORT99_FXIO_D7               (PORT_ALT5_FUNC_MODE)
#define PORT99_TRGMUX_IN4            (PORT_ALT6_FUNC_MODE)
#define PORT99_NMI_b                 (PORT_ALT7_FUNC_MODE)
#define PORT100_ADC1_SE6             (PORT_ALT0_FUNC_MODE)
#define PORT100_GPIO                 (PORT_GPIO_MODE)
#define PORT100_FTM0_FLT3            (PORT_ALT2_FUNC_MODE)
#define PORT100_FTM3_FLT3            (PORT_ALT3_FUNC_MODE)
#define PORT101_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT101_GPIO                 (PORT_GPIO_MODE)
#define PORT101_FTM2_CH3             (PORT_ALT2_FUNC_MODE)
#define PORT101_LPTMR0_ALT2          (PORT_ALT3_FUNC_MODE)
#define PORT101_FTM2_FLT1            (PORT_ALT4_FUNC_MODE)
#define PORT101_MII_TXD3             (PORT_ALT5_FUNC_MODE)
#define PORT101_TRGMUX_IN7           (PORT_ALT6_FUNC_MODE)
#define PORT101_QSPI_B_IO2           (PORT_ALT7_FUNC_MODE)
#define PORT102_CMP0_IN7             (PORT_ALT0_FUNC_MODE)
#define PORT102_GPIO                 (PORT_GPIO_MODE)
#define PORT102_LPUART2_RX           (PORT_ALT2_FUNC_MODE)
#define PORT102_FTM2_FLT2            (PORT_ALT4_FUNC_MODE)
#define PORT102_MII_TXD2             (PORT_ALT5_FUNC_MODE)
#define PORT102_QSPI_B_IO1           (PORT_ALT7_FUNC_MODE)
#define PORT103_CMP0_IN6             (PORT_ALT0_FUNC_MODE)
#define PORT103_GPIO                 (PORT_GPIO_MODE)
#define PORT103_LPUART2_TX           (PORT_ALT2_FUNC_MODE)
#define PORT103_FTM2_FLT3            (PORT_ALT4_FUNC_MODE)
#define PORT103_MII_RMII_TXD_1       (PORT_ALT5_FUNC_MODE)
#define PORT103_ETM_TRACE_D0         (PORT_ALT6_FUNC_MODE)
#define PORT103_QSPI_A_IO1           (PORT_ALT7_FUNC_MODE)
#define PORT104_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT104_GPIO                 (PORT_GPIO_MODE)
#define PORT104_LPI2C1_SDA           (PORT_ALT2_FUNC_MODE)
#define PORT104_MII_RXD3             (PORT_ALT3_FUNC_MODE)
#define PORT104_FTM2_FLT2            (PORT_ALT4_FUNC_MODE)
#define PORT104_FXIO_D1              (PORT_ALT5_FUNC_MODE)
#define PORT104_FTM1_CH4             (PORT_ALT6_FUNC_MODE)
#define PORT104_QSPI_B_IO5           (PORT_ALT7_FUNC_MODE)
#define PORT105_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT105_GPIO                 (PORT_GPIO_MODE)
#define PORT105_LPI2C1_SCL           (PORT_ALT2_FUNC_MODE)
#define PORT105_FXIO_D0              (PORT_ALT3_FUNC_MODE)
#define PORT105_FTM2_FLT3            (PORT_ALT4_FUNC_MODE)
#define PORT105_MII_RXD2             (PORT_ALT5_FUNC_MODE)
#define PORT105_FTM1_CH5             (PORT_ALT6_FUNC_MODE)
#define PORT105_QSPI_B_IO4           (PORT_ALT7_FUNC_MODE)
#define PORT106_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT106_GPIO                 (PORT_GPIO_MODE)
#define PORT106_FTM2_CH0             (PORT_ALT2_FUNC_MODE)
#define PORT106_FTM2_QD_PHB          (PORT_ALT3_FUNC_MODE)
#define PORT106_ETM_TRACE_D3         (PORT_ALT4_FUNC_MODE)
#define PORT106_MII_RX_CLK           (PORT_ALT5_FUNC_MODE)
#define PORT106_CLKOUT               (PORT_ALT6_FUNC_MODE)
#define PORT106_QSPI_A_SCK           (PORT_ALT7_FUNC_MODE)
#define PORT107_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT107_GPIO                 (PORT_GPIO_MODE)
#define PORT107_FTM2_CH1             (PORT_ALT2_FUNC_MODE)
#define PORT107_FTM2_QD_PHA          (PORT_ALT3_FUNC_MODE)
#define PORT107_ETM_TRACE_D2         (PORT_ALT4_FUNC_MODE)
#define PORT107_MII_RMII_TX_CLK      (PORT_ALT5_FUNC_MODE)
#define PORT107_LPUART2_CTS          (PORT_ALT6_FUNC_MODE)
#define PORT107_QSPI_A_IO0           (PORT_ALT7_FUNC_MODE)
#define PORT108_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT108_GPIO                 (PORT_GPIO_MODE)
#define PORT108_FTM2_CH2             (PORT_ALT2_FUNC_MODE)
#define PORT108_LPI2C1_HREQ          (PORT_ALT3_FUNC_MODE)
#define PORT108_ETM_TRACE_D1         (PORT_ALT4_FUNC_MODE)
#define PORT108_MII_RMII_TX_EN       (PORT_ALT5_FUNC_MODE)
#define PORT108_LPUART2_RTS          (PORT_ALT6_FUNC_MODE)
#define PORT108_QSPI_A_IO2           (PORT_ALT7_FUNC_MODE)
#define PORT109_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT109_GPIO                 (PORT_GPIO_MODE)
#define PORT109_FTM2_CH4             (PORT_ALT2_FUNC_MODE)
#define PORT109_LPUART1_RX           (PORT_ALT3_FUNC_MODE)
#define PORT109_ENET_TMR1            (PORT_ALT5_FUNC_MODE)
#define PORT109_RTC_CLKOUT           (PORT_ALT7_FUNC_MODE)
#define PORT110_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT110_GPIO                 (PORT_GPIO_MODE)
#define PORT110_FTM2_CH5             (PORT_ALT2_FUNC_MODE)
#define PORT110_LPUART1_TX           (PORT_ALT3_FUNC_MODE)
#define PORT110_ENET_TMR0            (PORT_ALT5_FUNC_MODE)
#define PORT110_CLKOUT               (PORT_ALT7_FUNC_MODE)
#define PORT111_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT111_GPIO                 (PORT_GPIO_MODE)
#define PORT111_FTM0_CH0             (PORT_ALT2_FUNC_MODE)
#define PORT111_ETM_TRACE_D3         (PORT_ALT3_FUNC_MODE)
#define PORT111_LPSPI0_SCK           (PORT_ALT4_FUNC_MODE)
#define PORT111_ENET_TMR2            (PORT_ALT5_FUNC_MODE)
#define PORT112_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT112_GPIO                 (PORT_GPIO_MODE)
#define PORT112_FTM0_CH1             (PORT_ALT2_FUNC_MODE)
#define PORT112_ETM_TRACE_D2         (PORT_ALT3_FUNC_MODE)
#define PORT112_LPSPI0_SIN           (PORT_ALT4_FUNC_MODE)
#define PORT112_CMP0_RRT             (PORT_ALT5_FUNC_MODE)
#define PORT112_ETM_TRACE_CLKOUT     (PORT_ALT6_FUNC_MODE)
#define PORT113_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT113_GPIO                 (PORT_GPIO_MODE)
#define PORT113_FTM0_FLT2            (PORT_ALT2_FUNC_MODE)
#define PORT113_LPUART2_RX           (PORT_ALT3_FUNC_MODE)
#define PORT113_FTM5_FLT1            (PORT_ALT4_FUNC_MODE)
#define PORT114_ADC1_SE16            (PORT_ALT0_FUNC_MODE)
#define PORT114_GPIO                 (PORT_GPIO_MODE)
#define PORT114_FTM5_CH7             (PORT_ALT2_FUNC_MODE)
#define PORT114_FXIO_D2              (PORT_ALT3_FUNC_MODE)
#define PORT114_LPI2C1_SCLS          (PORT_ALT4_FUNC_MODE)
#define PORT115_ADC1_SE17            (PORT_ALT0_FUNC_MODE)
#define PORT115_GPIO                 (PORT_GPIO_MODE)
#define PORT115_FTM6_CH0             (PORT_ALT2_FUNC_MODE)
#define PORT115_FXIO_D3              (PORT_ALT3_FUNC_MODE)
#define PORT115_LPI2C1_SCL           (PORT_ALT4_FUNC_MODE)
#define PORT116_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT116_GPIO                 (PORT_GPIO_MODE)
#define PORT116_FTM6_CH1             (PORT_ALT2_FUNC_MODE)
#define PORT117_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT117_GPIO                 (PORT_GPIO_MODE)
#define PORT117_FTM6_CH2             (PORT_ALT2_FUNC_MODE)
#define PORT118_ADC1_SE18            (PORT_ALT0_FUNC_MODE)
#define PORT118_GPIO                 (PORT_GPIO_MODE)
#define PORT118_FTM6_CH3             (PORT_ALT2_FUNC_MODE)
#define PORT119_ADC1_SE19            (PORT_ALT0_FUNC_MODE)
#define PORT119_GPIO                 (PORT_GPIO_MODE)
#define PORT119_FTM6_CH4             (PORT_ALT2_FUNC_MODE)
#define PORT120_ADC1_SE20            (PORT_ALT0_FUNC_MODE)
#define PORT120_GPIO                 (PORT_GPIO_MODE)
#define PORT120_FTM6_CH5             (PORT_ALT2_FUNC_MODE)
#define PORT121_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT121_GPIO                 (PORT_GPIO_MODE)
#define PORT121_FTM6_CH6             (PORT_ALT2_FUNC_MODE)
#define PORT122_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT122_GPIO                 (PORT_GPIO_MODE)
#define PORT122_FTM6_CH7             (PORT_ALT2_FUNC_MODE)
#define PORT122_FXIO_D7              (PORT_ALT3_FUNC_MODE)
#define PORT123_ADC1_SE21            (PORT_ALT0_FUNC_MODE)
#define PORT123_GPIO                 (PORT_GPIO_MODE)
#define PORT123_FTM7_CH0             (PORT_ALT2_FUNC_MODE)
#define PORT124_ADC1_SE22            (PORT_ALT0_FUNC_MODE)
#define PORT124_GPIO                 (PORT_GPIO_MODE)
#define PORT124_FTM7_CH1             (PORT_ALT2_FUNC_MODE)
#define PORT125_ADC1_SE23            (PORT_ALT0_FUNC_MODE)
#define PORT125_GPIO                 (PORT_GPIO_MODE)
#define PORT125_FTM7_CH2             (PORT_ALT2_FUNC_MODE)
#define PORT126_ADC1_SE24            (PORT_ALT0_FUNC_MODE)
#define PORT126_GPIO                 (PORT_GPIO_MODE)
#define PORT126_FTM7_CH3             (PORT_ALT2_FUNC_MODE)
#define PORT126_FTM6_FLT1            (PORT_ALT3_FUNC_MODE)
#define PORT127_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT127_GPIO                 (PORT_GPIO_MODE)
#define PORT127_FTM7_CH4             (PORT_ALT2_FUNC_MODE)
#define PORT127_FXIO_D6              (PORT_ALT3_FUNC_MODE)
#define PORT127_FTM6_FLT0            (PORT_ALT5_FUNC_MODE)
#define PORT128_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT128_GPIO                 (PORT_GPIO_MODE)
#define PORT128_LPSPI0_SCK           (PORT_ALT2_FUNC_MODE)
#define PORT128_TCLK1                (PORT_ALT3_FUNC_MODE)
#define PORT128_LPI2C1_SDA           (PORT_ALT4_FUNC_MODE)
#define PORT128_LPSPI1_SOUT          (PORT_ALT5_FUNC_MODE)
#define PORT128_FTM1_FLT2            (PORT_ALT6_FUNC_MODE)
#define PORT128_SAI0_D2              (PORT_ALT7_FUNC_MODE)
#define PORT129_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT129_GPIO                 (PORT_GPIO_MODE)
#define PORT129_LPSPI0_SIN           (PORT_ALT2_FUNC_MODE)
#define PORT129_LPI2C0_HREQ          (PORT_ALT3_FUNC_MODE)
#define PORT129_LPI2C1_SCL           (PORT_ALT4_FUNC_MODE)
#define PORT129_LPSPI1_PCS0          (PORT_ALT5_FUNC_MODE)
#define PORT129_FTM1_FLT1            (PORT_ALT6_FUNC_MODE)
#define PORT129_SAI0_D1              (PORT_ALT7_FUNC_MODE)
#define PORT130_ADC1_SE10            (PORT_ALT0_FUNC_MODE)
#define PORT130_GPIO                 (PORT_GPIO_MODE)
#define PORT130_LPSPI0_SOUT          (PORT_ALT2_FUNC_MODE)
#define PORT130_LPTMR0_ALT3          (PORT_ALT3_FUNC_MODE)
#define PORT130_FTM3_CH6             (PORT_ALT4_FUNC_MODE)
#define PORT130_LPUART1_CTS          (PORT_ALT6_FUNC_MODE)
#define PORT130_SAI1_SYNC            (PORT_ALT7_FUNC_MODE)
#define PORT131_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT131_GPIO                 (PORT_GPIO_MODE)
#define PORT131_FTM0_FLT0            (PORT_ALT2_FUNC_MODE)
#define PORT131_LPUART2_RTS          (PORT_ALT3_FUNC_MODE)
#define PORT131_FTM2_FLT0            (PORT_ALT4_FUNC_MODE)
#define PORT131_TRGMUX_IN6           (PORT_ALT6_FUNC_MODE)
#define PORT131_CMP0_OUT             (PORT_ALT7_FUNC_MODE)
#define PORT132_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT132_GPIO                 (PORT_GPIO_MODE)
#define PORT132_ETM_TRACE_D1         (PORT_ALT2_FUNC_MODE)
#define PORT132_FTM2_QD_PHB          (PORT_ALT3_FUNC_MODE)
#define PORT132_FTM2_CH2             (PORT_ALT4_FUNC_MODE)
#define PORT132_CAN0_RX              (PORT_ALT5_FUNC_MODE)
#define PORT132_FXIO_D6              (PORT_ALT6_FUNC_MODE)
#define PORT132_EWM_OUT_b            (PORT_ALT7_FUNC_MODE)
#define PORT133_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT133_GPIO                 (PORT_GPIO_MODE)
#define PORT133_TCLK2                (PORT_ALT2_FUNC_MODE)
#define PORT133_FTM2_QD_PHA          (PORT_ALT3_FUNC_MODE)
#define PORT133_FTM2_CH3             (PORT_ALT4_FUNC_MODE)
#define PORT133_CAN0_TX              (PORT_ALT5_FUNC_MODE)
#define PORT133_FXIO_D7              (PORT_ALT6_FUNC_MODE)
#define PORT133_EWM_IN               (PORT_ALT7_FUNC_MODE)
#define PORT134_ADC1_SE11            (PORT_ALT0_FUNC_MODE)
#define PORT134_GPIO                 (PORT_GPIO_MODE)
#define PORT134_LPSPI0_PCS2          (PORT_ALT2_FUNC_MODE)
#define PORT134_FTM7_FLT1            (PORT_ALT3_FUNC_MODE)
#define PORT134_FTM3_CH7             (PORT_ALT4_FUNC_MODE)
#define PORT134_LPUART1_RTS          (PORT_ALT6_FUNC_MODE)
#define PORT135_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT135_GPIO                 (PORT_GPIO_MODE)
#define PORT135_FTM0_CH7             (PORT_ALT2_FUNC_MODE)
#define PORT135_FTM3_FLT0            (PORT_ALT3_FUNC_MODE)
#define PORT136_CMP0_IN3             (PORT_ALT0_FUNC_MODE)
#define PORT136_GPIO                 (PORT_GPIO_MODE)
#define PORT136_FTM0_CH6             (PORT_ALT2_FUNC_MODE)
#define PORT136_MII_RMII_MDC         (PORT_ALT5_FUNC_MODE)
#define PORT137_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT137_GPIO                 (PORT_GPIO_MODE)
#define PORT137_FTM0_CH7             (PORT_ALT2_FUNC_MODE)
#define PORT137_LPUART2_CTS          (PORT_ALT3_FUNC_MODE)
#define PORT137_ENET_TMR3            (PORT_ALT5_FUNC_MODE)
#define PORT138_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT138_GPIO                 (PORT_GPIO_MODE)
#define PORT138_CLKOUT               (PORT_ALT2_FUNC_MODE)
#define PORT138_LPSPI2_PCS1          (PORT_ALT3_FUNC_MODE)
#define PORT138_FTM2_CH4             (PORT_ALT4_FUNC_MODE)
#define PORT138_FXIO_D4              (PORT_ALT6_FUNC_MODE)
#define PORT138_TRGMUX_OUT4          (PORT_ALT7_FUNC_MODE)
#define PORT139_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT139_GPIO                 (PORT_GPIO_MODE)
#define PORT139_LPSPI2_PCS0          (PORT_ALT2_FUNC_MODE)
#define PORT139_LPTMR0_ALT1          (PORT_ALT3_FUNC_MODE)
#define PORT139_FTM2_CH5             (PORT_ALT4_FUNC_MODE)
#define PORT139_FXIO_D5              (PORT_ALT6_FUNC_MODE)
#define PORT139_TRGMUX_OUT5          (PORT_ALT7_FUNC_MODE)
#define PORT140_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT140_GPIO                 (PORT_GPIO_MODE)
#define PORT140_FTM0_FLT3            (PORT_ALT2_FUNC_MODE)
#define PORT140_LPUART2_TX           (PORT_ALT3_FUNC_MODE)
#define PORT140_FTM5_FLT0            (PORT_ALT4_FUNC_MODE)
#define PORT141_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT141_GPIO                 (PORT_GPIO_MODE)
#define PORT141_FTM4_CH5             (PORT_ALT2_FUNC_MODE)
#define PORT141_LPSPI2_PCS2          (PORT_ALT3_FUNC_MODE)
#define PORT141_FTM2_FLT0            (PORT_ALT4_FUNC_MODE)
#define PORT142_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT142_GPIO                 (PORT_GPIO_MODE)
#define PORT142_FTM0_FLT1            (PORT_ALT2_FUNC_MODE)
#define PORT142_FTM2_FLT1            (PORT_ALT4_FUNC_MODE)
#define PORT143_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT143_GPIO                 (PORT_GPIO_MODE)
#define PORT143_LPUART1_CTS          (PORT_ALT2_FUNC_MODE)
#define PORT143_LPSPI2_SCK           (PORT_ALT3_FUNC_MODE)
#define PORT143_FTM2_CH6             (PORT_ALT4_FUNC_MODE)
#define PORT143_FTM4_FLT1            (PORT_ALT5_FUNC_MODE)
#define PORT143_FXIO_D2              (PORT_ALT6_FUNC_MODE)
#define PORT143_TRGMUX_OUT6          (PORT_ALT7_FUNC_MODE)
#define PORT144_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT144_GPIO                 (PORT_GPIO_MODE)
#define PORT144_LPUART1_RTS          (PORT_ALT2_FUNC_MODE)
#define PORT144_LPSPI2_SIN           (PORT_ALT3_FUNC_MODE)
#define PORT144_FTM2_CH7             (PORT_ALT4_FUNC_MODE)
#define PORT144_FTM4_FLT0            (PORT_ALT5_FUNC_MODE)
#define PORT144_FXIO_D3              (PORT_ALT6_FUNC_MODE)
#define PORT144_TRGMUX_OUT7          (PORT_ALT7_FUNC_MODE)
#define PORT145_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT145_GPIO                 (PORT_GPIO_MODE)
#define PORT145_FTM7_CH5             (PORT_ALT2_FUNC_MODE)
#define PORT145_FXIO_D5              (PORT_ALT3_FUNC_MODE)
#define PORT146_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT146_GPIO                 (PORT_GPIO_MODE)
#define PORT146_FTM7_CH6             (PORT_ALT2_FUNC_MODE)
#define PORT146_FXIO_D4              (PORT_ALT3_FUNC_MODE)
#define PORT147_ADC1_SE25            (PORT_ALT0_FUNC_MODE)
#define PORT147_GPIO                 (PORT_GPIO_MODE)
#define PORT147_FTM7_CH7             (PORT_ALT2_FUNC_MODE)
#define PORT148_ADC1_SE26            (PORT_ALT0_FUNC_MODE)
#define PORT148_GPIO                 (PORT_GPIO_MODE)
#define PORT148_FTM4_CH0             (PORT_ALT2_FUNC_MODE)
#define PORT149_ADC1_SE27            (PORT_ALT0_FUNC_MODE)
#define PORT149_GPIO                 (PORT_GPIO_MODE)
#define PORT149_FTM4_CH1             (PORT_ALT2_FUNC_MODE)
#define PORT150_ADC1_SE28            (PORT_ALT0_FUNC_MODE)
#define PORT150_GPIO                 (PORT_GPIO_MODE)
#define PORT150_FTM4_CH2             (PORT_ALT2_FUNC_MODE)
#define PORT151_ADC1_SE29            (PORT_ALT0_FUNC_MODE)
#define PORT151_GPIO                 (PORT_GPIO_MODE)
#define PORT151_FTM4_CH3             (PORT_ALT2_FUNC_MODE)
#define PORT152_ADC1_SE30            (PORT_ALT0_FUNC_MODE)
#define PORT152_GPIO                 (PORT_GPIO_MODE)
#define PORT152_FTM4_CH4             (PORT_ALT2_FUNC_MODE)
#define PORT152_CAN2_TX              (PORT_ALT3_FUNC_MODE)
#define PORT153_ADC1_SE31            (PORT_ALT0_FUNC_MODE)
#define PORT153_GPIO                 (PORT_GPIO_MODE)
#define PORT153_FTM4_CH5             (PORT_ALT2_FUNC_MODE)
#define PORT153_CAN2_RX              (PORT_ALT3_FUNC_MODE)
#define PORT154_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT154_GPIO                 (PORT_GPIO_MODE)
#define PORT154_FTM4_CH6             (PORT_ALT2_FUNC_MODE)
#define PORT155_DISABLED             (PORT_ALT0_FUNC_MODE)
#define PORT155_GPIO                 (PORT_GPIO_MODE)
#define PORT155_FTM4_CH7             (PORT_ALT2_FUNC_MODE)

/**
* @brief Enable/Disable Development Error Detection
*
* @implements   PORT_DEV_ERROR_DETECT_define
*/
#define PORT_DEV_ERROR_DETECT           (STD_ON)

/**
* @brief Use/remove Port_SetPinDirection function from the compiled driver
*
* @implements   PORT_SET_PIN_DIRECTION_API_define
*/
#define PORT_SET_PIN_DIRECTION_API      (STD_ON)

/**
* @brief Use/remove Port_Set2PinsDirection function from the compiled driver
*
* PORT_SET_2_PINS_DIRECTION_API_define
*/
#define PORT_SET_2_PINS_DIRECTION_API   (STD_OFF)
/**
* @brief Enable/Disable multicore function from the driver
*/
#define PORT_MULTICORE_ENABLED          (STD_OFF)

/**
* @brief Use/remove Port_SetPinMode function from the compiled driver
*
* @implements   PORT_SET_PIN_MODE_API_define
*/
#define PORT_SET_PIN_MODE_API           (STD_ON)

/**
* @brief Use/remove Port_SetAsUnusedPin/Port_SetAsUsedPin function from the compiled driver.
*
*/
#define PORT_SET_AS_UNUSED_PIN_API           (STD_OFF)

/**
* @brief Use/remove Port_ResetPinMode function from the compiled driver.
*
*/
#define PORT_RESET_PIN_MODE_API           (STD_OFF)

/**
* @brief Enable/Disable Port_SetPinMode function updating the output level of the pins configured at runtime as GPIO
*/
#define PORT_SETPINMODE_DOES_NOT_TOUCH_GPIO_LEVEL           (STD_OFF)

/**
* @brief Use/remove Port_GetVersionInfo function from the compiled driver
*
* @implements   PORT_VERSION_INFO_API_define
*/
#define PORT_VERSION_INFO_API           (STD_ON)

/**
* @brief The number of configured partition on the platform
*/
#define PORT_MAX_PARTITION              (1U)


/**
* @brief Port Pin symbolic names
* @details Get All Symbolic Names from configuration tool
*
*/
#define PortConfigSet_PortA_PortPin_DISPLAY_MCU_I2C_SCL  0
#define PortConfigSet_PortA_PortPin_DISPLAY_MCU_I2C_SDA  1
#define PortConfigSet_PortA_PortPin_MCU_SOC_UART0_RX  2
#define PortConfigSet_PortA_PortPin_MCU_SOC_UART0_TX  3
#define PortConfigSet_PortA_PortPin_TANK_MCU_2_DETECT_IN  4
#define PortConfigSet_PortA_PortPin_TANK_MCU_1_DETECT_IN  5
#define PortConfigSet_PortA_PortPin_SPI_MCU_SOC_MISO  6
#define PortConfigSet_PortA_PortPin_MCU_SOC_FAULT_IN  7
#define PortConfigSet_PortA_PortPin_MCU_POWER_ON_LED  8
#define PortConfigSet_PortA_PortPin_BREAK_SHOE_ALARM1_IN  9
#define PortConfigSet_PortA_PortPin_BREAK_SHOE_ALARM2_IN  10
#define PortConfigSet_PortA_PortPin_BRAKE_OIL_LEVEL_ALARM_IN  11
#define PortConfigSet_PortA_PortPin_UNDER_VOL_FLAG  12
#define PortConfigSet_PortA_PortPin_OVER_VOL_FLAG  13
#define PortConfigSet_PortA_PortPin_FAN_PGOOD  14
#define PortConfigSet_PortA_PortPin_SYS_3V3_PGOOD  15
#define PortConfigSet_PortA_PortPin_EXT_3V3_PGOOD  16
#define PortConfigSet_PortA_PortPin_PA_PGOOD  17
#define PortConfigSet_PortA_PortPin_DSI0_1V0_PGOOD  18
#define PortConfigSet_PortA_PortPin_BSTON  19
#define PortConfigSet_PortB_PortPin_MCU_MII_MDIO  20
#define PortConfigSet_PortB_PortPin_I2S_PA_BLCK  21
#define PortConfigSet_PortB_PortPin_I2S_PA_DATA  22
#define PortConfigSet_PortB_PortPin_I2S_PA_MCLK  23
#define PortConfigSet_PortB_PortPin_IGN_INPUT_DETECT  24
#define PortConfigSet_PortB_PortPin_FAN_PWR_IN  25
#define PortConfigSet_PortB_PortPin_ALL_OP_SHDN  26
#define PortConfigSet_PortB_PortPin_SBC_SCLK  27
#define PortConfigSet_PortB_PortPin_SBC_MISO  28
#define PortConfigSet_PortB_PortPin_SBC_MOSI  29
#define PortConfigSet_PortB_PortPin_SBC_CS  30
#define PortConfigSet_PortB_PortPin_DISP_PASSENGER_INT  31
#define PortConfigSet_PortB_PortPin_VBAT_ALL_MUX  32
#define PortConfigSet_PortB_PortPin_VBAT_MB_MUX  33
#define PortConfigSet_PortB_PortPin_PHY_0V9_PGOOD  34
#define PortConfigSet_PortB_PortPin_FIR_AVDD12_EXT_PGOOD  35
#define PortConfigSet_PortB_PortPin_DISP_CENTER_INT  36
#define PortConfigSet_PortB_PortPin_DISP_CLUSTER_INT  37
#define PortConfigSet_PortB_PortPin_DISP_RIGHT_INT  38
#define PortConfigSet_PortB_PortPin_ETH_WAKE_UP_DETECT  39
#define PortConfigSet_PortC_PortPin_MCU_MII_RXD1  40
#define PortConfigSet_PortC_PortPin_MCU_MII_RXD0  41
#define PortConfigSet_PortC_PortPin_MCU_MII_TXD0  42
#define PortConfigSet_PortC_PortPin_SBC_CAN_RX  43
#define PortConfigSet_PortC_PortPin_SBC_CAN_TX  44
#define PortConfigSet_PortC_PortPin_MCU_UART1_RX  45
#define PortConfigSet_PortC_PortPin_MCU_UART1_TX  46
#define PortConfigSet_PortC_PortPin_MCU_MAX20030_EN1  47
#define PortConfigSet_PortC_PortPin_MCU_MAX20030_EN2  48
#define PortConfigSet_PortC_PortPin_MCU_MAX20030_EN3  49
#define PortConfigSet_PortC_PortPin_MCU_MAX20030_EN4  50
#define PortConfigSet_PortC_PortPin_MCU_MII_RX_EN  51
#define PortConfigSet_PortC_PortPin_EXT1_1V8_PGOOD  52
#define PortConfigSet_PortC_PortPin_SYS_1V8_PGOOD  53
#define PortConfigSet_PortC_PortPin_EXT2_1V8_PGOOD  54
#define PortConfigSet_PortC_PortPin_KBD_PWM_1_EN  55
#define PortConfigSet_PortC_PortPin_KBD_PWM_1_FAULT  56
#define PortConfigSet_PortC_PortPin_KBD_PWM_2_EN  57
#define PortConfigSet_PortC_PortPin_KBD_PWM_2_FAULT  58
#define PortConfigSet_PortC_PortPin_ACC_SENSOR_FSYNC  59
#define PortConfigSet_PortC_PortPin_ACC_SENSOR_INT1  60
#define PortConfigSet_PortC_PortPin_ACC_SENSOR_INT2  61
#define PortConfigSet_PortC_PortPin_KBD_PWM_1  62
#define PortConfigSet_PortC_PortPin_KBD_PWM_2  63
#define PortConfigSet_PortD_PortPin_MCU_CTRL_SOC_DL  64
#define PortConfigSet_PortD_PortPin_MCU_MB_SENSOR_INT  65
#define PortConfigSet_PortD_PortPin_SOC_TO_MCU_INT_3V3  66
#define PortConfigSet_PortD_PortPin_MCU_TO_SOC_INT_3V3  67
#define PortConfigSet_PortD_PortPin_MCU_MII_TXD3  68
#define PortConfigSet_PortD_PortPin_MCU_MII_TXD2  69
#define PortConfigSet_PortD_PortPin_MCU_MII_TXD1  70
#define PortConfigSet_PortD_PortPin_MCU_MII_RXD3  71
#define PortConfigSet_PortD_PortPin_MCU_MII_RXD2  72
#define PortConfigSet_PortD_PortPin_MCU_MII_RX_CLK  73
#define PortConfigSet_PortD_PortPin_MCU_MII_TX_CLK  74
#define PortConfigSet_PortD_PortPin_MCU_MII_TX_EN  75
#define PortConfigSet_PortD_PortPin_MCU_RESET_SOC_IN  76
#define PortConfigSet_PortD_PortPin_SOC_RES_OUT  77
#define PortConfigSet_PortD_PortPin_SBC_LIN_RX  78
#define PortConfigSet_PortD_PortPin_AUDIO_PA_FAULT  79
#define PortConfigSet_PortD_PortPin_MCU_REST_PA  80
#define PortConfigSet_PortD_PortPin_HW_PHASE_ID  81
#define PortConfigSet_PortD_PortPin_HW_PHASE_VERSION_ID  82
#define PortConfigSet_PortD_PortPin_VBAT_CUR_MONITOR  83
#define PortConfigSet_PortD_PortPin_DISP_LEFT_INT  84
#define PortConfigSet_PortD_PortPin_A2B_PGOOD  85
#define PortConfigSet_PortD_PortPin_CSI1_1V2_PGOOD  86
#define PortConfigSet_PortD_PortPin_CSI0_1V2_PGOOD  87
#define PortConfigSet_PortD_PortPin_CSI2_1V2_PGOOD  88
#define PortConfigSet_PortD_PortPin_CSI3_1V2_PGOOD  89
#define PortConfigSet_PortD_PortPin_WDOFF_EN  90
#define PortConfigSet_PortE_PortPin_MCU_SENSOR_I2C_SDA  91
#define PortConfigSet_PortE_PortPin_MCU_SENSOR_I2C_SCL  92
#define PortConfigSet_PortE_PortPin_I2S_PA_SYNC  93
#define PortConfigSet_PortE_PortPin_MCU_CAN0_STB  94
#define PortConfigSet_PortE_PortPin_MCU_CAN0_RX  95
#define PortConfigSet_PortE_PortPin_MCU_CAN0_TX  96
#define PortConfigSet_PortE_PortPin_PA_PWR_EN  97
#define PortConfigSet_PortE_PortPin_MCU_MII_MDC  98
#define PortConfigSet_PortE_PortPin_FAN_FAULT  99
#define PortConfigSet_PortE_PortPin_FAN_ALERT  100
#define PortConfigSet_PortE_PortPin_SBC_LIN_TX  101
#define PortConfigSet_PortE_PortPin_SPI_MCU_SOC_CS  102
#define PortConfigSet_PortE_PortPin_SPI_MCU_SOC_SCLK  103
#define PortConfigSet_PortE_PortPin_SPI_MCU_SOC_MOSI  104
#define PortConfigSet_PortE_PortPin_SBC_INT  105
#define PortConfigSet_PortE_PortPin_MCU_HVEN  106
#define PortConfigSet_PortE_PortPin_CHARGE_INT  107
#define PortConfigSet_PortE_PortPin_AUDIO_PA1_FAULT  108
#define PortConfigSet_PortE_PortPin_AUDIO_PA1_WARN  109
#define PortConfigSet_PortE_PortPin_AUDIO_PA2_FAULT  110
#define PortConfigSet_PortE_PortPin_AUDIO_PA2_WARN  111
#define PortConfigSet_PortE_PortPin_DSI0_1V2_PGOOD  112
#define PortConfigSet_PortE_PortPin_DSI1_1V2_PGOOD  113


/**
* @brief Number of available pad modes options
* @details Platform constant
*/
#define PAD_MODE_OPTIONS_U8         ((uint8)8)
/**
* @brief Number of pad 16 blocks
* @details Platform constant
*/
#define PAD_16BLOCK_NO_U8           ((uint8)10)
/**
 * @brief The last supported pin number
 */
#define PORT_MAX_PIN_PACKAGE_U16    ((uint16)155)

/**
* @brief The maximum number of configured pins
*/
#define PORT_MAX_CONFIGURED_PADS_U16                        ((uint16)114)

/**
 * @brief Number of UnUsed pin array
*/
#define PORT_MAX_UNUSED_PADS_U16   (35U)

/**
* @brief Port driver Pre-Compile configuration switch
*/
#define PORT_PRECOMPILE_SUPPORT     (STD_OFF)

/*=================================================================================================
*                                             ENUMS
=================================================================================================*/


/*=================================================================================================
*                                STRUCTURES AND OTHER TYPEDEFS
=================================================================================================*/
typedef struct
{
    uint32   u32PCR;                          /**< Content of Mscr Register */
    Port_PinDirectionType ePadDir;            /**< @brief Pad Data Direction */
    uint8    u8PDO;                           /**< Pad Data Output */
} Port_UnUsedPinConfigType;

/**
* @brief   Single pin configuration.
* @details This structure contains all configuration parameters of a single pin
*          identified by @p SIUPin.
*/
typedef struct
{
    uint16 Pin;                               /**< @brief Index of the pin's Mscr */
    uint32 u32PCR;                            /**< @brief Pad Control Register */
    uint8 u8PDO;                              /**< @brief Pad Data Output */
    Port_PinDirectionType ePadDir;            /**< @brief Pad Data Direction */
    boolean bGPIO;                            /**< @brief GPIO initial mode*/
    boolean bDC;                              /**< @brief Direction changebility*/
    boolean bMC;                              /**< @brief Mode changebility*/
} Port_PinConfigType;

/**
* @brief   Structure needed by @p Port_Init().
* @details The structure @p Port_ConfigType is a type for the external data
*          structure containing the initialization data for the PORT Driver.
* @note    The user must use the symbolic names defined in the configuration
*          tool.
*
* @implements Port_ConfigType_struct
*/
typedef struct
{
    uint16 u16NumPins;                                                       /**< @brief Number of used pads (to be configured) */
    uint16 u16NumUnusedPins;                                                 /**< @brief Number of unused pads */
    const uint16 * pUnusedPads;                                              /**< @brief Unused pad id's array */
    const Port_UnUsedPinConfigType * pUnusedPadConfig;                       /**< @brief Unused pad configuration */
    const Port_PinConfigType * pUsedPadConfig;                               /**< @brief Used pads data configuration */
    uint8  u8NumDigitalFilterPorts;                                          /**< @brief Number of configured digital filter ports */
    const Port_Ci_Port_Ip_DigitalFilterConfigType * pDigitalFilterConfig;    /**< @brief Digital filter ports configuration */
    const uint32 *pau32Port_PinToPartitionMap;                               /**< @brief Pointer to pin partition mapping */
    const uint8 *pau8Port_PartitionList;                                     /**< @brief Pointer to used partitions */
    const Port_Ci_Port_Ip_PinSettingsConfig *IpConfigPtr;                    /**< @brief Ip configuration */
} Port_ConfigType;

/*=================================================================================================
                                 GLOBAL VARIABLE DECLARATIONS
=================================================================================================*/

#define PORT_START_SEC_CONST_16
#include "Port_MemMap.h"

#if (STD_ON == PORT_SET_PIN_MODE_API)
/**
* @brief External declaration of the Port pin description array
*/
extern const uint16 Port_au16PinDescription[8][10];

#endif

#define PORT_STOP_SEC_CONST_16
#include "Port_MemMap.h"

/*=================================================================================================
*                                    FUNCTION PROTOTYPES
=================================================================================================*/

#ifdef __cplusplus
}
#endif

/** @} */

#endif /* PORT_CFG_H */

/* End of File */
