Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 20 16:36:56 2023
| Host         : LAPTOP-H9094651 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  2           
TIMING-20  Warning           Non-clocked latch      162         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (492)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (492)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.623       -9.240                     34                14024        0.083        0.000                      0                14024        1.100        0.000                       0                 10378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.124        0.000                      0                   48        0.143        0.000                      0                   48        4.232        0.000                       0                   191  
  clkout2          34.990        0.000                      0                  290        0.083        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          41.762        0.000                      0                12721        0.108        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.992        0.000                      0                  254        0.242        0.000                      0                  254  
clkout3       clkout0            -0.623       -9.240                     34                  714        1.018        0.000                      0                  714  
clkout0       clkout2             6.206        0.000                      0                   12        0.308        0.000                      0                   12  
clkout3       clkout2            16.301        0.000                      0                  128        0.282        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 94.588        0.000                      0                   32        1.177        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_24_26/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.419ns  (logic 0.887ns (36.661%)  route 1.532ns (63.339%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.039ns = ( 2.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.555     2.961    vga/MEMBUF_reg_128_191_24_26/WCLK
    SLICE_X58Y81         RAMD64E                                      r  vga/MEMBUF_reg_128_191_24_26/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.661 r  vga/MEMBUF_reg_128_191_24_26/RAMC/O
                         net (fo=1, routed)           0.450     4.111    vga/MEMBUF_reg_128_191_24_26_n_3
    SLICE_X57Y82         LUT3 (Prop_lut3_I0_O)        0.051     4.162 r  vga/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.803     4.965    vga/U12/MEMDATA[25]
    SLICE_X58Y100        LUT5 (Prop_lut5_I4_O)        0.136     5.101 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.279     5.380    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.505    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -5.380    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_30_31/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.323ns  (logic 0.782ns (33.659%)  route 1.541ns (66.341%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns = ( 2.963 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.557     2.963    vga/MEMBUF_reg_0_63_30_31/WCLK
    SLICE_X62Y84         RAMD64E                                      r  vga/MEMBUF_reg_0_63_30_31/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.659 r  vga/MEMBUF_reg_0_63_30_31/RAMA/O
                         net (fo=1, routed)           0.324     3.983    vga/MEMBUF_reg_0_63_30_31_n_1
    SLICE_X63Y82         LUT3 (Prop_lut3_I2_O)        0.043     4.026 r  vga/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.800     4.826    vga/U12/MEMDATA[29]
    SLICE_X61Y101        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.417     5.286    vga/data_buf_reg_0_3_30_31/D
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.117     7.499    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_27_29/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.319ns  (logic 0.893ns (38.502%)  route 1.426ns (61.498%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns = ( 2.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.556     2.962    vga/MEMBUF_reg_0_63_27_29/WCLK
    SLICE_X58Y82         RAMD64E                                      r  vga/MEMBUF_reg_0_63_27_29/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.668 r  vga/MEMBUF_reg_0_63_27_29/RAMB/O
                         net (fo=1, routed)           0.442     4.110    vga/MEMBUF_reg_0_63_27_29_n_2
    SLICE_X55Y82         LUT3 (Prop_lut3_I2_O)        0.051     4.161 r  vga/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.764     4.926    vga/U12/MEMDATA[27]
    SLICE_X55Y100        LUT5 (Prop_lut5_I4_O)        0.136     5.062 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.220     5.281    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.504    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.504    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_27_29/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.786ns (34.751%)  route 1.476ns (65.249%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns = ( 2.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.556     2.962    vga/MEMBUF_reg_128_191_27_29/WCLK
    SLICE_X56Y82         RAMD64E                                      r  vga/MEMBUF_reg_128_191_27_29/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.662 r  vga/MEMBUF_reg_128_191_27_29/RAMC/O
                         net (fo=1, routed)           0.437     4.099    vga/MEMBUF_reg_128_191_27_29_n_3
    SLICE_X55Y82         LUT3 (Prop_lut3_I0_O)        0.043     4.142 r  vga/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=1, routed)           0.849     4.991    vga/U12/MEMDATA[28]
    SLICE_X55Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.034 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.190     5.224    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.469    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_24_26/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.893ns (39.486%)  route 1.369ns (60.514%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.039ns = ( 2.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.555     2.961    vga/MEMBUF_reg_0_63_24_26/WCLK
    SLICE_X56Y81         RAMD64E                                      r  vga/MEMBUF_reg_0_63_24_26/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.667 r  vga/MEMBUF_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.348     4.015    vga/MEMBUF_reg_0_63_24_26_n_2
    SLICE_X57Y81         LUT3 (Prop_lut3_I2_O)        0.051     4.066 r  vga/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.743     4.809    vga/U12/MEMDATA[24]
    SLICE_X56Y100        LUT5 (Prop_lut5_I4_O)        0.136     4.945 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.277     5.222    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.476    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_30_31/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.213ns  (logic 0.782ns (35.338%)  route 1.431ns (64.662%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns = ( 2.963 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.557     2.963    vga/MEMBUF_reg_0_63_30_31/WCLK
    SLICE_X62Y84         RAMD64E                                      r  vga/MEMBUF_reg_0_63_30_31/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.659 r  vga/MEMBUF_reg_0_63_30_31/RAMA/O
                         net (fo=1, routed)           0.324     3.983    vga/MEMBUF_reg_0_63_30_31_n_1
    SLICE_X63Y82         LUT3 (Prop_lut3_I2_O)        0.043     4.026 r  vga/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.800     4.826    vga/U12/MEMDATA[29]
    SLICE_X61Y101        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.307     5.176    vga/data_buf_reg_0_3_30_31/D
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.469    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.893ns (38.037%)  route 1.455ns (61.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.035ns = ( 2.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.559     2.965    vga/MEMBUF_reg_128_191_18_20/WCLK
    SLICE_X58Y85         RAMD64E                                      r  vga/MEMBUF_reg_128_191_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.671 r  vga/MEMBUF_reg_128_191_18_20/RAMB/O
                         net (fo=1, routed)           0.441     4.112    vga/MEMBUF_reg_128_191_18_20_n_2
    SLICE_X55Y86         LUT3 (Prop_lut3_I0_O)        0.051     4.163 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.641     4.804    vga/U12/MEMDATA[18]
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.136     4.940 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.373     5.313    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.599     7.927    
                         clock uncertainty           -0.066     7.861    
    SLICE_X54Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.721    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_24_26/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.123ns  (logic 0.782ns (36.836%)  route 1.341ns (63.164%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.039ns = ( 2.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.555     2.961    vga/MEMBUF_reg_128_191_24_26/WCLK
    SLICE_X58Y81         RAMD64E                                      r  vga/MEMBUF_reg_128_191_24_26/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.657 r  vga/MEMBUF_reg_128_191_24_26/RAMA/O
                         net (fo=1, routed)           0.326     3.983    vga/MEMBUF_reg_128_191_24_26_n_1
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.043     4.026 r  vga/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.709     4.734    vga/U12/MEMDATA[23]
    SLICE_X55Y100        LUT5 (Prop_lut5_I4_O)        0.043     4.777 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.306     5.084    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.520    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_15_17/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.302ns  (logic 0.782ns (33.963%)  route 1.520ns (66.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.033ns = ( 2.967 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.561     2.967    vga/MEMBUF_reg_128_191_15_17/WCLK
    SLICE_X56Y86         RAMD64E                                      r  vga/MEMBUF_reg_128_191_15_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.663 r  vga/MEMBUF_reg_128_191_15_17/RAMA/O
                         net (fo=1, routed)           0.432     4.094    vga/MEMBUF_reg_128_191_15_17_n_1
    SLICE_X55Y86         LUT3 (Prop_lut3_I0_O)        0.043     4.137 r  vga/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.730     4.867    vga/U12/MEMDATA[14]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.043     4.910 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.359     5.269    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.599     7.927    
                         clock uncertainty           -0.066     7.861    
    SLICE_X58Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.726    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_30_31/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.887ns  (logic 0.869ns (46.045%)  route 1.018ns (53.955%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.038ns = ( 2.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.556     2.962    vga/MEMBUF_reg_128_191_30_31/WCLK
    SLICE_X62Y83         RAMD64E                                      r  vga/MEMBUF_reg_128_191_30_31/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.668 r  vga/MEMBUF_reg_128_191_30_31/RAMB/O
                         net (fo=1, routed)           0.828     4.496    vga/MEMBUF_reg_128_191_30_31_n_2
    SLICE_X61Y101        LUT3 (Prop_lut3_I0_O)        0.043     4.539 r  vga/data_buf_reg_0_3_30_31__0_i_2/O
                         net (fo=1, routed)           0.000     4.539    vga/U12/MEMDATA[30]
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I0_O)      0.120     4.659 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.190     4.849    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism             -0.674     7.682    
                         clock uncertainty           -0.066     7.616    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.232     7.384    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.426%)  route 0.293ns (74.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.293    -0.111    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.070%)  route 0.299ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.299    -0.106    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.809%)  route 0.303ns (75.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X29Y93         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.303    -0.101    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.645%)  route 0.306ns (75.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.306    -0.099    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.100ns (23.573%)  route 0.324ns (76.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.324    -0.080    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.105%)  route 0.352ns (77.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.352    -0.052    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.100ns (21.938%)  route 0.356ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.687    -0.506    vga/CLK_OUT1
    SLICE_X32Y95         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.356    -0.050    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 vga/strdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.274ns (47.604%)  route 0.302ns (52.396%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X34Y92         FDRE                                         r  vga/strdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/strdata_reg[5]/Q
                         net (fo=1, routed)           0.080    -0.327    vga/U12/strdata[5]
    SLICE_X35Y92         LUT6 (Prop_lut6_I5_O)        0.028    -0.299 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.299    vga/U12/ascii_code[5]_i_10_n_1
    SLICE_X35Y92         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.249 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.099    -0.150    vga/U12/ascii_code0[5]
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.068    -0.082 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.123     0.041    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.028     0.069 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.069    vga/U12_n_117
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.529    vga/CLK_OUT1
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.472    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.060    -0.412    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 vga/strdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.184ns (29.790%)  route 0.434ns (70.210%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.685    -0.508    vga/CLK_OUT1
    SLICE_X35Y88         FDRE                                         r  vga/strdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  vga/strdata_reg[9]/Q
                         net (fo=1, routed)           0.118    -0.290    vga/U12/strdata[8]
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.028    -0.262 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.173    -0.089    vga/U12/ascii_code[1]_i_6_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I4_O)        0.028    -0.061 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.143     0.082    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X28Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.110 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.110    vga/U12_n_121
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.529    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.472    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.060    -0.412    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 vga/strdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.184ns (28.165%)  route 0.469ns (71.835%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X39Y90         FDRE                                         r  vga/strdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/strdata_reg[51]/Q
                         net (fo=1, routed)           0.083    -0.327    vga/U12/strdata[45]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.028    -0.299 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.187    -0.112    vga/U12/ascii_code[3]_i_6_n_1
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.028    -0.084 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.200     0.116    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X28Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.144 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.144    vga/U12_n_119
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.529    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.472    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.060    -0.412    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.555    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y38     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X36Y89     vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y89     vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X35Y89     vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y90     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y88     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y87     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y89     vga/strdata_reg[43]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y84     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y84     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y85     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y84     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y84     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.990ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.834ns (17.367%)  route 3.968ns (82.633%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.792     0.530    vga/U12/col_addr__0[7]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.140     0.670 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.351     1.020    vga/U12/R[3]_i_22_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.136     1.156 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.273     1.430    vga/U12/p_33_in
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.043     1.473 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.442     1.914    vga/U12/R[3]_i_3_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.250     2.207    vga/U12/dout1
    SLICE_X26Y95         LUT5 (Prop_lut5_I4_O)        0.054     2.261 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.585     2.846    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.576    38.020    
                         clock uncertainty           -0.081    37.938    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.836    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.836    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 34.990    

Slack (MET) :             35.093ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.823ns (17.218%)  route 3.957ns (82.782%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.792     0.530    vga/U12/col_addr__0[7]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.140     0.670 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.351     1.020    vga/U12/R[3]_i_22_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.136     1.156 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.273     1.430    vga/U12/p_33_in
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.043     1.473 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.442     1.914    vga/U12/R[3]_i_3_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.250     2.207    vga/U12/dout1
    SLICE_X26Y95         LUT5 (Prop_lut5_I4_O)        0.043     2.250 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.573     2.824    vga/U12/B[2]_i_1_n_1
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.576    38.020    
                         clock uncertainty           -0.081    37.938    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)       -0.022    37.916    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.916    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.093    

Slack (MET) :             35.102ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.834ns (17.781%)  route 3.857ns (82.219%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.792     0.530    vga/U12/col_addr__0[7]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.140     0.670 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.351     1.020    vga/U12/R[3]_i_22_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.136     1.156 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.273     1.430    vga/U12/p_33_in
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.043     1.473 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.442     1.914    vga/U12/R[3]_i_3_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.250     2.207    vga/U12/dout1
    SLICE_X26Y95         LUT5 (Prop_lut5_I4_O)        0.054     2.261 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.473     2.734    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.576    38.020    
                         clock uncertainty           -0.081    37.938    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.836    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.836    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                 35.102    

Slack (MET) :             35.129ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.831ns (17.859%)  route 3.822ns (82.141%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.792     0.530    vga/U12/col_addr__0[7]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.140     0.670 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.351     1.020    vga/U12/R[3]_i_22_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.136     1.156 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.273     1.430    vga/U12/p_33_in
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.043     1.473 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.442     1.914    vga/U12/R[3]_i_3_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.357     2.314    vga/U12/dout1
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.051     2.365 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332     2.697    vga/U12/R[3]_i_1_n_1
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.576    38.020    
                         clock uncertainty           -0.081    37.938    
    SLICE_X26Y95         FDRE (Setup_fdre_C_D)       -0.112    37.826    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.826    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 35.129    

Slack (MET) :             35.241ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.831ns (18.298%)  route 3.710ns (81.702%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.792     0.530    vga/U12/col_addr__0[7]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.140     0.670 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.351     1.020    vga/U12/R[3]_i_22_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I5_O)        0.136     1.156 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.273     1.430    vga/U12/p_33_in
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.043     1.473 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.442     1.914    vga/U12/R[3]_i_3_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.357     2.314    vga/U12/dout1
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.051     2.365 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     2.585    vga/U12/R[3]_i_1_n_1
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.576    38.020    
                         clock uncertainty           -0.081    37.938    
    SLICE_X26Y95         FDRE (Setup_fdre_C_D)       -0.112    37.826    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.826    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 35.241    

Slack (MET) :             36.386ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.491ns (14.033%)  route 3.008ns (85.967%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X25Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.223    -1.732 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.693    -1.039    vga/U12/PRow[2]
    SLICE_X25Y95         LUT6 (Prop_lut6_I2_O)        0.043    -0.996 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.401    -0.596    vga/U12/G[3]_i_7_n_1
    SLICE_X27Y95         LUT3 (Prop_lut3_I1_O)        0.043    -0.553 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.723     0.170    vga/U12/G[3]_i_5_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.050     0.220 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.474     0.695    vga/U12/v_count_reg[3]_0
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.132     0.827 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.717     1.544    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.572    38.024    
                         clock uncertainty           -0.081    37.942    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.013    37.929    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                 36.386    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.499ns (14.939%)  route 2.841ns (85.061%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X25Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.223    -1.732 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.693    -1.039    vga/U12/PRow[2]
    SLICE_X25Y95         LUT6 (Prop_lut6_I2_O)        0.043    -0.996 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.401    -0.596    vga/U12/G[3]_i_7_n_1
    SLICE_X27Y95         LUT3 (Prop_lut3_I1_O)        0.043    -0.553 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.723     0.170    vga/U12/G[3]_i_5_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.050     0.220 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.552     0.773    vga/U12/v_count_reg[3]_0
    SLICE_X25Y95         LUT4 (Prop_lut4_I3_O)        0.140     0.913 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.472     1.385    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.572    38.024    
                         clock uncertainty           -0.081    37.942    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.112    37.830    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.830    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.491ns (14.288%)  route 2.946ns (85.712%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X25Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.223    -1.732 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.693    -1.039    vga/U12/PRow[2]
    SLICE_X25Y95         LUT6 (Prop_lut6_I2_O)        0.043    -0.996 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.401    -0.596    vga/U12/G[3]_i_7_n_1
    SLICE_X27Y95         LUT3 (Prop_lut3_I1_O)        0.043    -0.553 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.723     0.170    vga/U12/G[3]_i_5_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.050     0.220 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.552     0.773    vga/U12/v_count_reg[3]_0
    SLICE_X25Y95         LUT4 (Prop_lut4_I3_O)        0.132     0.905 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.577     1.481    vga/U12/B[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.572    38.024    
                         clock uncertainty           -0.081    37.942    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.009    37.933    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.933    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 36.452    

Slack (MET) :             36.460ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.499ns (14.961%)  route 2.836ns (85.039%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X25Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.223    -1.732 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.693    -1.039    vga/U12/PRow[2]
    SLICE_X25Y95         LUT6 (Prop_lut6_I2_O)        0.043    -0.996 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.401    -0.596    vga/U12/G[3]_i_7_n_1
    SLICE_X27Y95         LUT3 (Prop_lut3_I1_O)        0.043    -0.553 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.723     0.170    vga/U12/G[3]_i_5_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.050     0.220 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.552     0.773    vga/U12/v_count_reg[3]_0
    SLICE_X25Y95         LUT4 (Prop_lut4_I3_O)        0.140     0.913 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.467     1.380    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.572    38.024    
                         clock uncertainty           -0.081    37.942    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.840    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.460    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.491ns (15.030%)  route 2.776ns (84.970%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X25Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.223    -1.732 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.693    -1.039    vga/U12/PRow[2]
    SLICE_X25Y95         LUT6 (Prop_lut6_I2_O)        0.043    -0.996 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.401    -0.596    vga/U12/G[3]_i_7_n_1
    SLICE_X27Y95         LUT3 (Prop_lut3_I1_O)        0.043    -0.553 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.723     0.170    vga/U12/G[3]_i_5_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.050     0.220 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.474     0.695    vga/U12/v_count_reg[3]_0
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.132     0.827 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.485     1.312    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.572    38.024    
                         clock uncertainty           -0.081    37.942    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.022    37.920    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.920    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 36.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.365%)  route 0.105ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.107    -0.363 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.105    -0.257    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.459    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.341    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.183%)  route 0.102ns (52.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDSE (Prop_fdse_C_Q)         0.091    -0.379 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.102    -0.277    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.439    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.381    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.081    -0.289    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.028    -0.261 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.261    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.039    -0.459    
    SLICE_X2Y83          FDSE (Hold_fdse_C_D)         0.087    -0.372    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.290%)  route 0.081ns (38.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  vga/U12/v_count_reg[9]/Q
                         net (fo=9, routed)           0.081    -0.322    vga/U12/PRow[9]
    SLICE_X24Y94         LUT6 (Prop_lut6_I3_O)        0.028    -0.294 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.294    vga/U12/rdn_i_1_n_1
    SLICE_X24Y94         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y94         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.037    -0.492    
    SLICE_X24Y94         FDRE (Hold_fdre_C_D)         0.060    -0.432    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.701%)  route 0.144ns (61.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDSE (Prop_fdse_C_Q)         0.091    -0.379 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.144    -0.234    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.439    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.375    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.288%)  route 0.137ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.118    -0.352 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.215    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.459    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.357    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.685    -0.508    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.118    -0.390 r  DISPLAY/P2S_LED/buff_reg[8]/Q
                         net (fo=1, routed)           0.077    -0.313    DISPLAY/P2S_LED/buff[8]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.028    -0.285 r  DISPLAY/P2S_LED/buff[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    DISPLAY/P2S_LED/buff[9]_i_1_n_1
    SLICE_X9Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.923    -0.535    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism              0.039    -0.497    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.061    -0.436    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_SEG/buff_reg_r_1/Q
                         net (fo=1, routed)           0.107    -0.261    DISPLAY/P2S_SEG/buff_reg_r_1_n_1
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism              0.028    -0.469    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.044    -0.425    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.157ns (65.701%)  route 0.082ns (34.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg_r_3/Q
                         net (fo=7, routed)           0.082    -0.296    DISPLAY/P2S_SEG/buff_reg_r_3_n_1
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.066    -0.230 r  DISPLAY/P2S_SEG/buff_reg_gate__1/O
                         net (fo=1, routed)           0.000    -0.230    DISPLAY/P2S_SEG/buff_reg_gate__1_n_1
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism              0.028    -0.469    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.075    -0.394    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.680%)  route 0.135ns (51.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/buff_reg[53]/Q
                         net (fo=1, routed)           0.135    -0.235    DISPLAY/P2S_SEG/buff__0[53]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.028    -0.207 r  DISPLAY/P2S_SEG/buff[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    DISPLAY/P2S_SEG/buff[54]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism              0.039    -0.459    
    SLICE_X2Y83          FDSE (Hold_fdse_C_D)         0.087    -0.372    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y78      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y77      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X4Y84      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y83      DISPLAY/P2S_SEG/buff_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.762ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.388ns  (logic 1.158ns (15.674%)  route 6.230ns (84.327%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.606    57.694    core/reg_IF_ID/E[0]
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.694    
  -------------------------------------------------------------------
                         slack                                 41.762    

Slack (MET) :             41.762ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.388ns  (logic 1.158ns (15.674%)  route 6.230ns (84.327%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.606    57.694    core/reg_IF_ID/E[0]
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.694    
  -------------------------------------------------------------------
                         slack                                 41.762    

Slack (MET) :             41.762ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.388ns  (logic 1.158ns (15.674%)  route 6.230ns (84.327%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.606    57.694    core/reg_IF_ID/E[0]
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X61Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.694    
  -------------------------------------------------------------------
                         slack                                 41.762    

Slack (MET) :             41.856ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.294ns  (logic 1.158ns (15.877%)  route 6.136ns (84.123%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.262ns = ( 100.262 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.511    57.600    core/reg_IF_ID/E[0]
    SLICE_X64Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.260   100.262    core/reg_IF_ID/debug_clk
    SLICE_X64Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.418    99.844    
                         clock uncertainty           -0.095    99.750    
    SLICE_X64Y101        FDRE (Setup_fdre_C_CE)      -0.294    99.456    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         99.456    
                         arrival time                         -57.600    
  -------------------------------------------------------------------
                         slack                                 41.856    

Slack (MET) :             41.856ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.294ns  (logic 1.158ns (15.876%)  route 6.136ns (84.124%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.512    57.600    core/reg_IF_ID/E[0]
    SLICE_X57Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X57Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X57Y100        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.600    
  -------------------------------------------------------------------
                         slack                                 41.856    

Slack (MET) :             41.919ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.232ns  (logic 1.158ns (16.013%)  route 6.074ns (83.987%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.449    57.538    core/reg_IF_ID/E[0]
    SLICE_X55Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X55Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.538    
  -------------------------------------------------------------------
                         slack                                 41.919    

Slack (MET) :             42.064ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.256ns  (logic 1.158ns (15.959%)  route 6.098ns (84.041%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 100.431 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.474    57.562    core/reg_IF_ID/E[0]
    SLICE_X67Y95         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.429   100.431    core/reg_IF_ID/debug_clk
    SLICE_X67Y95         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism             -0.416   100.015    
                         clock uncertainty           -0.095    99.921    
    SLICE_X67Y95         FDRE (Setup_fdre_C_CE)      -0.294    99.627    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                         99.627    
                         arrival time                         -57.562    
  -------------------------------------------------------------------
                         slack                                 42.064    

Slack (MET) :             42.072ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.079ns  (logic 1.158ns (16.359%)  route 5.921ns (83.641%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.296    57.385    core/reg_IF_ID/E[0]
    SLICE_X59Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/reg_IF_ID/debug_clk
    SLICE_X59Y100        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
                         clock pessimism             -0.418    99.845    
                         clock uncertainty           -0.095    99.751    
    SLICE_X59Y100        FDRE (Setup_fdre_C_CE)      -0.294    99.457    core/reg_IF_ID/PCurrent_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         99.457    
                         arrival time                         -57.385    
  -------------------------------------------------------------------
                         slack                                 42.072    

Slack (MET) :             42.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.174ns  (logic 1.158ns (16.142%)  route 6.016ns (83.858%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 100.431 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.391    57.480    core/reg_IF_ID/E[0]
    SLICE_X67Y96         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.429   100.431    core/reg_IF_ID/debug_clk
    SLICE_X67Y96         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/C
                         clock pessimism             -0.416   100.015    
                         clock uncertainty           -0.095    99.921    
    SLICE_X67Y96         FDRE (Setup_fdre_C_CE)      -0.294    99.627    core/reg_IF_ID/PCurrent_ID_reg[17]
  -------------------------------------------------------------------
                         required time                         99.627    
                         arrival time                         -57.480    
  -------------------------------------------------------------------
                         slack                                 42.147    

Slack (MET) :             42.151ns  (required time - arrival time)
  Source:                 core/register/register_reg[20][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.171ns  (logic 1.158ns (16.148%)  route 6.013ns (83.852%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 50.306 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    48.002    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    48.045 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.476    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.569 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.737    50.306    core/register/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/register/register_reg[20][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.263    50.569 r  core/register/register_reg[20][4]/Q
                         net (fo=3, routed)           1.075    51.644    core/register/register_reg[20]_19[4]
    SLICE_X68Y84         LUT6 (Prop_lut6_I5_O)        0.043    51.687 r  core/register/A_EX[4]_i_11/O
                         net (fo=1, routed)           0.000    51.687    core/register/A_EX[4]_i_11_n_1
    SLICE_X68Y84         MUXF7 (Prop_muxf7_I1_O)      0.108    51.795 r  core/register/A_EX_reg[4]_i_5/O
                         net (fo=1, routed)           0.298    52.094    core/register/A_EX_reg[4]_i_5_n_1
    SLICE_X70Y87         LUT6 (Prop_lut6_I1_O)        0.124    52.218 r  core/register/A_EX[4]_i_3/O
                         net (fo=2, routed)           0.466    52.684    core/hazard_unit/rs1_data_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.043    52.727 r  core/hazard_unit/A_EX[4]_i_2/O
                         net (fo=1, routed)           0.294    53.020    core/hazard_unit/A_EX[4]_i_2_n_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.043    53.063 r  core/hazard_unit/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.456    53.520    core/hazard_unit/dout_reg[30][4]
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.043    53.562 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.562    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.757 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.757    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.811 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.811    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.864 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.864    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.917 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471    54.387    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043    54.430 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267    54.697    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043    54.740 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.297    56.038    core/CMU/Branch_ctrl
    SLICE_X64Y87         LUT5 (Prop_lut5_I3_O)        0.051    56.089 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.389    57.477    core/reg_IF_ID/E[0]
    SLICE_X61Y99         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/reg_IF_ID/debug_clk
    SLICE_X61Y99         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.416   100.017    
                         clock uncertainty           -0.095    99.923    
    SLICE_X61Y99         FDRE (Setup_fdre_C_CE)      -0.294    99.629    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.629    
                         arrival time                         -57.477    
  -------------------------------------------------------------------
                         slack                                 42.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.644     0.435    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y88         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.100     0.535 r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/Q
                         net (fo=2, routed)           0.055     0.590    core/reg_MEM_WB/D[2]
    SLICE_X65Y88         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.883     0.689    core/reg_MEM_WB/debug_clk
    SLICE_X65Y88         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism             -0.254     0.435    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.047     0.482    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.595     0.386    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y103        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.100     0.486 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=2, routed)           0.055     0.541    core/reg_MEM_WB/D[28]
    SLICE_X57Y103        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.620    core/reg_MEM_WB/debug_clk
    SLICE_X57Y103        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[28]/C
                         clock pessimism             -0.234     0.386    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.044     0.430    core/reg_MEM_WB/PCurrent_WB_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.578%)  route 0.062ns (38.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.643     0.434    core/reg_EXE_MEM/debug_clk
    SLICE_X73Y92         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.100     0.534 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.062     0.596    core/reg_MEM_WB/D[7]
    SLICE_X73Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.883     0.689    core/reg_MEM_WB/debug_clk
    SLICE_X73Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/C
                         clock pessimism             -0.255     0.434    
    SLICE_X73Y92         FDRE (Hold_fdre_C_D)         0.049     0.483    core/reg_MEM_WB/PCurrent_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.643     0.434    core/reg_EXE_MEM/debug_clk
    SLICE_X73Y92         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.100     0.534 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.062     0.596    core/reg_MEM_WB/D[6]
    SLICE_X73Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.883     0.689    core/reg_MEM_WB/debug_clk
    SLICE_X73Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/C
                         clock pessimism             -0.255     0.434    
    SLICE_X73Y92         FDRE (Hold_fdre_C_D)         0.047     0.481    core/reg_MEM_WB/PCurrent_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.644     0.435    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y88         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.100     0.535 r  core/reg_EXE_MEM/IR_MEM_reg[3]/Q
                         net (fo=2, routed)           0.062     0.597    core/reg_MEM_WB/inst_MEM[3]
    SLICE_X65Y88         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.883     0.689    core/reg_MEM_WB/debug_clk
    SLICE_X65Y88         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/C
                         clock pessimism             -0.254     0.435    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.044     0.479    core/reg_MEM_WB/IR_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.304%)  route 0.200ns (66.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.649     0.440    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y99         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.100     0.540 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.200     0.740    core/reg_MEM_WB/inst_MEM[22]
    SLICE_X52Y100        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.816     0.622    core/reg_MEM_WB/debug_clk
    SLICE_X52Y100        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/C
                         clock pessimism             -0.043     0.579    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.040     0.619    core/reg_MEM_WB/IR_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.469%)  route 0.157ns (59.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.439    core/REG_PC/debug_clk
    SLICE_X58Y99         FDCE                                         r  core/REG_PC/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.107     0.546 r  core/REG_PC/Q_reg[25]/Q
                         net (fo=4, routed)           0.157     0.703    core/reg_IF_ID/PCurrent_ID_reg[31]_1[25]
    SLICE_X55Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.815     0.621    core/reg_IF_ID/debug_clk
    SLICE_X55Y101        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.043     0.578    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.004     0.582    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.330%)  route 0.107ns (51.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.645     0.436    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y92         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.100     0.536 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.107     0.643    core/reg_MEM_WB/D[9]
    SLICE_X66Y91         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.884     0.690    core/reg_MEM_WB/debug_clk
    SLICE_X66Y91         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.223     0.467    
    SLICE_X66Y91         FDRE (Hold_fdre_C_D)         0.040     0.507    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.728    -0.465    clk_cpu
    SLICE_X6Y51          FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.118    -0.347 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.284    rst_count[0]
    SLICE_X6Y51          FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.968    -0.490    clk_cpu
    SLICE_X6Y51          FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.026    -0.465    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.042    -0.423    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.973%)  route 0.271ns (73.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.644     0.435    core/reg_EXE_MEM/debug_clk
    SLICE_X72Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.100     0.535 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.271     0.806    core/reg_MEM_WB/inst_MEM[13]
    SLICE_X82Y93         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.692    core/reg_MEM_WB/debug_clk
    SLICE_X82Y93         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/C
                         clock pessimism             -0.063     0.629    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.037     0.666    core/reg_MEM_WB/IR_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y14     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y15     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y14     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y15     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_30623_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y52      rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y51      rst_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y89     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y89     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y88     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y89     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y89     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.963ns (22.935%)  route 6.596ns (77.065%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.388     5.674    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.142     5.816 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.270     6.086    vga/U12/ascii_code[2]_i_4_n_1
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.134     6.220 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.340     6.560    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.603 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.603    vga/U12_n_120
    SLICE_X29Y93         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X29Y93         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.034     7.594    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.868ns (21.988%)  route 6.627ns (78.012%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.388     5.674    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.138     5.812 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.361     6.173    vga/U12/ascii_code[1]_i_4_n_1
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.043     6.216 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.280     6.496    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X28Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.539 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.539    vga/U12_n_121
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.034     7.594    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.868ns (22.466%)  route 6.447ns (77.534%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.271     5.557    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y94         LUT2 (Prop_lut2_I0_O)        0.138     5.695 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.336     6.031    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.043     6.074 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.241     6.316    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.043     6.359 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.359    vga/U12_n_117
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.500     8.594    vga/CLK_OUT1
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.201     7.561    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.034     7.595    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 1.868ns (22.668%)  route 6.373ns (77.332%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.271     5.557    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y94         LUT2 (Prop_lut2_I0_O)        0.138     5.695 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.165     5.860    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.043     5.903 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.338     6.241    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.043     6.284 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.284    vga/U12_n_118
    SLICE_X32Y95         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X32Y95         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.033     7.593    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.825ns (22.408%)  route 6.319ns (77.592%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.355     5.641    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y94         LUT6 (Prop_lut6_I1_O)        0.138     5.779 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.366     6.145    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.043     6.188 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.188    vga/U12_n_116
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.500     8.594    vga/CLK_OUT1
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.201     7.561    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.034     7.595    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.825ns (22.430%)  route 6.312ns (77.570%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.732     5.153    vga/U12/number__0[2]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.133     5.286 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.277     5.562    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.138     5.700 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.437     6.137    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X29Y94         LUT5 (Prop_lut5_I0_O)        0.043     6.180 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.180    vga/U12_n_122
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.500     8.594    vga/CLK_OUT1
    SLICE_X29Y94         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.201     7.561    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.033     7.594    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.720ns (21.395%)  route 6.319ns (78.605%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.638    -1.956    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.733 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.683    -1.050    vga/U12/h_count_reg_n_1_[2]
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.052    -0.998 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.593    -0.405    vga/U12/h_count[8]_i_2_n_1
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.143    -0.262 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.584     0.322    vga/U12/col_addr__0[7]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.143     0.465 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.151     0.615    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.142     0.757 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.240     0.998    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.132     1.130 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.130    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.365     1.673    vga/U12/data_buf_reg_0_3_0_5_i_28_n_5
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.120     1.793 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.025    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.068 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.363     2.431    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.474 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.122     3.596    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.647 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.532     4.179    vga/U12/number0[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.138     4.317 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.317    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I1_O)      0.103     4.420 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.731     5.151    vga/U12/number__0[2]
    SLICE_X38Y94         LUT4 (Prop_lut4_I2_O)        0.123     5.274 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.334     5.608    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.043     5.651 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.389     6.040    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X28Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.083 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.083    vga/U12_n_119
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X28Y93         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.033     7.593    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.689ns (11.311%)  route 5.403ns (88.690%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X28Y92         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         3.331     1.595    core/U1_3/debug_addr[0]
    SLICE_X82Y93         LUT3 (Prop_lut3_I1_O)        0.047     1.642 r  core/U1_3/data_buf_reg_0_3_12_17_i_144/O
                         net (fo=1, routed)           0.849     2.491    core/U1_3/data_buf_reg_0_3_12_17_i_144_n_1
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.134     2.625 r  core/U1_3/data_buf_reg_0_3_12_17_i_109/O
                         net (fo=1, routed)           0.000     2.625    core/U1_3/data_buf_reg_0_3_12_17_i_109_n_1
    SLICE_X60Y94         MUXF7 (Prop_muxf7_I0_O)      0.120     2.745 r  core/U1_3/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.666     3.411    core/U1_3/data_buf_reg_0_3_12_17_i_50_n_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.122     3.533 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.279     3.813    vga/U12/Test_signal[7]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.043     3.856 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.277     4.132    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.694    
                         clock uncertainty           -0.201     7.492    
    SLICE_X58Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.381    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.682ns (11.483%)  route 5.257ns (88.517%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X28Y92         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         3.188     1.452    core/U1_3/debug_addr[0]
    SLICE_X81Y93         LUT3 (Prop_lut3_I1_O)        0.049     1.501 r  core/U1_3/data_buf_reg_0_3_6_11_i_154/O
                         net (fo=1, routed)           0.768     2.269    core/U1_3/data_buf_reg_0_3_6_11_i_154_n_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.136     2.405 r  core/U1_3/data_buf_reg_0_3_6_11_i_116/O
                         net (fo=1, routed)           0.000     2.405    core/U1_3/data_buf_reg_0_3_6_11_i_116_n_1
    SLICE_X61Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     2.512 r  core/U1_3/data_buf_reg_0_3_6_11_i_51/O
                         net (fo=1, routed)           0.688     3.200    vga/U12/data_buf_reg_0_3_6_11_i_5_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.324 f  vga/U12/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.240     3.563    vga/U12/data_buf_reg_0_3_6_11_i_18_n_1
    SLICE_X58Y91         LUT6 (Prop_lut6_I0_O)        0.043     3.606 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.374     3.980    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.201     7.491    
    SLICE_X54Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.344    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.715ns (12.454%)  route 5.026ns (87.546%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X28Y91         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.204    -1.756 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         3.923     2.167    core/register/debug_addr[1]
    SLICE_X79Y96         LUT6 (Prop_lut6_I2_O)        0.126     2.293 r  core/register/data_buf_reg_0_3_12_17_i_153/O
                         net (fo=1, routed)           0.000     2.293    core/register/data_buf_reg_0_3_12_17_i_153_n_1
    SLICE_X79Y96         MUXF7 (Prop_muxf7_I1_O)      0.108     2.401 r  core/register/data_buf_reg_0_3_12_17_i_126/O
                         net (fo=1, routed)           0.000     2.401    core/register/data_buf_reg_0_3_12_17_i_126_n_1
    SLICE_X79Y96         MUXF8 (Prop_muxf8_I1_O)      0.043     2.444 r  core/register/data_buf_reg_0_3_12_17_i_57/O
                         net (fo=1, routed)           0.813     3.256    core/register_n_27
    SLICE_X64Y96         LUT6 (Prop_lut6_I2_O)        0.126     3.382 r  core/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=1, routed)           0.000     3.382    vga/U12/debug_data[7]
    SLICE_X64Y96         MUXF7 (Prop_muxf7_I1_O)      0.108     3.490 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.291     3.781    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.832     7.694    
                         clock uncertainty           -0.201     7.492    
    SLICE_X58Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     7.264    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  3.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.185ns (22.389%)  route 0.641ns (77.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.448     0.294    vga/U12/G[3]_i_3_n_1
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.030     0.324 r  vga/U12/strdata[33]_i_1/O
                         net (fo=1, routed)           0.000     0.324    vga/U12_n_106
    SLICE_X34Y88         FDRE                                         r  vga/strdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X34Y88         FDRE                                         r  vga/strdata_reg[33]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.075     0.082    vga/strdata_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.183ns (22.200%)  route 0.641ns (77.800%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.448     0.294    vga/U12/G[3]_i_3_n_1
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.028     0.322 r  vga/U12/strdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.322    vga/U12_n_43
    SLICE_X34Y88         FDRE                                         r  vga/strdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X34Y88         FDRE                                         r  vga/strdata_reg[13]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.060     0.067    vga/strdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.185ns (22.023%)  route 0.655ns (77.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.462     0.307    vga/U12/G[3]_i_3_n_1
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.030     0.337 r  vga/U12/strdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.337    vga/U12_n_97
    SLICE_X36Y89         FDRE                                         r  vga/strdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.923    -0.535    vga/CLK_OUT1
    SLICE_X36Y89         FDRE                                         r  vga/strdata_reg[22]/C
                         clock pessimism              0.339    -0.197    
                         clock uncertainty            0.201     0.005    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.075     0.080    vga/strdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.183ns (21.837%)  route 0.655ns (78.163%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.462     0.307    vga/U12/G[3]_i_3_n_1
    SLICE_X36Y89         LUT2 (Prop_lut2_I0_O)        0.028     0.335 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.335    vga/U12_n_92
    SLICE_X36Y89         FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.923    -0.535    vga/CLK_OUT1
    SLICE_X36Y89         FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.339    -0.197    
                         clock uncertainty            0.201     0.005    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.060     0.065    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.183ns (21.769%)  route 0.658ns (78.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.465     0.310    vga/U12/G[3]_i_3_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.028     0.338 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vga/U12_n_85
    SLICE_X37Y91         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X37Y91         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.060     0.066    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.100ns (9.837%)  route 0.917ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X28Y91         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.917     0.511    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.156    
                         clock uncertainty            0.201     0.045    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.228    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.183ns (20.725%)  route 0.700ns (79.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.091    -0.412 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.193    -0.218    vga/U12/PRow[6]
    SLICE_X25Y94         LUT6 (Prop_lut6_I2_O)        0.064    -0.154 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.507     0.352    vga/U12/G[3]_i_3_n_1
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.028     0.380 r  vga/U12/strdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga/U12_n_42
    SLICE_X35Y88         FDRE                                         r  vga/strdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X35Y88         FDRE                                         r  vga/strdata_reg[21]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.060     0.067    vga/strdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.390ns (43.592%)  route 0.505ns (56.408%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X28Y92         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.209    -0.197    vga/U12/ADDRC[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.028    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_139/O
                         net (fo=1, routed)           0.000    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_139_n_1
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.055 r  vga/U12/data_buf_reg_0_3_0_5_i_65/CO[3]
                         net (fo=1, routed)           0.000    -0.055    vga/U12/data_buf_reg_0_3_0_5_i_65_n_1
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.002 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[2]
                         net (fo=4, routed)           0.115     0.114    vga/U12/data_buf_reg_0_3_0_5_i_28_n_6
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.067     0.181 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         0.181     0.361    vga/U12/number[0]
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.028     0.389 r  vga/U12/strdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.389    vga/U12_n_21
    SLICE_X35Y90         FDRE                                         r  vga/strdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X35Y90         FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.060     0.068    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.295ns (32.781%)  route 0.605ns (67.219%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    vga/U12/CLK_OUT3
    SLICE_X26Y92         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.404 r  vga/U12/h_count_reg[1]/Q
                         net (fo=27, routed)          0.209    -0.195    vga/U12/h_count_reg_n_1_[1]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.028    -0.167 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=26, routed)          0.174     0.008    vga/U12/ascii_code[3]_i_7_n_1
    SLICE_X35Y92         MUXF7 (Prop_muxf7_S_O)       0.071     0.079 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.099     0.177    vga/U12/ascii_code0[5]
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.068     0.245 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.123     0.368    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.028     0.396 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.396    vga/U12_n_117
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.529    vga/CLK_OUT1
    SLICE_X31Y94         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.060     0.071    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.130ns (12.794%)  route 0.886ns (87.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X25Y96         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.311    -0.092    vga/U12/PRow[1]
    SLICE_X24Y94         LUT2 (Prop_lut2_I1_O)        0.030    -0.062 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.575     0.514    vga/FONT_8X16/ADDR[4]
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.156    
                         clock uncertainty            0.201     0.045    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.142     0.187    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -0.623ns,  Total Violation       -9.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.623ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 1.314ns (16.798%)  route 6.508ns (83.202%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.425     6.336    core/U1_3/Branch_ctrl
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.379 r  core/U1_3/data_buf_reg_0_3_6_11_i_116/O
                         net (fo=1, routed)           0.000     6.379    core/U1_3/data_buf_reg_0_3_6_11_i_116_n_1
    SLICE_X61Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     6.486 r  core/U1_3/data_buf_reg_0_3_6_11_i_51/O
                         net (fo=1, routed)           0.688     7.174    vga/U12/data_buf_reg_0_3_6_11_i_5_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.298 f  vga/U12/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.240     7.538    vga/U12/data_buf_reg_0_3_6_11_i_18_n_1
    SLICE_X58Y91         LUT6 (Prop_lut6_I0_O)        0.043     7.581 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.374     7.954    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X54Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.331    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.325ns (16.912%)  route 6.510ns (83.088%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.506     6.417    core/U1_3/Branch_ctrl
    SLICE_X60Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.460 r  core/U1_3/data_buf_reg_0_3_12_17_i_109/O
                         net (fo=1, routed)           0.000     6.460    core/U1_3/data_buf_reg_0_3_12_17_i_109_n_1
    SLICE_X60Y94         MUXF7 (Prop_muxf7_I0_O)      0.120     6.580 r  core/U1_3/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.666     7.246    core/U1_3/data_buf_reg_0_3_12_17_i_50_n_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.122     7.368 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.279     7.647    vga/U12/Test_signal[7]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.043     7.690 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.277     7.967    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.694    
                         clock uncertainty           -0.215     7.479    
    SLICE_X58Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.368    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 1.307ns (17.101%)  route 6.336ns (82.899%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.416     6.327    core/U1_3/Branch_ctrl
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.043     6.370 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.000     6.370    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_1
    SLICE_X62Y102        MUXF7 (Prop_muxf7_I0_O)      0.101     6.471 r  core/U1_3/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=1, routed)           0.539     7.010    core/U1_3/data_buf_reg_0_3_30_31_i_8_n_1
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.123     7.133 r  core/U1_3/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.182     7.315    vga/U12/Test_signal[20]
    SLICE_X61Y101        LUT5 (Prop_lut5_I0_O)        0.043     7.358 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.417     7.775    vga/data_buf_reg_0_3_30_31/D
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.117     7.192    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 1.307ns (17.351%)  route 6.226ns (82.649%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.416     6.327    core/U1_3/Branch_ctrl
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.043     6.370 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.000     6.370    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_1
    SLICE_X62Y102        MUXF7 (Prop_muxf7_I0_O)      0.101     6.471 r  core/U1_3/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=1, routed)           0.539     7.010    core/U1_3/data_buf_reg_0_3_30_31_i_8_n_1
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.123     7.133 r  core/U1_3/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.182     7.315    vga/U12/Test_signal[20]
    SLICE_X61Y101        LUT5 (Prop_lut5_I0_O)        0.043     7.358 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.307     7.665    vga/data_buf_reg_0_3_30_31/D
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.162    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 1.325ns (17.610%)  route 6.199ns (82.390%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.313     6.224    core/U1_3/Branch_ctrl
    SLICE_X61Y99         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/U1_3/data_buf_reg_0_3_24_29_i_133/O
                         net (fo=1, routed)           0.000     6.267    core/U1_3/data_buf_reg_0_3_24_29_i_133_n_1
    SLICE_X61Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     6.387 r  core/U1_3/data_buf_reg_0_3_24_29_i_60/O
                         net (fo=1, routed)           0.601     6.988    core/U1_3/data_buf_reg_0_3_24_29_i_60_n_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.122     7.110 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           0.314     7.424    vga/U12/Test_signal[19]
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.043     7.467 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.190     7.656    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.162    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.307ns (17.256%)  route 6.267ns (82.744%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.488     6.399    core/U1_3/Branch_ctrl
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.043     6.442 r  core/U1_3/data_buf_reg_0_3_24_29_i_91/O
                         net (fo=1, routed)           0.000     6.442    core/U1_3/data_buf_reg_0_3_24_29_i_91_n_1
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I0_O)      0.101     6.543 r  core/U1_3/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.369     6.912    core/U1_3/data_buf_reg_0_3_24_29_i_36_n_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.123     7.035 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.322     7.357    vga/U12/Test_signal[14]
    SLICE_X55Y100        LUT5 (Prop_lut5_I0_O)        0.043     7.400 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.306     7.706    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.422ns (18.753%)  route 6.161ns (81.247%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.530     6.441    core/U1_3/Branch_ctrl
    SLICE_X64Y90         LUT6 (Prop_lut6_I1_O)        0.043     6.484 r  core/U1_3/data_buf_reg_0_3_0_5_i_168/O
                         net (fo=1, routed)           0.000     6.484    core/U1_3/data_buf_reg_0_3_0_5_i_168_n_1
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.107     6.591 r  core/U1_3/data_buf_reg_0_3_0_5_i_95/O
                         net (fo=1, routed)           0.378     6.969    core/U1_3/data_buf_reg_0_3_0_5_i_95_n_1
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.124     7.093 r  core/U1_3/data_buf_reg_0_3_0_5_i_41/O
                         net (fo=1, routed)           0.101     7.194    core/U1_3_n_44
    SLICE_X63Y88         LUT6 (Prop_lut6_I1_O)        0.043     7.237 r  core/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.000     7.237    vga/U12/debug_data[3]
    SLICE_X63Y88         MUXF7 (Prop_muxf7_I1_O)      0.108     7.345 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.370     7.715    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X62Y92         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.429     8.523    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X62Y92         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.692    
                         clock uncertainty           -0.215     7.477    
    SLICE_X62Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.216     7.261    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 1.325ns (17.341%)  route 6.316ns (82.659%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.428     6.339    core/U1_3/Branch_ctrl
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.043     6.382 r  core/U1_3/data_buf_reg_0_3_18_23_i_72/O
                         net (fo=1, routed)           0.000     6.382    core/U1_3/data_buf_reg_0_3_18_23_i_72_n_1
    SLICE_X55Y96         MUXF7 (Prop_muxf7_I0_O)      0.120     6.502 r  core/U1_3/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.543     7.046    core/U1_3/data_buf_reg_0_3_18_23_i_27_n_1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.122     7.168 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.190     7.357    vga/U12/Test_signal[9]
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.043     7.400 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.373     7.773    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.832     7.694    
                         clock uncertainty           -0.215     7.479    
    SLICE_X54Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.339    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.339    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 1.314ns (17.228%)  route 6.313ns (82.772%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.500     6.411    core/U1_3/Branch_ctrl
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.043     6.454 r  core/U1_3/data_buf_reg_0_3_18_23_i_124/O
                         net (fo=1, routed)           0.000     6.454    core/U1_3/data_buf_reg_0_3_18_23_i_124_n_1
    SLICE_X55Y96         MUXF7 (Prop_muxf7_I0_O)      0.107     6.561 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.466     7.027    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_1
    SLICE_X55Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.151 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.236     7.387    vga/U12/Test_signal[13]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.043     7.430 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.330     7.760    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.431     8.525    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.694    
                         clock uncertainty           -0.215     7.479    
    SLICE_X54Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.332    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.426ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 1.307ns (17.446%)  route 6.185ns (82.554%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.596    -1.998    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -1.955 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.524    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.431 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.563     0.132    core/reg_ID_EX/debug_clk
    SLICE_X75Y98         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.223     0.355 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.540     0.896    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X74Y96         LUT3 (Prop_lut3_I2_O)        0.043     0.939 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.460     1.398    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.043     1.441 r  core/reg_ID_EX/ALUO_MEM[15]_i_29/O
                         net (fo=2, routed)           0.456     1.897    core/reg_ID_EX/ALUO_MEM[15]_i_29_n_1
    SLICE_X80Y101        LUT5 (Prop_lut5_I4_O)        0.043     1.940 r  core/reg_ID_EX/ALUO_MEM[15]_i_26/O
                         net (fo=2, routed)           0.335     2.275    core/reg_ID_EX/ALUO_MEM[15]_i_26_n_1
    SLICE_X81Y99         LUT5 (Prop_lut5_I0_O)        0.043     2.318 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.539     2.857    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.900 r  core/reg_ID_EX/ALUO_MEM[13]_i_6/O
                         net (fo=1, routed)           0.418     3.318    core/reg_ID_EX/ALUO_MEM[13]_i_6_n_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.043     3.361 r  core/reg_ID_EX/ALUO_MEM[13]_i_4/O
                         net (fo=1, routed)           0.402     3.763    core/reg_ID_EX/ALUO_MEM[13]_i_4_n_1
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  core/reg_ID_EX/ALUO_MEM[13]_i_1/O
                         net (fo=3, routed)           0.453     4.259    core/hazard_unit/D[13]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.043     4.302 r  core/hazard_unit/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.441     4.743    core/hazard_unit/dout_reg[30][13]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.043     4.786 r  core/hazard_unit/IR_ID[31]_i_53/O
                         net (fo=1, routed)           0.000     4.786    core/cmp_ID/IR_ID_reg[31]_i_20_1[2]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.981 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.981    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.034 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.034    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.087 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.471     5.558    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.267     5.868    core/ctrl/IR_ID_reg[0]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.043     5.911 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.373     6.284    core/U1_3/Branch_ctrl
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.043     6.327 r  core/U1_3/data_buf_reg_0_3_24_29_i_119/O
                         net (fo=1, routed)           0.000     6.327    core/U1_3/data_buf_reg_0_3_24_29_i_119_n_1
    SLICE_X58Y99         MUXF7 (Prop_muxf7_I0_O)      0.101     6.428 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.590     7.018    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_1
    SLICE_X58Y100        LUT6 (Prop_lut6_I5_O)        0.123     7.141 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.161     7.302    vga/U12/Test_signal[16]
    SLICE_X58Y100        LUT5 (Prop_lut5_I0_O)        0.043     7.345 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.279     7.624    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.198    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 -0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.184ns (26.579%)  route 0.508ns (73.421%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.649     0.440    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y98         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.100     0.540 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=2, routed)           0.123     0.663    core/U1_3/inst_MEM[16]
    SLICE_X53Y98         LUT6 (Prop_lut6_I2_O)        0.028     0.691 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.128     0.819    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_1
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.028     0.847 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.115     0.962    vga/U12/Test_signal[10]
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.028     0.990 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.142     1.132    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.887    -0.571    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X54Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.114    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.184ns (26.432%)  route 0.512ns (73.568%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.645     0.436    core/reg_EXE_MEM/debug_clk
    SLICE_X63Y92         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.100     0.536 r  core/reg_EXE_MEM/IR_MEM_reg[6]/Q
                         net (fo=2, routed)           0.136     0.672    core/U1_3/inst_MEM[2]
    SLICE_X63Y92         LUT6 (Prop_lut6_I2_O)        0.028     0.700 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.143     0.842    core/U1_3/data_buf_reg_0_3_6_11_i_31_n_1
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.028     0.870 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.099     0.969    vga/U12/Test_signal[1]
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.028     0.997 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.135     1.132    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.885    -0.573    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.235    
                         clock uncertainty            0.215    -0.020    
    SLICE_X54Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.111    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.184ns (27.350%)  route 0.489ns (72.650%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.644     0.435    core/reg_EXE_MEM/debug_clk
    SLICE_X67Y92         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.100     0.535 r  core/reg_EXE_MEM/IR_MEM_reg[5]/Q
                         net (fo=2, routed)           0.129     0.664    core/U1_3/inst_MEM[1]
    SLICE_X66Y92         LUT6 (Prop_lut6_I2_O)        0.028     0.692 r  core/U1_3/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.152     0.844    core/U1_3/data_buf_reg_0_3_0_5_i_48_n_1
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.028     0.872 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.057     0.929    vga/U12/Test_signal[0]
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.028     0.957 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.151     1.108    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X62Y92         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.884    -0.574    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X62Y92         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.236    
                         clock uncertainty            0.215    -0.021    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.085    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.184ns (27.246%)  route 0.491ns (72.754%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.439    core/reg_IF_ID/debug_clk
    SLICE_X55Y98         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.100     0.539 r  core/reg_IF_ID/PCurrent_ID_reg[23]/Q
                         net (fo=3, routed)           0.129     0.668    core/U1_3/PCurrent_ID[21]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.028     0.696 r  core/U1_3/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.090     0.785    core/U1_3/data_buf_reg_0_3_18_23_i_53_n_1
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.028     0.813 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.115     0.928    vga/U12/Test_signal[13]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.028     0.956 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.158     1.114    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.887    -0.571    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X54Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.088    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.184ns (26.993%)  route 0.498ns (73.007%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.647     0.438    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.100     0.538 r  core/reg_IF_ID/PCurrent_ID_reg[7]/Q
                         net (fo=4, routed)           0.117     0.655    core/U1_3/PCurrent_ID[7]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.683 r  core/U1_3/data_buf_reg_0_3_6_11_i_24/O
                         net (fo=1, routed)           0.130     0.813    core/U1_3/data_buf_reg_0_3_6_11_i_24_n_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.028     0.841 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.115     0.956    vga/U12/Test_signal[2]
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.984 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.136     1.120    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.885    -0.573    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.235    
                         clock uncertainty            0.215    -0.020    
    SLICE_X54Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.088    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.184ns (26.721%)  route 0.505ns (73.279%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.596     0.387    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y102        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.100     0.487 r  core/reg_EXE_MEM/IR_MEM_reg[26]/Q
                         net (fo=2, routed)           0.163     0.650    core/U1_3/inst_MEM[22]
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.028     0.678 r  core/U1_3/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=1, routed)           0.120     0.797    core/U1_3/data_buf_reg_0_3_24_29_i_49_n_1
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.028     0.825 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.081     0.906    vga/U12/Test_signal[16]
    SLICE_X58Y100        LUT5 (Prop_lut5_I0_O)        0.028     0.934 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.141     1.075    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.815    -0.643    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X54Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.042    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.227ns (33.822%)  route 0.444ns (66.178%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.647     0.438    core/reg_IF_ID/debug_clk
    SLICE_X59Y96         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100     0.538 r  core/reg_IF_ID/PCurrent_ID_reg[16]/Q
                         net (fo=4, routed)           0.122     0.660    core/reg_IF_ID/Q[16]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.028     0.688 r  core/reg_IF_ID/data_buf_reg_0_3_12_17_i_131/O
                         net (fo=1, routed)           0.168     0.855    core/U1_3/data_buf_reg_0_3_12_17_i_22_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.028     0.883 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=1, routed)           0.055     0.938    core/U1_3_n_31
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.028     0.966 r  core/data_buf_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.000     0.966    vga/U12/debug_data[6]
    SLICE_X58Y97         MUXF7 (Prop_muxf7_I1_O)      0.043     1.009 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.100     1.109    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X58Y95         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X58Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.089     0.070    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.184ns (25.760%)  route 0.530ns (74.240%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.649     0.440    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y99         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.100     0.540 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.138     0.678    core/U1_3/inst_MEM[18]
    SLICE_X53Y99         LUT6 (Prop_lut6_I2_O)        0.028     0.706 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.144     0.850    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_1
    SLICE_X55Y98         LUT6 (Prop_lut6_I0_O)        0.028     0.878 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.115     0.993    vga/U12/Test_signal[12]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.028     1.021 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.133     1.154    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.887    -0.571    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X54Y97         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X54Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.111    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.184ns (27.317%)  route 0.490ns (72.683%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.596     0.387    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y102        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.100     0.487 r  core/reg_EXE_MEM/IR_MEM_reg[29]/Q
                         net (fo=2, routed)           0.122     0.609    core/U1_3/inst_MEM[25]
    SLICE_X57Y102        LUT6 (Prop_lut6_I2_O)        0.028     0.637 r  core/U1_3/data_buf_reg_0_3_24_29_i_57/O
                         net (fo=1, routed)           0.121     0.758    core/U1_3/data_buf_reg_0_3_24_29_i_57_n_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.028     0.786 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           0.153     0.939    vga/U12/Test_signal[19]
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.028     0.967 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.094     1.060    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.815    -0.643    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y100        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X54Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.016    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.227ns (32.623%)  route 0.469ns (67.377%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.737    -0.455    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.427 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.235    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.209 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.645     0.436    core/reg_EXE_MEM/debug_clk
    SLICE_X62Y91         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.107     0.543 r  core/reg_EXE_MEM/Datao_MEM_reg[11]/Q
                         net (fo=3, routed)           0.059     0.602    core/U1_3/data_buf_reg_0_3_30_31__0_i_5_1[11]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.064     0.666 r  core/U1_3/data_buf_reg_0_3_6_11_i_52/O
                         net (fo=1, routed)           0.104     0.770    vga/U12/data_buf_reg_0_3_6_11_i_5_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.028     0.798 f  vga/U12/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.118     0.916    vga/U12/data_buf_reg_0_3_6_11_i_18_n_1
    SLICE_X58Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.944 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.188     1.132    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.885    -0.573    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X54Y92         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.235    
                         clock uncertainty            0.215    -0.020    
    SLICE_X54Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.086    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.266ns  (logic 1.843ns (56.430%)  route 1.423ns (43.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.706    30.584    vga/U12/DO[0]
    SLICE_X26Y95         LUT4 (Prop_lut4_I0_O)        0.043    30.627 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.717    31.343    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.013    37.549    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                         -31.343    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.151ns  (logic 1.855ns (58.879%)  route 1.296ns (41.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.711    30.588    vga/U12/DO[0]
    SLICE_X26Y95         LUT5 (Prop_lut5_I3_O)        0.055    30.643 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.585    31.228    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.460    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.460    
                         arrival time                         -31.228    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.127ns  (logic 1.843ns (58.935%)  route 1.284ns (41.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.711    30.588    vga/U12/DO[0]
    SLICE_X26Y95         LUT5 (Prop_lut5_I3_O)        0.043    30.631 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.573    31.205    vga/U12/B[2]_i_1_n_1
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)       -0.022    37.540    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                         -31.205    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.039ns  (logic 1.855ns (61.044%)  route 1.184ns (38.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.711    30.588    vga/U12/DO[0]
    SLICE_X26Y95         LUT5 (Prop_lut5_I3_O)        0.055    30.643 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.473    31.116    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.460    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.460    
                         arrival time                         -31.116    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.946ns  (logic 1.851ns (62.834%)  route 1.095ns (37.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.623    30.500    vga/U12/DO[0]
    SLICE_X25Y95         LUT4 (Prop_lut4_I1_O)        0.051    30.551 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.472    31.023    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.112    37.450    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -31.023    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.034ns  (logic 1.843ns (60.743%)  route 1.191ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.706    30.584    vga/U12/DO[0]
    SLICE_X26Y95         LUT4 (Prop_lut4_I0_O)        0.043    30.627 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.485    31.111    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.022    37.540    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                         -31.111    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.042ns  (logic 1.843ns (60.582%)  route 1.199ns (39.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.623    30.500    vga/U12/DO[0]
    SLICE_X25Y95         LUT4 (Prop_lut4_I0_O)        0.043    30.543 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.577    31.120    vga/U12/B[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.009    37.553    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                         -31.120    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.941ns  (logic 1.851ns (62.939%)  route 1.090ns (37.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.623    30.500    vga/U12/DO[0]
    SLICE_X25Y95         LUT4 (Prop_lut4_I1_O)        0.051    30.551 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.467    31.018    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.102    37.460    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.460    
                         arrival time                         -31.018    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.889ns  (logic 1.851ns (64.062%)  route 1.038ns (35.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.706    30.584    vga/U12/DO[0]
    SLICE_X26Y95         LUT2 (Prop_lut2_I1_O)        0.051    30.635 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332    30.967    vga/U12/R[3]_i_1_n_1
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X26Y95         FDRE (Setup_fdre_C_D)       -0.112    37.450    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -30.967    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.778ns  (logic 1.851ns (66.640%)  route 0.927ns (33.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.923ns = ( 28.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.672    28.077    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.877 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.706    30.584    vga/U12/DO[0]
    SLICE_X26Y95         LUT2 (Prop_lut2_I1_O)        0.051    30.635 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220    30.855    vga/U12/R[3]_i_1_n_1
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X26Y95         FDRE (Setup_fdre_C_D)       -0.112    37.450    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -30.855    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.128ns (14.811%)  route 0.736ns (85.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.445     0.041    vga/U12/flag__0
    SLICE_X26Y95         LUT4 (Prop_lut4_I1_O)        0.028     0.069 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.291     0.360    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.040     0.052    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.130ns (15.375%)  route 0.716ns (84.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.427     0.023    vga/U12/flag__0
    SLICE_X25Y95         LUT4 (Prop_lut4_I0_O)        0.030     0.053 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.288     0.341    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.003     0.015    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.133ns (15.554%)  route 0.722ns (84.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.440     0.036    vga/U12/flag__0
    SLICE_X26Y95         LUT5 (Prop_lut5_I0_O)        0.033     0.069 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.282     0.351    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.006     0.018    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.585ns (68.236%)  route 0.272ns (31.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.272     0.388    vga/U12/DO[0]
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X26Y95         FDRE (Hold_fdre_C_D)         0.040     0.052    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.130ns (15.355%)  route 0.717ns (84.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.427     0.023    vga/U12/flag__0
    SLICE_X25Y95         LUT4 (Prop_lut4_I0_O)        0.030     0.053 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.289     0.342    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)        -0.008     0.004    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.128ns (14.273%)  route 0.769ns (85.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.427     0.023    vga/U12/flag__0
    SLICE_X25Y95         LUT4 (Prop_lut4_I2_O)        0.028     0.051 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.342     0.392    vga/U12/B[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.033     0.045    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.151%)  route 0.777ns (85.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.440     0.036    vga/U12/flag__0
    SLICE_X26Y95         LUT5 (Prop_lut5_I1_O)        0.028     0.064 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.336     0.400    vga/U12/B[2]_i_1_n_1
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X27Y95         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X27Y95         FDRE (Hold_fdre_C_D)         0.040     0.052    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.133ns (14.634%)  route 0.776ns (85.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.440     0.036    vga/U12/flag__0
    SLICE_X26Y95         LUT5 (Prop_lut5_I0_O)        0.033     0.069 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.336     0.404    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.008     0.020    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.585ns (63.957%)  route 0.330ns (36.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.330     0.446    vga/U12/DO[0]
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X26Y95         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X26Y95         FDRE (Hold_fdre_C_D)         0.038     0.050    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.915%)  route 0.863ns (87.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X31Y95         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.405 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.445     0.041    vga/U12/flag__0
    SLICE_X26Y95         LUT4 (Prop_lut4_I1_O)        0.028     0.069 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.418     0.487    vga/U12/B[1]_i_1_n_1
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X24Y95         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X24Y95         FDRE (Hold_fdre_C_D)         0.036     0.048    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.822ns  (logic 0.313ns (11.090%)  route 2.509ns (88.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.472   100.927    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.375   117.228    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.228    
                         arrival time                        -100.927    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.329ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.772ns  (logic 0.313ns (11.293%)  route 2.459ns (88.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.421   100.876    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X4Y84          FDSE (Setup_fdse_C_S)       -0.398   117.205    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.205    
                         arrival time                        -100.876    
  -------------------------------------------------------------------
                         slack                                 16.329    

Slack (MET) :             16.329ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.772ns  (logic 0.313ns (11.293%)  route 2.459ns (88.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.421   100.876    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X4Y84          FDSE (Setup_fdse_C_S)       -0.398   117.205    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.205    
                         arrival time                        -100.876    
  -------------------------------------------------------------------
                         slack                                 16.329    

Slack (MET) :             16.329ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.772ns  (logic 0.313ns (11.293%)  route 2.459ns (88.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.895ns = ( 98.105 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    98.105    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    98.364 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.038   100.402    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.054   100.456 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.421   100.876    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X4Y84          FDSE (Setup_fdse_C_S)       -0.398   117.205    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.205    
                         arrival time                        -100.876    
  -------------------------------------------------------------------
                         slack                                 16.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.118ns (14.716%)  route 0.684ns (85.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.684     0.336    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y76          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.953    -0.505    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y76          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X2Y76          FDRE (Hold_fdre_C_R)         0.006     0.054    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.146ns (14.897%)  route 0.834ns (85.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        0.834     0.487    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.028     0.515 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.515    DISPLAY/P2S_LED/s_clk_i_1__0_n_1
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.087     0.139    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.118ns (13.038%)  route 0.787ns (86.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.787     0.440    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          FDRE (Hold_fdre_C_R)         0.006     0.056    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.118ns (13.038%)  route 0.787ns (86.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.787     0.440    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          FDRE (Hold_fdre_C_R)         0.006     0.056    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.118ns (13.038%)  route 0.787ns (86.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.787     0.440    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          FDRE (Hold_fdre_C_R)         0.006     0.056    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.118ns (13.038%)  route 0.787ns (86.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.787     0.440    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          FDRE (Hold_fdre_C_R)         0.006     0.056    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.118ns (12.114%)  route 0.856ns (87.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.856     0.509    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X2Y78          FDSE (Hold_fdse_C_S)         0.006     0.057    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.118ns (12.114%)  route 0.856ns (87.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.856     0.509    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y78          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y78          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X2Y78          FDRE (Hold_fdre_C_R)         0.006     0.057    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.118ns (12.114%)  route 0.856ns (87.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.856     0.509    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y78          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y78          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X2Y78          FDRE (Hold_fdre_C_R)         0.006     0.057    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.118ns (12.316%)  route 0.840ns (87.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.840     0.493    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X3Y81          FDRE (Hold_fdre_C_R)        -0.014     0.040    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       94.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.588ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.259ns (3.840%)  route 6.486ns (96.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.486     4.850    core/REG_PC/rst_all
    SLICE_X55Y99         FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X55Y99         FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X55Y99         FDCE (Recov_fdce_C_CLR)     -0.212    99.438    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         99.438    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 94.588    

Slack (MET) :             94.588ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.259ns (3.840%)  route 6.486ns (96.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.486     4.850    core/REG_PC/rst_all
    SLICE_X55Y99         FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X55Y99         FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X55Y99         FDCE (Recov_fdce_C_CLR)     -0.212    99.438    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         99.438    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 94.588    

Slack (MET) :             94.811ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.259ns (3.956%)  route 6.288ns (96.044%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.288     4.651    core/REG_PC/rst_all
    SLICE_X54Y98         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X54Y98         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X54Y98         FDCE (Recov_fdce_C_CLR)     -0.187    99.463    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         99.463    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 94.811    

Slack (MET) :             94.842ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.259ns (3.975%)  route 6.257ns (96.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.257     4.621    core/REG_PC/rst_all
    SLICE_X58Y99         FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X58Y99         FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X58Y99         FDCE (Recov_fdce_C_CLR)     -0.187    99.463    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         99.463    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 94.842    

Slack (MET) :             94.844ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.259ns (3.956%)  route 6.288ns (96.044%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.288     4.651    core/REG_PC/rst_all
    SLICE_X54Y98         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X54Y98         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X54Y98         FDCE (Recov_fdce_C_CLR)     -0.154    99.496    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         99.496    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 94.844    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.259ns (4.100%)  route 6.057ns (95.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.057     4.421    core/REG_PC/rst_all
    SLICE_X60Y100        FDCE                                         f  core/REG_PC/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/REG_PC/debug_clk
    SLICE_X60Y100        FDCE                                         r  core/REG_PC/Q_reg[30]/C
                         clock pessimism             -0.689    99.574    
                         clock uncertainty           -0.095    99.480    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.212    99.268    core/REG_PC/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         99.268    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.259ns (4.100%)  route 6.057ns (95.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.057     4.421    core/REG_PC/rst_all
    SLICE_X60Y100        FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/REG_PC/debug_clk
    SLICE_X60Y100        FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism             -0.689    99.574    
                         clock uncertainty           -0.095    99.480    
    SLICE_X60Y100        FDCE (Recov_fdce_C_CLR)     -0.212    99.268    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         99.268    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.864ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.259ns (4.112%)  route 6.040ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.040     4.404    core/REG_PC/rst_all
    SLICE_X57Y101        FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/REG_PC/debug_clk
    SLICE_X57Y101        FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism             -0.689    99.574    
                         clock uncertainty           -0.095    99.480    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.212    99.268    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         99.268    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 94.864    

Slack (MET) :             94.864ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.259ns (4.112%)  route 6.040ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.263ns = ( 100.263 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.040     4.404    core/REG_PC/rst_all
    SLICE_X57Y101        FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.261   100.263    core/REG_PC/debug_clk
    SLICE_X57Y101        FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism             -0.689    99.574    
                         clock uncertainty           -0.095    99.480    
    SLICE_X57Y101        FDCE (Recov_fdce_C_CLR)     -0.212    99.268    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         99.268    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 94.864    

Slack (MET) :             94.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.259ns (3.975%)  route 6.257ns (96.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 100.433 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.699    -1.895    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.259    -1.636 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.257     4.621    core/REG_PC/rst_all
    SLICE_X58Y99         FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.410    98.505    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.541 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.919    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    99.002 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.431   100.433    core/REG_PC/debug_clk
    SLICE_X58Y99         FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism             -0.689    99.744    
                         clock uncertainty           -0.095    99.650    
    SLICE_X58Y99         FDCE (Recov_fdce_C_CLR)     -0.154    99.496    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         99.496    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 94.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.118ns (4.664%)  route 2.412ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.412     2.065    core/REG_PC/rst_all
    SLICE_X64Y93         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X64Y93         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism              0.266     0.957    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.118ns (4.664%)  route 2.412ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.412     2.065    core/REG_PC/rst_all
    SLICE_X64Y93         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X64Y93         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism              0.266     0.957    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.118ns (4.598%)  route 2.448ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.448     2.101    core/REG_PC/rst_all
    SLICE_X61Y89         FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.884     0.690    core/REG_PC/debug_clk
    SLICE_X61Y89         FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism              0.266     0.956    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.118ns (4.598%)  route 2.448ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.448     2.101    core/REG_PC/rst_all
    SLICE_X61Y89         FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.884     0.690    core/REG_PC/debug_clk
    SLICE_X61Y89         FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism              0.266     0.956    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.118ns (4.446%)  route 2.536ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.536     2.189    core/REG_PC/rst_all
    SLICE_X61Y91         FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y91         FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.118ns (4.446%)  route 2.536ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.536     2.189    core/REG_PC/rst_all
    SLICE_X61Y91         FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y91         FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.118ns (4.446%)  route 2.536ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.536     2.189    core/REG_PC/rst_all
    SLICE_X61Y91         FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y91         FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.118ns (4.446%)  route 2.536ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.536     2.189    core/REG_PC/rst_all
    SLICE_X61Y91         FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y91         FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.118ns (3.613%)  route 3.148ns (96.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        3.148     2.800    core/REG_PC/rst_all
    SLICE_X61Y92         FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y92         FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.118ns (3.613%)  route 3.148ns (96.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.727    -0.466    clk_cpu
    SLICE_X6Y53          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118    -0.348 f  rst_all_reg/Q
                         net (fo=1318, routed)        3.148     2.800    core/REG_PC/rst_all
    SLICE_X61Y92         FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.976    -0.482    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.447 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.224    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.194 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.691    core/REG_PC/debug_clk
    SLICE_X61Y92         FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism              0.266     0.957    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.888    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.912    





