{
    "star/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/always_or_event/k6_N10_40nm": {
        "test_name": "star/always_or_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/always_or_event/k6_N10_mem32K_40nm": {
        "test_name": "star/always_or_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/always_or_event/no_arch": {
        "test_name": "star/always_or_event/no_arch",
        "architecture": "n/a",
        "blif": "always_or_event.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 3 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 82.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/always_star_event/k6_N10_40nm": {
        "test_name": "star/always_star_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 13.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/always_star_event/k6_N10_mem32K_40nm": {
        "test_name": "star/always_star_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 79.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/always_star_event/no_arch": {
        "test_name": "star/always_star_event/no_arch",
        "architecture": "n/a",
        "blif": "always_star_event.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 75.4,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "star/assign_int_wide/k6_N10_40nm": {
        "test_name": "star/assign_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 13.4,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "star/assign_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 84.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "star/assign_int_wide/no_arch": {
        "test_name": "star/assign_int_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_int_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.8,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 94,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "star/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 99.4,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "star/assign_ultra_wide/k6_N10_40nm": {
        "test_name": "star/assign_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 37.8,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "star/assign_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 99.8,
        "simulation_time(ms)": 10.9,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "star/assign_ultra_wide/no_arch": {
        "test_name": "star/assign_ultra_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_ultra_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 31.3,
        "simulation_time(ms)": 12,
        "test_coverage(%)": 96.6,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "star/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 77.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/assign_wide/k6_N10_40nm": {
        "test_name": "star/assign_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/assign_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 82,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/assign_wide/no_arch": {
        "test_name": "star/assign_wide/no_arch",
        "architecture": "n/a",
        "blif": "assign_wide.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 86.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/assign_wire/k6_N10_40nm": {
        "test_name": "star/assign_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 12.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/assign_wire/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 73.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/assign_wire/no_arch": {
        "test_name": "star/assign_wire/no_arch",
        "architecture": "n/a",
        "blif": "assign_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 66.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "star/case_default/k6_N10_40nm": {
        "test_name": "star/case_default/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 9.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "star/case_default/k6_N10_mem32K_40nm": {
        "test_name": "star/case_default/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 84.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "star/case_default/no_arch": {
        "test_name": "star/case_default/no_arch",
        "architecture": "n/a",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "star/case/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/case/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 90.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "star/case/k6_N10_40nm": {
        "test_name": "star/case/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 13.5,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "star/case/k6_N10_mem32K_40nm": {
        "test_name": "star/case/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 86.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 18
    },
    "star/case/no_arch": {
        "test_name": "star/case/no_arch",
        "architecture": "n/a",
        "blif": "case.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 97.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 18,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "star/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "defparam_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 78.3,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 6,
        "logic element": 6,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "star/defparam_failure/k6_N10_40nm": {
        "test_name": "star/defparam_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "defparam_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 6,
        "logic element": 6,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "star/defparam_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "defparam_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 75.2,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 6,
        "logic element": 6,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "star/defparam_failure/no_arch": {
        "test_name": "star/defparam_failure/no_arch",
        "architecture": "n/a",
        "blif": "defparam_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 6,
        "logic element": 6,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "star/defparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/defparam/k6_N10_40nm": {
        "test_name": "star/defparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/defparam/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/defparam/no_arch": {
        "test_name": "star/defparam/no_arch",
        "architecture": "n/a",
        "blif": "defparam.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Vector 1 mismatch:",
            "OUTPUT_BLIF Vector 2 mismatch:",
            "OUTPUT_BLIF Vector 4 mismatch:"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 83.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "star/defparam_string/k6_N10_40nm": {
        "test_name": "star/defparam_string/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "star/defparam_string/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam_string/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 77.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "star/defparam_string/no_arch": {
        "test_name": "star/defparam_string/no_arch",
        "architecture": "n/a",
        "blif": "defparam_string.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "star/else_if/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/else_if/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "else_if.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 12,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "star/else_if/k6_N10_40nm": {
        "test_name": "star/else_if/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "else_if.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 12,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "star/else_if/k6_N10_mem32K_40nm": {
        "test_name": "star/else_if/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "else_if.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 83.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 12,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "star/else_if/no_arch": {
        "test_name": "star/else_if/no_arch",
        "architecture": "n/a",
        "blif": "else_if.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 12,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "star/generate_for/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_for/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 87.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_for/k6_N10_40nm": {
        "test_name": "star/generate_for/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_for/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_for/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 69.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_for/no_arch": {
        "test_name": "star/generate_for/no_arch",
        "architecture": "n/a",
        "blif": "generate_for.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_else/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/if_else/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "if_else.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 77.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_else/k6_N10_40nm": {
        "test_name": "star/if_else/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "if_else.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_else/k6_N10_mem32K_40nm": {
        "test_name": "star/if_else/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "if_else.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 77.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_else/no_arch": {
        "test_name": "star/if_else/no_arch",
        "architecture": "n/a",
        "blif": "if_else.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_statement/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/if_statement/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "if_statement.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 2 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 84.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_statement/k6_N10_40nm": {
        "test_name": "star/if_statement/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "if_statement.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 2 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_statement/k6_N10_mem32K_40nm": {
        "test_name": "star/if_statement/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "if_statement.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 2 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 72.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/if_statement/no_arch": {
        "test_name": "star/if_statement/no_arch",
        "architecture": "n/a",
        "blif": "if_statement.blif",
        "exit": 0,
        "errors": [],
        "warnings": [
            "OUTPUT_BLIF Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 2 equivalent but output vector has bits set when expecting don't care :"
        ],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 70,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_delays/k6_N10_40nm": {
        "test_name": "star/initial_delays/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_delays/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_delays/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_delays/no_arch": {
        "test_name": "star/initial_delays/no_arch",
        "architecture": "n/a",
        "blif": "initial_delays.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 6 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_blocks/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_multiple_blocks.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_blocks/k6_N10_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_multiple_blocks.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_blocks/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_multiple_blocks.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_blocks/no_arch": {
        "test_name": "star/initial_multiple_blocks/no_arch",
        "architecture": "n/a",
        "blif": "initial_multiple_blocks.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 8 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_statements/k6_N10_40nm": {
        "test_name": "star/initial_multiple_statements/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_statements/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_multiple_statements/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/initial_multiple_statements/no_arch": {
        "test_name": "star/initial_multiple_statements/no_arch",
        "architecture": "n/a",
        "blif": "initial_multiple_statements.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/input_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 86.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/input_wire/k6_N10_40nm": {
        "test_name": "star/input_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/input_wire/k6_N10_mem32K_40nm": {
        "test_name": "star/input_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 80.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/input_wire/no_arch": {
        "test_name": "star/input_wire/no_arch",
        "architecture": "n/a",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/macromodules_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/macromodules_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "macromodules_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 94.9,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/macromodules_modules/k6_N10_40nm": {
        "test_name": "star/macromodules_modules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "macromodules_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 13.7,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/macromodules_modules/k6_N10_mem32K_40nm": {
        "test_name": "star/macromodules_modules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "macromodules_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 82.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/macromodules_modules/no_arch": {
        "test_name": "star/macromodules_modules/no_arch",
        "architecture": "n/a",
        "blif": "macromodules_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_inputs.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 96.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/multiple_inputs/k6_N10_40nm": {
        "test_name": "star/multiple_inputs/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_inputs.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/multiple_inputs/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_inputs/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_inputs.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 91.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/multiple_inputs/no_arch": {
        "test_name": "star/multiple_inputs/no_arch",
        "architecture": "n/a",
        "blif": "multiple_inputs.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "star/multiple_macromodules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_macromodules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_macromodules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 90.1,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_macromodules/k6_N10_40nm": {
        "test_name": "star/multiple_macromodules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_macromodules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_macromodules/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_macromodules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_macromodules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 92,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_macromodules/no_arch": {
        "test_name": "star/multiple_macromodules/no_arch",
        "architecture": "n/a",
        "blif": "multiple_macromodules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 99.1,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_modules/k6_N10_40nm": {
        "test_name": "star/multiple_modules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_modules/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_modules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 91.3,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_modules/no_arch": {
        "test_name": "star/multiple_modules/no_arch",
        "architecture": "n/a",
        "blif": "multiple_modules.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_parameter.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 87.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/multiple_parameter/k6_N10_40nm": {
        "test_name": "star/multiple_parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_parameter.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 12.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/multiple_parameter/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_parameter.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 86.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/multiple_parameter/no_arch": {
        "test_name": "star/multiple_parameter/no_arch",
        "architecture": "n/a",
        "blif": "multiple_parameter.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 81.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/negedge/k6_N10_40nm": {
        "test_name": "star/negedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 13.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/negedge/k6_N10_mem32K_40nm": {
        "test_name": "star/negedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 83.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/negedge/no_arch": {
        "test_name": "star/negedge/no_arch",
        "architecture": "n/a",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/outside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/outside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "outside_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "star/outside_port/k6_N10_40nm": {
        "test_name": "star/outside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "outside_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "star/outside_port/k6_N10_mem32K_40nm": {
        "test_name": "star/outside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "outside_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "star/outside_port/no_arch": {
        "test_name": "star/outside_port/no_arch",
        "architecture": "n/a",
        "blif": "outside_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "star/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "parameter_define.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 95.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 4,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/parameter_define/k6_N10_40nm": {
        "test_name": "star/parameter_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "parameter_define.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 4,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/parameter_define/k6_N10_mem32K_40nm": {
        "test_name": "star/parameter_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "parameter_define.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 90.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 4,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/parameter_define/no_arch": {
        "test_name": "star/parameter_define/no_arch",
        "architecture": "n/a",
        "blif": "parameter_define.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 4,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 96.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/posedge/k6_N10_40nm": {
        "test_name": "star/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/posedge/k6_N10_mem32K_40nm": {
        "test_name": "star/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 82.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/posedge/no_arch": {
        "test_name": "star/posedge/no_arch",
        "architecture": "n/a",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "star/reg/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/reg/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "reg.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 88.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg/k6_N10_40nm": {
        "test_name": "star/reg/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "reg.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg/k6_N10_mem32K_40nm": {
        "test_name": "star/reg/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "reg.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 80.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg/no_arch": {
        "test_name": "star/reg/no_arch",
        "architecture": "n/a",
        "blif": "reg.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/reg_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "reg_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 90.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg_port/k6_N10_40nm": {
        "test_name": "star/reg_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "reg_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 12.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg_port/k6_N10_mem32K_40nm": {
        "test_name": "star/reg_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "reg_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 93.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/reg_port/no_arch": {
        "test_name": "star/reg_port/no_arch",
        "architecture": "n/a",
        "blif": "reg_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specparam_define_check.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/specparam_define_check/k6_N10_40nm": {
        "test_name": "star/specparam_define_check/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specparam_define_check.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/specparam_define_check/k6_N10_mem32K_40nm": {
        "test_name": "star/specparam_define_check/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specparam_define_check.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/specparam_define_check/no_arch": {
        "test_name": "star/specparam_define_check/no_arch",
        "architecture": "n/a",
        "blif": "specparam_define_check.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 87.8,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire_failure/k6_N10_40nm": {
        "test_name": "star/wire_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/wire_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 78.6,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire_failure/no_arch": {
        "test_name": "star/wire_failure/no_arch",
        "architecture": "n/a",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 94,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire/k6_N10_40nm": {
        "test_name": "star/wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 13,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire/k6_N10_mem32K_40nm": {
        "test_name": "star/wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35,
        "exec_time(ms)": 88.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/wire/no_arch": {
        "test_name": "star/wire/no_arch",
        "architecture": "n/a",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 77.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_00/k6_N10_40nm": {
        "test_name": "star/generate_case_00/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_00/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_00/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 78.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_00/no_arch": {
        "test_name": "star/generate_case_00/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_00.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 86.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_01/k6_N10_40nm": {
        "test_name": "star/generate_case_01/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_01/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_01/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 82,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_01/no_arch": {
        "test_name": "star/generate_case_01/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_01.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_10/k6_N10_40nm": {
        "test_name": "star/generate_case_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_10/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 82.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_10/no_arch": {
        "test_name": "star/generate_case_10/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_10.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 82.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_11/k6_N10_40nm": {
        "test_name": "star/generate_case_11/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 9.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_11/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_11/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 79.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "star/generate_case_11/no_arch": {
        "test_name": "star/generate_case_11/no_arch",
        "architecture": "n/a",
        "blif": "generate_case_11.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 3,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    }
}
