<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1223pt" height="782pt"
 viewBox="0.00 0.00 1223.00 782.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 778)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-778 1219,-778 1219,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1195,-8 1195,-8 1201,-8 1207,-14 1207,-20 1207,-20 1207,-754 1207,-754 1207,-760 1201,-766 1195,-766 1195,-766 20,-766 20,-766 14,-766 8,-760 8,-754 8,-754 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="607.5" y="-750.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="607.5" y="-735.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1187,-16 1187,-16 1193,-16 1199,-22 1199,-28 1199,-28 1199,-708 1199,-708 1199,-714 1193,-720 1187,-720 1187,-720 28,-720 28,-720 22,-720 16,-714 16,-708 16,-708 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="607.5" y="-704.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="607.5" y="-689.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-314C284,-314 1179,-314 1179,-314 1185,-314 1191,-320 1191,-326 1191,-326 1191,-662 1191,-662 1191,-668 1185,-674 1179,-674 1179,-674 284,-674 284,-674 278,-674 272,-668 272,-662 272,-662 272,-326 272,-326 272,-320 278,-314 284,-314"/>
<text text-anchor="middle" x="731.5" y="-658.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="731.5" y="-643.8" font-family="Arial" font-size="14.00" fill="#000000">: MyOutOfOrderProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-322C292,-322 1171,-322 1171,-322 1177,-322 1183,-328 1183,-334 1183,-334 1183,-616 1183,-616 1183,-622 1177,-628 1171,-628 1171,-628 292,-628 292,-628 286,-628 280,-622 280,-616 280,-616 280,-334 280,-334 280,-328 286,-322 292,-322"/>
<text text-anchor="middle" x="731.5" y="-612.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="731.5" y="-597.8" font-family="Arial" font-size="14.00" fill="#000000">: MyOutOfOrderCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=128&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=128&#10;SSITAssoc=1&#10;SSITIndexingPolicy=board.processor.cores.core.SSITIndexingPolicy&#10;SSITReplPolicy=board.processor.cores.core.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;bacToFetchDelay=1&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;decoupledFrontEnd=false&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchTargetWidth=32&#10;fetchToBacDelay=1&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;instQueues=board.processor.cores.core.instQueues&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;maxFTPerCycle=4&#10;maxTakenPredPerCycle=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;minInstSize=1&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umFTQEntries=8&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-330C300,-330 1163,-330 1163,-330 1169,-330 1175,-336 1175,-342 1175,-342 1175,-570 1175,-570 1175,-576 1169,-582 1163,-582 1163,-582 300,-582 300,-582 294,-582 288,-576 288,-570 288,-570 288,-342 288,-342 288,-336 294,-330 300,-330"/>
<text text-anchor="middle" x="731.5" y="-566.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="731.5" y="-551.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M617,-338C617,-338 951,-338 951,-338 957,-338 963,-344 963,-350 963,-350 963,-524 963,-524 963,-530 957,-536 951,-536 951,-536 617,-536 617,-536 611,-536 605,-530 605,-524 605,-524 605,-350 605,-350 605,-344 611,-338 617,-338"/>
<text text-anchor="middle" x="784" y="-520.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="784" y="-505.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M800,-346C800,-346 943,-346 943,-346 949,-346 955,-352 955,-358 955,-358 955,-478 955,-478 955,-484 949,-490 943,-490 943,-490 800,-490 800,-490 794,-490 788,-484 788,-478 788,-478 788,-358 788,-358 788,-352 794,-346 800,-346"/>
<text text-anchor="middle" x="871.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="871.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M808,-354C808,-354 935,-354 935,-354 941,-354 947,-360 947,-366 947,-366 947,-432 947,-432 947,-438 941,-444 935,-444 935,-444 808,-444 808,-444 802,-444 796,-438 796,-432 796,-432 796,-366 796,-366 796,-360 802,-354 808,-354"/>
<text text-anchor="middle" x="871.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="871.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M625,-346C625,-346 768,-346 768,-346 774,-346 780,-352 780,-358 780,-358 780,-478 780,-478 780,-484 774,-490 768,-490 768,-490 625,-490 625,-490 619,-490 613,-484 613,-478 613,-478 613,-358 613,-358 613,-352 619,-346 625,-346"/>
<text text-anchor="middle" x="696.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="696.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M633,-354C633,-354 760,-354 760,-354 766,-354 772,-360 772,-366 772,-366 772,-432 772,-432 772,-438 766,-444 760,-444 760,-444 633,-444 633,-444 627,-444 621,-438 621,-432 621,-432 621,-366 621,-366 621,-360 627,-354 633,-354"/>
<text text-anchor="middle" x="696.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="696.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust148"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-354C308,-354 585,-354 585,-354 591,-354 597,-360 597,-366 597,-366 597,-432 597,-432 597,-438 591,-444 585,-444 585,-444 308,-444 308,-444 302,-444 296,-438 296,-432 296,-432 296,-366 296,-366 296,-360 302,-354 308,-354"/>
<text text-anchor="middle" x="446.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="446.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust150" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust150"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-346C136,-346 252,-346 252,-346 258,-346 264,-352 264,-358 264,-358 264,-478 264,-478 264,-484 258,-490 252,-490 252,-490 136,-490 136,-490 130,-490 124,-484 124,-478 124,-478 124,-358 124,-358 124,-352 130,-346 136,-346"/>
<text text-anchor="middle" x="194" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust151"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-354C191,-354 244,-354 244,-354 250,-354 256,-360 256,-366 256,-366 256,-432 256,-432 256,-438 250,-444 244,-444 244,-444 191,-444 191,-444 185,-444 179,-438 179,-432 179,-432 179,-366 179,-366 179,-360 185,-354 191,-354"/>
<text text-anchor="middle" x="217.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust155"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M287,-24C287,-24 1003,-24 1003,-24 1009,-24 1015,-30 1015,-36 1015,-36 1015,-294 1015,-294 1015,-300 1009,-306 1003,-306 1003,-306 287,-306 287,-306 281,-306 275,-300 275,-294 275,-294 275,-36 275,-36 275,-30 281,-24 287,-24"/>
<text text-anchor="middle" x="645" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="645" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust156"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M295,-32C295,-32 607,-32 607,-32 613,-32 619,-38 619,-44 619,-44 619,-248 619,-248 619,-254 613,-260 607,-260 607,-260 295,-260 295,-260 289,-260 283,-254 283,-248 283,-248 283,-44 283,-44 283,-38 289,-32 295,-32"/>
<text text-anchor="middle" x="451" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="451" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust159"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M303,-40C303,-40 417,-40 417,-40 423,-40 429,-46 429,-52 429,-52 429,-118 429,-118 429,-124 423,-130 417,-130 417,-130 303,-130 303,-130 297,-130 291,-124 291,-118 291,-118 291,-52 291,-52 291,-46 297,-40 303,-40"/>
<text text-anchor="middle" x="360" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="360" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M639,-40C639,-40 801,-40 801,-40 807,-40 813,-46 813,-52 813,-52 813,-118 813,-118 813,-124 807,-130 801,-130 801,-130 639,-130 639,-130 633,-130 627,-124 627,-118 627,-118 627,-52 627,-52 627,-46 633,-40 639,-40"/>
<text text-anchor="middle" x="720" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="720" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust171" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust171"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M833,-40C833,-40 995,-40 995,-40 1001,-40 1007,-46 1007,-52 1007,-52 1007,-118 1007,-118 1007,-124 1001,-130 995,-130 995,-130 833,-130 833,-130 827,-130 821,-124 821,-118 821,-118 821,-52 821,-52 821,-46 827,-40 833,-40"/>
<text text-anchor="middle" x="914" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="914" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-398C103.5,-398 36.5,-398 36.5,-398 30.5,-398 24.5,-392 24.5,-386 24.5,-386 24.5,-374 24.5,-374 24.5,-368 30.5,-362 36.5,-362 36.5,-362 103.5,-362 103.5,-362 109.5,-362 115.5,-368 115.5,-374 115.5,-374 115.5,-386 115.5,-386 115.5,-392 109.5,-398 103.5,-398"/>
<text text-anchor="middle" x="70" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M599,-214C599,-214 515,-214 515,-214 509,-214 503,-208 503,-202 503,-202 503,-190 503,-190 503,-184 509,-178 515,-178 515,-178 599,-178 599,-178 605,-178 611,-184 611,-190 611,-190 611,-202 611,-202 611,-208 605,-214 599,-214"/>
<text text-anchor="middle" x="557" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.11,-361.97C110.15,-346.17 142.54,-323.68 175,-314 208.98,-303.87 463.51,-324.1 494,-306 524.03,-288.17 541.12,-250.13 549.72,-224.06"/>
<polygon fill="black" stroke="black" points="553.1,-224.97 552.71,-214.38 546.41,-222.91 553.1,-224.97"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1045,-398C1045,-398 983,-398 983,-398 977,-398 971,-392 971,-386 971,-386 971,-374 971,-374 971,-368 977,-362 983,-362 983,-362 1045,-362 1045,-362 1051,-362 1057,-368 1057,-374 1057,-374 1057,-386 1057,-386 1057,-392 1051,-398 1045,-398"/>
<text text-anchor="middle" x="1014" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M792.5,-84C792.5,-84 745.5,-84 745.5,-84 739.5,-84 733.5,-78 733.5,-72 733.5,-72 733.5,-60 733.5,-60 733.5,-54 739.5,-48 745.5,-48 745.5,-48 792.5,-48 792.5,-48 798.5,-48 804.5,-54 804.5,-60 804.5,-60 804.5,-72 804.5,-72 804.5,-78 798.5,-84 792.5,-84"/>
<text text-anchor="middle" x="769" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1000.28,-361.88C968.05,-321.62 885.12,-217.73 817,-130 807.46,-117.71 796.97,-103.98 788.24,-92.48"/>
<polygon fill="black" stroke="black" points="790.78,-90.03 781.95,-84.18 785.21,-94.26 790.78,-90.03"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1154.5,-398C1154.5,-398 1087.5,-398 1087.5,-398 1081.5,-398 1075.5,-392 1075.5,-386 1075.5,-386 1075.5,-374 1075.5,-374 1075.5,-368 1081.5,-362 1087.5,-362 1087.5,-362 1154.5,-362 1154.5,-362 1160.5,-362 1166.5,-368 1166.5,-374 1166.5,-374 1166.5,-386 1166.5,-386 1166.5,-392 1160.5,-398 1154.5,-398"/>
<text text-anchor="middle" x="1121" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M986.5,-84C986.5,-84 939.5,-84 939.5,-84 933.5,-84 927.5,-78 927.5,-72 927.5,-72 927.5,-60 927.5,-60 927.5,-54 933.5,-48 939.5,-48 939.5,-48 986.5,-48 986.5,-48 992.5,-48 998.5,-54 998.5,-60 998.5,-60 998.5,-72 998.5,-72 998.5,-78 992.5,-84 986.5,-84"/>
<text text-anchor="middle" x="963" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1112.28,-361.78C1086.06,-310 1007.8,-155.47 976.33,-93.32"/>
<polygon fill="black" stroke="black" points="979.33,-91.51 971.69,-84.17 973.09,-94.67 979.33,-91.51"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M846,-398C846,-398 816,-398 816,-398 810,-398 804,-392 804,-386 804,-386 804,-374 804,-374 804,-368 810,-362 816,-362 816,-362 846,-362 846,-362 852,-362 858,-368 858,-374 858,-374 858,-386 858,-386 858,-392 852,-398 846,-398"/>
<text text-anchor="middle" x="831" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M819.39,-361.96C809.17,-347.86 793.25,-327.94 776,-314 724.4,-272.31 655.69,-238.46 609.1,-218.09"/>
<polygon fill="black" stroke="black" points="610.36,-214.83 599.79,-214.08 607.59,-221.25 610.36,-214.83"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M671,-398C671,-398 641,-398 641,-398 635,-398 629,-392 629,-386 629,-386 629,-374 629,-374 629,-368 635,-362 641,-362 641,-362 671,-362 671,-362 677,-362 683,-368 683,-374 683,-374 683,-386 683,-386 683,-392 677,-398 671,-398"/>
<text text-anchor="middle" x="656" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M646.69,-361.88C629.29,-329.9 591.77,-260.93 571.2,-223.11"/>
<polygon fill="black" stroke="black" points="574.21,-221.32 566.36,-214.21 568.06,-224.67 574.21,-221.32"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M576.5,-398C576.5,-398 505.5,-398 505.5,-398 499.5,-398 493.5,-392 493.5,-386 493.5,-386 493.5,-374 493.5,-374 493.5,-368 499.5,-362 505.5,-362 505.5,-362 576.5,-362 576.5,-362 582.5,-362 588.5,-368 588.5,-374 588.5,-374 588.5,-386 588.5,-386 588.5,-392 582.5,-398 576.5,-398"/>
<text text-anchor="middle" x="541" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M542.51,-361.88C545.28,-330.31 551.23,-262.67 554.58,-224.57"/>
<polygon fill="black" stroke="black" points="558.1,-224.48 555.49,-214.21 551.12,-223.86 558.1,-224.48"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-398C463.5,-398 388.5,-398 388.5,-398 382.5,-398 376.5,-392 376.5,-386 376.5,-386 376.5,-374 376.5,-374 376.5,-368 382.5,-362 388.5,-362 388.5,-362 463.5,-362 463.5,-362 469.5,-362 475.5,-368 475.5,-374 475.5,-374 475.5,-386 475.5,-386 475.5,-392 469.5,-398 463.5,-398"/>
<text text-anchor="middle" x="426" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M473,-214C473,-214 379,-214 379,-214 373,-214 367,-208 367,-202 367,-202 367,-190 367,-190 367,-184 373,-178 379,-178 379,-178 473,-178 473,-178 479,-178 485,-184 485,-190 485,-190 485,-202 485,-202 485,-208 479,-214 473,-214"/>
<text text-anchor="middle" x="426" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M426,-351.54C426,-313.49 426,-245.85 426,-214.21"/>
<polygon fill="black" stroke="black" points="422.5,-351.88 426,-361.88 429.5,-351.88 422.5,-351.88"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M346,-398C346,-398 316,-398 316,-398 310,-398 304,-392 304,-386 304,-386 304,-374 304,-374 304,-368 310,-362 316,-362 316,-362 346,-362 346,-362 352,-362 358,-368 358,-374 358,-374 358,-386 358,-386 358,-392 352,-398 346,-398"/>
<text text-anchor="middle" x="331" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M344.58,-352.99C364.28,-315.23 400.29,-246.25 417.02,-214.21"/>
<polygon fill="black" stroke="black" points="341.46,-351.39 339.94,-361.88 347.67,-354.63 341.46,-351.39"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-398C236,-398 206,-398 206,-398 200,-398 194,-392 194,-386 194,-386 194,-374 194,-374 194,-368 200,-362 206,-362 206,-362 236,-362 236,-362 242,-362 248,-368 248,-374 248,-374 248,-386 248,-386 248,-392 242,-398 236,-398"/>
<text text-anchor="middle" x="221" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M240.84,-354.39C253.81,-340.11 272.01,-323.19 292,-314 318.85,-301.66 333.07,-321.87 358,-306 392.06,-284.32 411.95,-238.81 420.68,-214"/>
<polygon fill="black" stroke="black" points="238.15,-352.15 234.19,-361.98 243.41,-356.76 238.15,-352.15"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M703,-84C703,-84 647,-84 647,-84 641,-84 635,-78 635,-72 635,-72 635,-60 635,-60 635,-54 641,-48 647,-48 647,-48 703,-48 703,-48 709,-48 715,-54 715,-60 715,-60 715,-72 715,-72 715,-78 709,-84 703,-84"/>
<text text-anchor="middle" x="675" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M579.7,-170.37C602.95,-145.16 638.49,-106.6 658.96,-84.4"/>
<polygon fill="black" stroke="black" points="577.12,-168.01 572.91,-177.74 582.27,-172.76 577.12,-168.01"/>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M897,-84C897,-84 841,-84 841,-84 835,-84 829,-78 829,-72 829,-72 829,-60 829,-60 829,-54 835,-48 841,-48 841,-48 897,-48 897,-48 903,-48 909,-54 909,-60 909,-60 909,-72 909,-72 909,-78 903,-84 897,-84"/>
<text text-anchor="middle" x="869" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M621.21,-190.22C676.7,-183.59 757.17,-167.75 817,-130 835.23,-118.5 850.14,-98.44 859.25,-84.05"/>
<polygon fill="black" stroke="black" points="620.7,-186.76 611.15,-191.36 621.48,-193.72 620.7,-186.76"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M336.5,-214C336.5,-214 303.5,-214 303.5,-214 297.5,-214 291.5,-208 291.5,-202 291.5,-202 291.5,-190 291.5,-190 291.5,-184 297.5,-178 303.5,-178 303.5,-178 336.5,-178 336.5,-178 342.5,-178 348.5,-184 348.5,-190 348.5,-190 348.5,-202 348.5,-202 348.5,-208 342.5,-214 336.5,-214"/>
<text text-anchor="middle" x="320" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M341,-84C341,-84 311,-84 311,-84 305,-84 299,-78 299,-72 299,-72 299,-60 299,-60 299,-54 305,-48 311,-48 311,-48 341,-48 341,-48 347,-48 353,-54 353,-60 353,-60 353,-72 353,-72 353,-78 347,-84 341,-84"/>
<text text-anchor="middle" x="326" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M320.81,-177.74C321.81,-156.36 323.53,-119.69 324.71,-94.44"/>
<polygon fill="black" stroke="black" points="328.21,-94.55 325.18,-84.4 321.22,-94.22 328.21,-94.55"/>
</g>
</g>
</svg>
