<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sun Oct 19 21:50:06 2014</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.3 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>329390</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD></TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a200t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg676</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>2db309cd030359bc8dc0549a8b5b5fd5</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>4c84713f51b24679afefafd5266e6358</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 7 , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Service Pack 1  (build 7601)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>AMD FX(tm)-8320 Eight-Core Processor           </TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>4420 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=1</TD>
   <TD>constraintsetcount=0</TD>
   <TD>designmode=GateLvl</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=[unknown]</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=[unknown]</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=0</TD>
   <TD>totalimplruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=3</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=427</TD>
    <TD>fdce=4948</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=346</TD>
    <TD>fdre=3406</TD>
    <TD>fdse=122</TD>
    <TD>fifo36e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=155</TD>
    <TD>gtpe2_channel=4</TD>
    <TD>gtpe2_common=1</TD>
    <TD>ibuf=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=10</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>iddr=9</TD>
    <TD>idelayctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=9</TD>
    <TD>ldpe=1</TD>
    <TD>lut1=1337</TD>
    <TD>lut2=1566</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=726</TD>
    <TD>lut4=1278</TD>
    <TD>lut5=1052</TD>
    <TD>lut6=3471</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=73</TD>
    <TD>obuf=18</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=65</TD>
    <TD>srl16e=401</TD>
    <TD>vcc=173</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=3</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=427</TD>
    <TD>fdce=4948</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=346</TD>
    <TD>fdre=3406</TD>
    <TD>fdse=122</TD>
    <TD>fifo36e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=155</TD>
    <TD>gtpe2_channel=4</TD>
    <TD>gtpe2_common=1</TD>
    <TD>ibuf=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=10</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>iddr=9</TD>
    <TD>idelayctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=9</TD>
    <TD>ldpe=1</TD>
    <TD>lut1=1337</TD>
    <TD>lut2=1566</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=726</TD>
    <TD>lut4=1278</TD>
    <TD>lut5=1052</TD>
    <TD>lut6=3471</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=73</TD>
    <TD>obuf=18</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=65</TD>
    <TD>srl16e=401</TD>
    <TD>vcc=173</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=6436</TD>
    <TD>ff=7284</TD>
    <TD>bram36=66</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=30</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=4</TD>
    <TD>pll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=0</TD>
    <TD>nets=20041</TD>
    <TD>movable_instances=15614</TD>
    <TD>pins=103496</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=0</TD>
    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=175.302000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=7283</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=310</TD>
    <TD>bram_ports_augmented=57</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=130</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v11_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.3</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=11.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=15</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=64</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=64</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=1</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=1</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=1</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=8kx4</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=1</TD>
    <TD>c_prog_full_thresh_assert_val=32765</TD>
    <TD>c_prog_full_thresh_negate_val=32764</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=15</TD>
    <TD>c_rd_depth=32768</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=15</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=15</TD>
    <TD>c_wr_depth=32768</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=15</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axis_tdata=0</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v11_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.3</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=11.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=9</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=72</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=72</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=0</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=6</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=4</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=128</TD>
    <TD>c_prog_full_thresh_negate_val=127</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=9</TD>
    <TD>c_rd_depth=512</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=9</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=9</TD>
    <TD>c_wr_depth=512</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=9</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axis_tdata=0</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v11_0/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=3</TD>
    <TD>x_ipproduct=Vivado 2013.3</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=11.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=4</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=128</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=128</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=1</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=3</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=1</TD>
    <TD>c_prog_full_thresh_assert_val=12</TD>
    <TD>c_prog_full_thresh_negate_val=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=4</TD>
    <TD>c_rd_depth=16</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=4</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=4</TD>
    <TD>c_wr_depth=16</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=4</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axis_tdata=0</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7a200tfbg676-2</TD>
    <TD>package=fbg676</TD>
    <TD>speedgrade=-2</TD>
    <TD>version=2013.3</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=nt64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=100</TD>
    <TD>pct_inputs_defined=9</TD>
    <TD>user_junc_temp=27.4 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.869546</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=3.4 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=4.7 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=27.4 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>on-chip_power=1.269089</TD>
    <TD>dynamic=1.096163</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=1.9</TD>
    <TD>thetasa=3.4 (C/W)</TD>
    <TD>thetajb=4.7 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.095943</TD>
    <TD>logic=0.023359</TD>
    <TD>signals=0.056766</TD>
    <TD>bram=0.041412</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.106817</TD>
    <TD>pcie=0.058000</TD>
    <TD>i/o=0.037735</TD>
    <TD>gtp=0.676130</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.172926</TD>
    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=0.394272</TD>
    <TD>vccint_dynamic_current=0.360973</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_static_current=0.033299</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.103374</TD>
    <TD>vccaux_dynamic_current=0.072630</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_static_current=0.030744</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.008029</TD>
    <TD>vcco33_dynamic_current=0.003029</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_static_current=0.005000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.005000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_static_current=0.005000</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.005000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_static_current=0.005000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_static_current=0.000000</TD>
    <TD>vccaux_io_voltage=0.000000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.004517</TD>
    <TD>vccbram_dynamic_current=0.003131</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_static_current=0.001386</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=0.299679</TD>
    <TD>mgtavcc_dynamic_current=0.296850</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.002829</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.250460</TD>
    <TD>mgtavtt_dynamic_current=0.245400</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.005060</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_static_current=0.020000</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=6280</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=133800</TD>
    <TD>slice_luts_util_percentage=4.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=6114</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=133800</TD>
    <TD>lut_as_logic_util_percentage=4.56</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=166</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=46200</TD>
    <TD>lut_as_memory_util_percentage=0.35</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=166</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=7284</TD>
    <TD>slice_registers_loced=0</TD>
    <TD>slice_registers_available=267600</TD>
    <TD>slice_registers_util_percentage=2.72</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=7283</TD>
    <TD>register_as_flip_flop_loced=0</TD>
    <TD>register_as_flip_flop_available=267600</TD>
    <TD>register_as_flip_flop_util_percentage=2.72</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=1</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=267600</TD>
    <TD>register_as_latch_util_percentage=&lt;0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=73</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=66900</TD>
    <TD>f7_muxes_util_percentage=0.10</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=33450</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=2481</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=33450</TD>
    <TD>slice_util_percentage=7.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=6114</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=133800</TD>
    <TD>lut_as_logic_util_percentage=4.56</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=3</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=5104</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1007</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=166</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=46200</TD>
    <TD>lut_as_memory_util_percentage=0.35</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_used=166</TD>
    <TD>lut_as_shift_register_loced=0</TD>
    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=22</TD>
    <TD>using_o6_output_only_loced=</TD>
    <TD>using_o5_and_o6_used=144</TD>
    <TD>using_o5_and_o6_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=7764</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
    <TD>lut_flip_flop_pairs_available=133800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=5.80</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_used=4336</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
    <TD>lut_ff_pairs_with_unused_lut_used=1487</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_flip_flop_used=1941</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
    <TD>unique_control_sets_used=111</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=324(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=66</TD>
    <TD>block_ram_tile_loced=0</TD>
    <TD>block_ram_tile_available=365</TD>
    <TD>block_ram_tile_util_percentage=18.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=66</TD>
    <TD>ramb36_fifo*_loced=8</TD>
    <TD>ramb36_fifo*_available=365</TD>
    <TD>ramb36_fifo*_util_percentage=18.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo36e1_only_used=1</TD>
    <TD>ramb36e1_only_used=65</TD>
    <TD>ramb18_used=0</TD>
    <TD>ramb18_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=730</TD>
    <TD>ramb18_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=740</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_and_gtx</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bonded_iob_used=30</TD>
    <TD>bonded_iob_loced=30</TD>
    <TD>bonded_iob_available=400</TD>
    <TD>bonded_iob_util_percentage=7.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_master_pads_used=15</TD>
    <TD>iob_master_pads_loced=</TD>
    <TD>iob_slave_pads_used=14</TD>
    <TD>iob_slave_pads_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_ipads_used=10</TD>
    <TD>bonded_ipads_loced=10</TD>
    <TD>bonded_ipads_available=26</TD>
    <TD>bonded_ipads_util_percentage=38.46</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_opads_used=8</TD>
    <TD>bonded_opads_loced=8</TD>
    <TD>bonded_opads_available=16</TD>
    <TD>bonded_opads_util_percentage=50.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufgds_used=0</TD>
    <TD>ibufgds_loced=0</TD>
    <TD>ibufgds_available=384</TD>
    <TD>ibufgds_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_used=1</TD>
    <TD>idelayctrl_loced=0</TD>
    <TD>idelayctrl_available=10</TD>
    <TD>idelayctrl_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=0</TD>
    <TD>in_fifo_loced=0</TD>
    <TD>in_fifo_available=40</TD>
    <TD>in_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=0</TD>
    <TD>out_fifo_loced=0</TD>
    <TD>out_fifo_available=40</TD>
    <TD>out_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=0</TD>
    <TD>phaser_ref_loced=0</TD>
    <TD>phaser_ref_available=10</TD>
    <TD>phaser_ref_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_used=0</TD>
    <TD>phy_control_loced=0</TD>
    <TD>phy_control_available=10</TD>
    <TD>phy_control_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phaser_out_phy_used=0</TD>
    <TD>phaser_out_phaser_out_phy_loced=0</TD>
    <TD>phaser_out_phaser_out_phy_available=40</TD>
    <TD>phaser_out_phaser_out_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phaser_in_phy_used=0</TD>
    <TD>phaser_in_phaser_in_phy_loced=0</TD>
    <TD>phaser_in_phaser_in_phy_available=40</TD>
    <TD>phaser_in_phaser_in_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_idelaye2_finedelay_used=8</TD>
    <TD>idelaye2_idelaye2_finedelay_loced=8</TD>
    <TD>idelaye2_idelaye2_finedelay_available=500</TD>
    <TD>idelaye2_idelaye2_finedelay_util_percentage=1.60</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_only_used=8</TD>
    <TD>idelaye2_only_loced=8</TD>
    <TD>odelaye2_odelaye2_finedelay_used=0</TD>
    <TD>odelaye2_odelaye2_finedelay_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>odelaye2_odelaye2_finedelay_available=0</TD>
    <TD>odelaye2_odelaye2_finedelay_util_percentage=0.00</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_loced=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_available=8</TD>
    <TD>ibufds_gte2_util_percentage=12.50</TD>
    <TD>ilogic_used=8</TD>
    <TD>ilogic_loced=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ilogic_available=400</TD>
    <TD>ilogic_util_percentage=2.00</TD>
    <TD>iff_iddr_register_used=8</TD>
    <TD>iff_iddr_register_loced=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ologic_used=0</TD>
    <TD>ologic_loced=0</TD>
    <TD>ologic_available=400</TD>
    <TD>ologic_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_loced=1</TD>
    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=10.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_loced=0</TD>
    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=120</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_loced=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_loced=1</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=100.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_loced=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdce_used=4510</TD>
    <TD>lut6_used=2958</TD>
    <TD>fdre_used=2332</TD>
    <TD>lut2_used=1256</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=1155</TD>
    <TD>lut5_used=834</TD>
    <TD>lut3_used=669</TD>
    <TD>fdpe_used=339</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=334</TD>
    <TD>srl16e_used=310</TD>
    <TD>lut1_used=249</TD>
    <TD>fdse_used=102</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=73</TD>
    <TD>ramb36e1_used=65</TD>
    <TD>obuf_used=18</TD>
    <TD>ibuf_used=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_used=9</TD>
    <TD>idelaye2_used=8</TD>
    <TD>iddr_used=8</TD>
    <TD>gtpe2_channel_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_used=3</TD>
    <TD>pcie_2_1_used=1</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>ldpe_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_used=1</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>gtpe2_common_used=1</TD>
    <TD>fifo36e1_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgctrl_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvcmos12=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos33=1</TD>
    <TD>diff_hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_hstl_ii_18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>sstl135_r=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>tmds_33=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>lvds_25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvttl=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>mini_lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>blvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=6642</TD>
    <TD>ff=7284</TD>
    <TD>bram36=66</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=30</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=4</TD>
    <TD>pll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=0</TD>
    <TD>nets=19976</TD>
    <TD>movable_instances=15549</TD>
    <TD>pins=103431</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=7</TD>
    <TD>effort=2</TD>
    <TD>threads=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>congestion_level=0</TD>
    <TD>router_runtime=143.356000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
