arbiter.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-pcie/rtl/arbiter.v,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_adapter.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-axis/rtl/axis_adapter.v,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_arb_mux.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-pcie/rtl/axis_arb_mux.v,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_async_fifo.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-axis/rtl/axis_async_fifo.v,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_fifo.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-axis/rtl/axis_fifo.v,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_register.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-axis/rtl/axis_register.v,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_7x_0_pipe_clock.v,verilog,xil_defaultlib,../../pcie/pcie_datalink_layer/example/imports/pcie_7x_0_pipe_clock.v,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_dllp_crc8.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/crc/pcie_dllp_crc8.v,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_top_kc705.v,verilog,xil_defaultlib,../../pcie/pcie_datalink_layer/example/pcie_top_kc705.v,incdir="../../../../copy-pcie/src/pcie_cfg"
pipe_wrapper.v,verilog,xil_defaultlib,../../pcie/copy-pcie/example/pcie_pipe_wrapper/pipe_wrapper.v,incdir="../../../../copy-pcie/src/pcie_cfg"
priority_encoder.v,verilog,xil_defaultlib,../../pcie/copy-pcie/src/verilog-pcie/rtl/priority_encoder.v,incdir="../../../../copy-pcie/src/pcie_cfg"
xilinx_pcie_mmcm.v,verilog,xil_defaultlib,../../pcie/copy-pcie/example/pcie_pipe_wrapper/xilinx_pcie_mmcm.v,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_datalink_pkg.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/packages/pcie_datalink_pkg.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_retry_fifo.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/axis_retry_fifo.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_tlp_pkg.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/packages/pcie_tlp_pkg.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
axis_user_demux.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/axis_user_demux.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_phy_pkg.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/packages/pcie_phy_pkg.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
block_alignment.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/block_alignment.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
byte_scramble.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/scrambler/byte_scramble.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
data_handler.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/data_handler.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
dllp2tlp.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/dllp2tlp.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
dllp_fc_update.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/dllp_fc_update.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
dllp_handler.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/dllp_handler.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_config_reg_pkg.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_config_reg_pkg.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
dllp_receive.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/dllp_receive.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
dllp_transmit.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/dllp_transmit.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
frame_symbols.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/frame_symbols.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
gen1_scramble.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/scrambler/gen1_scramble.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
gen3_byte_scramble.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/scrambler/gen3_byte_scramble.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
gen3_scramble.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/scrambler/gen3_scramble.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
lane_management.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/lane_management.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
ordered_set_handler.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/ordered_set_handler.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
os_generator.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/os_generator.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pack_data.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/pack_data.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_cfg_wrapper.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_cfg_wrapper.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_config_decode.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_config_decode.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_config_handler.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_config_handler.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_config_mux.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_config_mux.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_config_reg.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_cfg/pcie_config_reg.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_datalink_crc.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/crc/pcie_datalink_crc.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_datalink_init.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/pcie_datalink_init.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_datalink_layer.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/pcie_datalink_layer.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_flow_ctrl_init.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/pcie_flow_ctrl_init.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_lcrc16.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/crc/pcie_lcrc16.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_lcrc32.sv,systemverilog,xil_defaultlib,../../pcie/pcie_datalink_layer/src/crc/pcie_lcrc32.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_ltssm_downstream.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/ltssm/pcie_ltssm_downstream.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_phy_top.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/pcie_phy_top.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
phy_receive.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/phy_receive.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
phy_transmit.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/pcie_phy_core/phy_transmit.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
retry_management.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/retry_management.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
retry_transmit.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/retry_transmit.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
scrambler.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/scrambler/scrambler.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
tlp2dllp.sv,systemverilog,xil_defaultlib,../../pcie/copy-pcie/src/dllp/tlp2dllp.sv,incdir="../../../../copy-pcie/src/pcie_cfg"
EP_MEM.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/EP_MEM.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO_EP.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO_EP_MEM_ACCESS.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP_MEM_ACCESS.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO_RX_ENGINE.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_RX_ENGINE.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO_TO_CTRL.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TO_CTRL.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
PIO_TX_ENGINE.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TX_ENGINE.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
test_interface.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/test_interface.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pci_exp_usrapp_cfg.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_cfg.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pci_exp_usrapp_pl.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_pl.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pci_exp_usrapp_rx.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_rx.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pci_exp_usrapp_tx.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_2_1_rport_7x.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_app_7x.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_app_7x.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
pcie_axi_trn_bridge.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_axi_trn_bridge.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
sys_clk_gen.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
sys_clk_gen_ds.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen_ds.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
tests.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/tests.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
xilinx_pcie_2_1_rport_7x.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_rport_7x.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
board.vhd,vhdl,xil_defaultlib,../../pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/board.vhd,incdir="../../../../copy-pcie/src/pcie_cfg"
glbl.v,Verilog,xil_defaultlib,glbl.v
