###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:29:02 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.619
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.113
  Arrival Time                  1.000
  Slack Time                   -1.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.113 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.113 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.885 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.646 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.482 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.237 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.023 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.196 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.483 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[28] | CLK ^        | DFFSR   | 0.221 | 0.023 |   1.619 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[30] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[30] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.619
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.113
  Arrival Time                  1.000
  Slack Time                   -1.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.113 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.113 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.885 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.646 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.482 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.237 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.023 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.196 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.483 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[30] | CLK ^        | DFFSR   | 0.221 | 0.023 |   1.619 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.619
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.113
  Arrival Time                  1.000
  Slack Time                   -1.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.113 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.113 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.885 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.645 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.481 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.237 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.022 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.197 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.484 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[24] | CLK ^        | DFFSR   | 0.221 | 0.022 |   1.619 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[32] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[32] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.618
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.112
  Arrival Time                  1.000
  Slack Time                   -1.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.112 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[32] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.112 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.112 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.884 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.644 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.236 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[32] | CLK ^        | DFFSR   | 0.220 | 0.022 |   1.618 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.617
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.111
  Arrival Time                  1.000
  Slack Time                   -1.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.111 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.111 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.111 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.883 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.644 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.235 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] | CLK ^        | DFFSR   | 0.220 | 0.021 |   1.617 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[29] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[29] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.617
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.111
  Arrival Time                  1.000
  Slack Time                   -1.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.111 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.111 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.111 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.883 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.644 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.235 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[29] | CLK ^        | DFFSR   | 0.220 | 0.021 |   1.617 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.615
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.109
  Arrival Time                  1.000
  Slack Time                   -1.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.109 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.109 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.109 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.881 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.641 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.018 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.201 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[26] | CLK ^        | DFFSR   | 0.220 | 0.019 |   1.615 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[31] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[31] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.615
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.109
  Arrival Time                  1.000
  Slack Time                   -1.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.109 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.109 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.109 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.881 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.641 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.018 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.201 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[31] | CLK ^        | DFFSR   | 0.220 | 0.019 |   1.615 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[27] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[27] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.615
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.109
  Arrival Time                  1.000
  Slack Time                   -1.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.109 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.109 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.109 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.881 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.641 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.018 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.201 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[27] | CLK ^        | DFFSR   | 0.220 | 0.019 |   1.615 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.614
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.108
  Arrival Time                  1.000
  Slack Time                   -1.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.108 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.108 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.880 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.640 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.232 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.484 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] | CLK ^        | DFFSR   | 0.221 | 0.022 |   1.614 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[0] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.613
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.108
  Arrival Time                  1.000
  Slack Time                   -1.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.108 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.108 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.880 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.583 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.343 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.116 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.048 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.209 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.613 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[3] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.108
  Arrival Time                  1.000
  Slack Time                   -1.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.108 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.108 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.880 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.583 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.343 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.116 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.048 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.209 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.612 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[4] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.613
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.583 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.343 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.115 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.048 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.209 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.613 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin40_d_
reg[18] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.640 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.476 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.023 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.204 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.491 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] | CLK ^        | DFFSR   | 0.224 | 0.014 |   1.612 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[0] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.582 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.343 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.115 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.049 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.209 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.612 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.613
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.640 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.476 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] | CLK ^        | DFFSR   | 0.221 | 0.021 |   1.613 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin40_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.640 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.476 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.023 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.204 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.491 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] | CLK ^        | DFFSR   | 0.224 | 0.014 |   1.611 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[25] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[25] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.614
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.016 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.203 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.490 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[25] | CLK ^        | DFFSR   | 0.219 | 0.017 |   1.614 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin24_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.023 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.204 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.491 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] | CLK ^        | DFFSR   | 0.224 | 0.013 |   1.611 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin24_d_
reg[8] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.107
  Arrival Time                  1.000
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.107 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.107 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I31                  | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.023 | 
     | tx_core/tx_crc/crcpkt1/U391              | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.204 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.491 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] | CLK ^        | DFFSR   | 0.224 | 0.013 |   1.611 |    0.504 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[29] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.016 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.203 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] | CLK ^        | DFFSR   | 0.221 | 0.021 |   1.612 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.231 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.016 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.203 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] | CLK ^        | DFFSR   | 0.221 | 0.020 |   1.612 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin64_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.616
+ Removal                       0.240
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.016 | 
     | tx_core/tx_crc/crcpkt2/U386               | A ^ -> Y ^   | BUFX2   | 0.257 | 0.232 |   1.322 |    0.216 | 
     | tx_core/tx_crc/crcpkt2/n322__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.272 |   1.595 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] | CLK ^        | DFFSR   | 0.212 | 0.022 |   1.616 |    0.510 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[16] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.022 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.205 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.492 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] | CLK ^        | DFFSR   | 0.224 | 0.013 |   1.610 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.022 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.205 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.492 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[15] | CLK ^        | DFFSR   | 0.224 | 0.012 |   1.610 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_
reg[19] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[19] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.022 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.205 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.492 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[19] | CLK ^        | DFFSR   | 0.224 | 0.012 |   1.610 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin64_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.616
+ Removal                       0.240
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U386               | A ^ -> Y ^   | BUFX2   | 0.257 | 0.232 |   1.322 |    0.217 | 
     | tx_core/tx_crc/crcpkt2/n322__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.272 |   1.595 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] | CLK ^        | DFFSR   | 0.212 | 0.021 |   1.616 |    0.510 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[27] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.106
  Arrival Time                  1.000
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.106 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.106 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.204 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] | CLK ^        | DFFSR   | 0.221 | 0.020 |   1.611 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[18] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[18] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.021 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.206 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.492 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[18] | CLK ^        | DFFSR   | 0.224 | 0.012 |   1.610 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[2] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.581 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.113 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.050 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.211 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.471 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] | CLK ^        | DFFSR   | 0.223 | 0.034 |   1.610 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_
reg[17] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[17] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[17] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.638 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.230 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.021 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.206 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.492 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[17] | CLK ^        | DFFSR   | 0.224 | 0.012 |   1.610 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[1] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.580 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.113 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.051 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.211 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.471 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] | CLK ^        | DFFSR   | 0.223 | 0.034 |   1.610 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[25] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.229 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.204 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.287 |   1.596 |    0.491 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] | CLK ^        | DFFSR   | 0.218 | 0.016 |   1.612 |    0.507 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin tx_core/dma_reg_tx/\clink_ptr_reg[l_
reg][15][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_data][last_
bvalid][7] /R (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                           
(^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.625
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_ | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     | data][last_bvalid][7]                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.385 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.163 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.033 | 
     | tx_core/dma_reg_tx/U1605                           | A ^ -> Y ^   | BUFX2   | 0.094 | 0.136 |   1.207 |    0.103 | 
     | tx_core/dma_reg_tx/U1395                           | A ^ -> Y ^   | BUFX2   | 0.117 | 0.155 |   1.363 |    0.258 | 
     | tx_core/dma_reg_tx/n3592__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.235 |   1.598 |    0.493 | 
     | tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_ | CLK ^        | DFFSR   | 0.191 | 0.027 |   1.625 |    0.520 | 
     | data][last_bvalid][7]                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[19] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[19] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.229 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.021 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.206 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[19] | CLK ^        | DFFSR   | 0.224 | 0.011 |   1.609 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[17] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[17] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[17] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.474 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.229 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.021 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.206 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[17] | CLK ^        | DFFSR   | 0.224 | 0.011 |   1.609 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin16_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.229 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.014 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.205 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.487 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.610 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin tx_core/dma_reg_tx/\clink_ptr_reg[l_
reg][15][ctrl_data][frag_length][0] /CLK 
Endpoint:   tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_data][frag_
length][0] /R (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                           
(^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.624
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_ | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     | data][frag_length][0]                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.384 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.163 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.032 | 
     | tx_core/dma_reg_tx/U1605                           | A ^ -> Y ^   | BUFX2   | 0.094 | 0.136 |   1.207 |    0.103 | 
     | tx_core/dma_reg_tx/U1395                           | A ^ -> Y ^   | BUFX2   | 0.117 | 0.155 |   1.363 |    0.259 | 
     | tx_core/dma_reg_tx/n3592__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.235 |   1.598 |    0.493 | 
     | tx_core/dma_reg_tx/\clink_ptr_reg[l_reg][15][ctrl_ | CLK ^        | DFFSR   | 0.191 | 0.026 |   1.624 |    0.520 | 
     | data][frag_length][0]                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.228 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.020 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.207 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.494 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[15] | CLK ^        | DFFSR   | 0.224 | 0.011 |   1.609 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin40_d_
reg[17] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin40_d_reg[17] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[17] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.637 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.228 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.020 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.207 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.494 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[17] | CLK ^        | DFFSR   | 0.224 | 0.011 |   1.609 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[1] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.579 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.340 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.112 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.052 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.212 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.472 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] | CLK ^        | DFFSR   | 0.223 | 0.033 |   1.609 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin32_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.228 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.014 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.205 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.610 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_
reg[18] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[18] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.608
+ Removal                       0.246
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.228 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.208 |   1.084 |   -0.020 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.222 | 0.227 |   1.311 |    0.207 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.287 |   1.598 |    0.494 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[18] | CLK ^        | DFFSR   | 0.224 | 0.010 |   1.608 |    0.504 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin16_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.164 |   0.631 |   -0.472 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.244 |   0.876 |   -0.228 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.214 |   1.090 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.207 | 0.219 |   1.309 |    0.206 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.282 |   1.592 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.609 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[5] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -0.398 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |   -0.149 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    0.058 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.137 | 0.179 |   1.341 |    0.238 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.247 |   1.588 |    0.485 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[5] | CLK ^        | DFFSR   | 0.215 | 0.024 |   1.612 |    0.509 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[6] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[6] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[6] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -0.398 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |   -0.149 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    0.058 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.137 | 0.179 |   1.341 |    0.238 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.247 |   1.588 |    0.485 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[6] | CLK ^        | DFFSR   | 0.215 | 0.024 |   1.612 |    0.509 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[3] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.242
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -0.398 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |   -0.149 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    0.058 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.137 | 0.179 |   1.341 |    0.238 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.247 |   1.588 |    0.485 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[3] | CLK ^        | DFFSR   | 0.215 | 0.024 |   1.612 |    0.508 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[4] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.875 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -0.398 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |   -0.149 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    0.059 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.137 | 0.179 |   1.341 |    0.238 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.247 |   1.588 |    0.485 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[4] | CLK ^        | DFFSR   | 0.215 | 0.024 |   1.612 |    0.509 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[2] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.608
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.875 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.578 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |   -0.339 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.228 |   0.992 |   -0.111 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.055 | 0.164 |   1.156 |    0.053 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.161 |   1.316 |    0.213 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.216 | 0.260 |   1.576 |    0.473 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] | CLK ^        | DFFSR   | 0.223 | 0.032 |   1.608 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[2] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.612
+ Removal                       0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.875 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -0.398 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |   -0.148 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    0.059 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.137 | 0.179 |   1.341 |    0.238 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.204 | 0.247 |   1.588 |    0.485 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[2] | CLK ^        | DFFSR   | 0.215 | 0.023 |   1.612 |    0.509 | 
     +------------------------------------------------------------------------------------------------------+ 

