Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Reg_File.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Reg_File.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Reg_File"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Reg_File
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\ComponentsPackage.vhd" into library work
Parsing package <ComponentsPackage>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\muxRegFile32x1.vhd" into library work
Parsing entity <muxRegFile32x1>.
Parsing architecture <Behavioral> of entity <muxregfile32x1>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\GenericReg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd" into library work
Parsing entity <Decoder32>.
Parsing architecture <Behavioral> of entity <decoder32>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Reg_File.vhd" into library work
Parsing entity <Reg_File>.
Parsing architecture <Behavioral> of entity <reg_file>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Reg_File> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <muxRegFile32x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder32> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd" Line 25: i should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd" Line 28: i should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Reg_File>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Reg_File.vhd".
WARNING:Xst:647 - Input <write_ena> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Reg_File> synthesized.

Synthesizing Unit <reg>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\GenericReg.vhd".
        n = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_7_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reg> synthesized.

Synthesizing Unit <muxRegFile32x1>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\muxRegFile32x1.vhd".
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[31]_MUX_64_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[30]_MUX_96_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[29]_MUX_128_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[28]_MUX_160_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[27]_MUX_192_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[26]_MUX_224_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[25]_MUX_256_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[24]_MUX_288_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[23]_MUX_320_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[22]_MUX_352_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[21]_MUX_384_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[20]_MUX_416_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[19]_MUX_448_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[18]_MUX_480_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[17]_MUX_512_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[16]_MUX_544_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[15]_MUX_576_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[14]_MUX_608_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[13]_MUX_640_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[12]_MUX_672_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[11]_MUX_704_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[10]_MUX_736_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[9]_MUX_768_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[8]_MUX_800_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[7]_MUX_832_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[6]_MUX_864_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[5]_MUX_896_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[4]_MUX_928_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[3]_MUX_960_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[2]_MUX_992_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[1]_MUX_1024_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[0]_MUX_1056_o> created at line 46.
    Found 1-bit tristate buffer for signal <O<31>> created at line 46
    Found 1-bit tristate buffer for signal <O<30>> created at line 46
    Found 1-bit tristate buffer for signal <O<29>> created at line 46
    Found 1-bit tristate buffer for signal <O<28>> created at line 46
    Found 1-bit tristate buffer for signal <O<27>> created at line 46
    Found 1-bit tristate buffer for signal <O<26>> created at line 46
    Found 1-bit tristate buffer for signal <O<25>> created at line 46
    Found 1-bit tristate buffer for signal <O<24>> created at line 46
    Found 1-bit tristate buffer for signal <O<23>> created at line 46
    Found 1-bit tristate buffer for signal <O<22>> created at line 46
    Found 1-bit tristate buffer for signal <O<21>> created at line 46
    Found 1-bit tristate buffer for signal <O<20>> created at line 46
    Found 1-bit tristate buffer for signal <O<19>> created at line 46
    Found 1-bit tristate buffer for signal <O<18>> created at line 46
    Found 1-bit tristate buffer for signal <O<17>> created at line 46
    Found 1-bit tristate buffer for signal <O<16>> created at line 46
    Found 1-bit tristate buffer for signal <O<15>> created at line 46
    Found 1-bit tristate buffer for signal <O<14>> created at line 46
    Found 1-bit tristate buffer for signal <O<13>> created at line 46
    Found 1-bit tristate buffer for signal <O<12>> created at line 46
    Found 1-bit tristate buffer for signal <O<11>> created at line 46
    Found 1-bit tristate buffer for signal <O<10>> created at line 46
    Found 1-bit tristate buffer for signal <O<9>> created at line 46
    Found 1-bit tristate buffer for signal <O<8>> created at line 46
    Found 1-bit tristate buffer for signal <O<7>> created at line 46
    Found 1-bit tristate buffer for signal <O<6>> created at line 46
    Found 1-bit tristate buffer for signal <O<5>> created at line 46
    Found 1-bit tristate buffer for signal <O<4>> created at line 46
    Found 1-bit tristate buffer for signal <O<3>> created at line 46
    Found 1-bit tristate buffer for signal <O<2>> created at line 46
    Found 1-bit tristate buffer for signal <O<1>> created at line 46
    Found 1-bit tristate buffer for signal <O<0>> created at line 46
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <muxRegFile32x1> synthesized.

Synthesizing Unit <Decoder32>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <O<31>> created at line 22
    Found 1-bit tristate buffer for signal <O<30>> created at line 22
    Found 1-bit tristate buffer for signal <O<29>> created at line 22
    Found 1-bit tristate buffer for signal <O<28>> created at line 22
    Found 1-bit tristate buffer for signal <O<27>> created at line 22
    Found 1-bit tristate buffer for signal <O<26>> created at line 22
    Found 1-bit tristate buffer for signal <O<25>> created at line 22
    Found 1-bit tristate buffer for signal <O<24>> created at line 22
    Found 1-bit tristate buffer for signal <O<23>> created at line 22
    Found 1-bit tristate buffer for signal <O<22>> created at line 22
    Found 1-bit tristate buffer for signal <O<21>> created at line 22
    Found 1-bit tristate buffer for signal <O<20>> created at line 22
    Found 1-bit tristate buffer for signal <O<19>> created at line 22
    Found 1-bit tristate buffer for signal <O<18>> created at line 22
    Found 1-bit tristate buffer for signal <O<17>> created at line 22
    Found 1-bit tristate buffer for signal <O<16>> created at line 22
    Found 1-bit tristate buffer for signal <O<15>> created at line 22
    Found 1-bit tristate buffer for signal <O<14>> created at line 22
    Found 1-bit tristate buffer for signal <O<13>> created at line 22
    Found 1-bit tristate buffer for signal <O<12>> created at line 22
    Found 1-bit tristate buffer for signal <O<11>> created at line 22
    Found 1-bit tristate buffer for signal <O<10>> created at line 22
    Found 1-bit tristate buffer for signal <O<9>> created at line 22
    Found 1-bit tristate buffer for signal <O<8>> created at line 22
    Found 1-bit tristate buffer for signal <O<7>> created at line 22
    Found 1-bit tristate buffer for signal <O<6>> created at line 22
    Found 1-bit tristate buffer for signal <O<5>> created at line 22
    Found 1-bit tristate buffer for signal <O<4>> created at line 22
    Found 1-bit tristate buffer for signal <O<3>> created at line 22
    Found 1-bit tristate buffer for signal <O<2>> created at line 22
    Found 1-bit tristate buffer for signal <O<1>> created at line 22
    Found 1-bit tristate buffer for signal <O<0>> created at line 22
    Summary:
	inferred  32 Tristate(s).
Unit <Decoder32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 32
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 96
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 32
# Tristates                                            : 96
 1-bit tristate buffer                                 : 96
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reg>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 32
 32-bit up counter                                     : 32
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit Decoder32: 32 internal tristates are replaced by logic (pull-up yes): O<0>, O<10>, O<11>, O<12>, O<13>, O<14>, O<15>, O<16>, O<17>, O<18>, O<19>, O<1>, O<20>, O<21>, O<22>, O<23>, O<24>, O<25>, O<26>, O<27>, O<28>, O<29>, O<2>, O<30>, O<31>, O<3>, O<4>, O<5>, O<6>, O<7>, O<8>, O<9>.

Optimizing unit <Reg_File> ...

Optimizing unit <Decoder32> ...
INFO:Xst:2261 - The FF/Latch <reg32/temp_10> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_10> <reg29/temp_10> <reg28/temp_10> <reg30/temp_10> <reg26/temp_10> <reg25/temp_10> <reg27/temp_10> <reg23/temp_10> <reg22/temp_10> <reg24/temp_10> <reg20/temp_10> <reg19/temp_10> <reg21/temp_10> <reg17/temp_10> <reg16/temp_10> <reg18/temp_10> <reg14/temp_10> <reg13/temp_10> <reg15/temp_10> <reg11/temp_10> <reg10/temp_10> <reg12/temp_10> <reg8/temp_10> <reg7/temp_10> <reg9/temp_10> <reg6/temp_10> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_11> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_11> <reg29/temp_11> <reg28/temp_11> <reg30/temp_11> <reg26/temp_11> <reg25/temp_11> <reg27/temp_11> <reg23/temp_11> <reg22/temp_11> <reg24/temp_11> <reg20/temp_11> <reg19/temp_11> <reg21/temp_11> <reg17/temp_11> <reg16/temp_11> <reg18/temp_11> <reg14/temp_11> <reg13/temp_11> <reg15/temp_11> <reg11/temp_11> <reg10/temp_11> <reg12/temp_11> <reg8/temp_11> <reg7/temp_11> <reg9/temp_11> <reg6/temp_11> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_12> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_12> <reg29/temp_12> <reg28/temp_12> <reg30/temp_12> <reg26/temp_12> <reg25/temp_12> <reg27/temp_12> <reg23/temp_12> <reg22/temp_12> <reg24/temp_12> <reg20/temp_12> <reg19/temp_12> <reg21/temp_12> <reg17/temp_12> <reg16/temp_12> <reg18/temp_12> <reg14/temp_12> <reg13/temp_12> <reg15/temp_12> <reg11/temp_12> <reg10/temp_12> <reg12/temp_12> <reg8/temp_12> <reg7/temp_12> <reg9/temp_12> <reg6/temp_12> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_13> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_13> <reg29/temp_13> <reg28/temp_13> <reg30/temp_13> <reg26/temp_13> <reg25/temp_13> <reg27/temp_13> <reg23/temp_13> <reg22/temp_13> <reg24/temp_13> <reg20/temp_13> <reg19/temp_13> <reg21/temp_13> <reg17/temp_13> <reg16/temp_13> <reg18/temp_13> <reg14/temp_13> <reg13/temp_13> <reg15/temp_13> <reg11/temp_13> <reg10/temp_13> <reg12/temp_13> <reg8/temp_13> <reg7/temp_13> <reg9/temp_13> <reg6/temp_13> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_14> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_14> <reg29/temp_14> <reg28/temp_14> <reg30/temp_14> <reg26/temp_14> <reg25/temp_14> <reg27/temp_14> <reg23/temp_14> <reg22/temp_14> <reg24/temp_14> <reg20/temp_14> <reg19/temp_14> <reg21/temp_14> <reg17/temp_14> <reg16/temp_14> <reg18/temp_14> <reg14/temp_14> <reg13/temp_14> <reg15/temp_14> <reg11/temp_14> <reg10/temp_14> <reg12/temp_14> <reg8/temp_14> <reg7/temp_14> <reg9/temp_14> <reg6/temp_14> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_15> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_15> <reg29/temp_15> <reg28/temp_15> <reg30/temp_15> <reg26/temp_15> <reg25/temp_15> <reg27/temp_15> <reg23/temp_15> <reg22/temp_15> <reg24/temp_15> <reg20/temp_15> <reg19/temp_15> <reg21/temp_15> <reg17/temp_15> <reg16/temp_15> <reg18/temp_15> <reg14/temp_15> <reg13/temp_15> <reg15/temp_15> <reg11/temp_15> <reg10/temp_15> <reg12/temp_15> <reg8/temp_15> <reg7/temp_15> <reg9/temp_15> <reg6/temp_15> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_20> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_20> <reg29/temp_20> <reg28/temp_20> <reg30/temp_20> <reg26/temp_20> <reg25/temp_20> <reg27/temp_20> <reg23/temp_20> <reg22/temp_20> <reg24/temp_20> <reg20/temp_20> <reg19/temp_20> <reg21/temp_20> <reg17/temp_20> <reg16/temp_20> <reg18/temp_20> <reg14/temp_20> <reg13/temp_20> <reg15/temp_20> <reg11/temp_20> <reg10/temp_20> <reg12/temp_20> <reg8/temp_20> <reg7/temp_20> <reg9/temp_20> <reg6/temp_20> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_16> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_16> <reg29/temp_16> <reg28/temp_16> <reg30/temp_16> <reg26/temp_16> <reg25/temp_16> <reg27/temp_16> <reg23/temp_16> <reg22/temp_16> <reg24/temp_16> <reg20/temp_16> <reg19/temp_16> <reg21/temp_16> <reg17/temp_16> <reg16/temp_16> <reg18/temp_16> <reg14/temp_16> <reg13/temp_16> <reg15/temp_16> <reg11/temp_16> <reg10/temp_16> <reg12/temp_16> <reg8/temp_16> <reg7/temp_16> <reg9/temp_16> <reg6/temp_16> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_21> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_21> <reg29/temp_21> <reg28/temp_21> <reg30/temp_21> <reg26/temp_21> <reg25/temp_21> <reg27/temp_21> <reg23/temp_21> <reg22/temp_21> <reg24/temp_21> <reg20/temp_21> <reg19/temp_21> <reg21/temp_21> <reg17/temp_21> <reg16/temp_21> <reg18/temp_21> <reg14/temp_21> <reg13/temp_21> <reg15/temp_21> <reg11/temp_21> <reg10/temp_21> <reg12/temp_21> <reg8/temp_21> <reg7/temp_21> <reg9/temp_21> <reg6/temp_21> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_17> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_17> <reg29/temp_17> <reg28/temp_17> <reg30/temp_17> <reg26/temp_17> <reg25/temp_17> <reg27/temp_17> <reg23/temp_17> <reg22/temp_17> <reg24/temp_17> <reg20/temp_17> <reg19/temp_17> <reg21/temp_17> <reg17/temp_17> <reg16/temp_17> <reg18/temp_17> <reg14/temp_17> <reg13/temp_17> <reg15/temp_17> <reg11/temp_17> <reg10/temp_17> <reg12/temp_17> <reg8/temp_17> <reg7/temp_17> <reg9/temp_17> <reg6/temp_17> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_22> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_22> <reg29/temp_22> <reg28/temp_22> <reg30/temp_22> <reg26/temp_22> <reg25/temp_22> <reg27/temp_22> <reg23/temp_22> <reg22/temp_22> <reg24/temp_22> <reg20/temp_22> <reg19/temp_22> <reg21/temp_22> <reg17/temp_22> <reg16/temp_22> <reg18/temp_22> <reg14/temp_22> <reg13/temp_22> <reg15/temp_22> <reg11/temp_22> <reg10/temp_22> <reg12/temp_22> <reg8/temp_22> <reg7/temp_22> <reg9/temp_22> <reg6/temp_22> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_18> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_18> <reg29/temp_18> <reg28/temp_18> <reg30/temp_18> <reg26/temp_18> <reg25/temp_18> <reg27/temp_18> <reg23/temp_18> <reg22/temp_18> <reg24/temp_18> <reg20/temp_18> <reg19/temp_18> <reg21/temp_18> <reg17/temp_18> <reg16/temp_18> <reg18/temp_18> <reg14/temp_18> <reg13/temp_18> <reg15/temp_18> <reg11/temp_18> <reg10/temp_18> <reg12/temp_18> <reg8/temp_18> <reg7/temp_18> <reg9/temp_18> <reg6/temp_18> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_23> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_23> <reg29/temp_23> <reg28/temp_23> <reg30/temp_23> <reg26/temp_23> <reg25/temp_23> <reg27/temp_23> <reg23/temp_23> <reg22/temp_23> <reg24/temp_23> <reg20/temp_23> <reg19/temp_23> <reg21/temp_23> <reg17/temp_23> <reg16/temp_23> <reg18/temp_23> <reg14/temp_23> <reg13/temp_23> <reg15/temp_23> <reg11/temp_23> <reg10/temp_23> <reg12/temp_23> <reg8/temp_23> <reg7/temp_23> <reg9/temp_23> <reg6/temp_23> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_19> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_19> <reg29/temp_19> <reg28/temp_19> <reg30/temp_19> <reg26/temp_19> <reg25/temp_19> <reg27/temp_19> <reg23/temp_19> <reg22/temp_19> <reg24/temp_19> <reg20/temp_19> <reg19/temp_19> <reg21/temp_19> <reg17/temp_19> <reg16/temp_19> <reg18/temp_19> <reg14/temp_19> <reg13/temp_19> <reg15/temp_19> <reg11/temp_19> <reg10/temp_19> <reg12/temp_19> <reg8/temp_19> <reg7/temp_19> <reg9/temp_19> <reg6/temp_19> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_24> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_24> <reg29/temp_24> <reg28/temp_24> <reg30/temp_24> <reg26/temp_24> <reg25/temp_24> <reg27/temp_24> <reg23/temp_24> <reg22/temp_24> <reg24/temp_24> <reg20/temp_24> <reg19/temp_24> <reg21/temp_24> <reg17/temp_24> <reg16/temp_24> <reg18/temp_24> <reg14/temp_24> <reg13/temp_24> <reg15/temp_24> <reg11/temp_24> <reg10/temp_24> <reg12/temp_24> <reg8/temp_24> <reg7/temp_24> <reg9/temp_24> <reg6/temp_24> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_25> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_25> <reg29/temp_25> <reg28/temp_25> <reg30/temp_25> <reg26/temp_25> <reg25/temp_25> <reg27/temp_25> <reg23/temp_25> <reg22/temp_25> <reg24/temp_25> <reg20/temp_25> <reg19/temp_25> <reg21/temp_25> <reg17/temp_25> <reg16/temp_25> <reg18/temp_25> <reg14/temp_25> <reg13/temp_25> <reg15/temp_25> <reg11/temp_25> <reg10/temp_25> <reg12/temp_25> <reg8/temp_25> <reg7/temp_25> <reg9/temp_25> <reg6/temp_25> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_30> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_30> <reg29/temp_30> <reg28/temp_30> <reg30/temp_30> <reg26/temp_30> <reg25/temp_30> <reg27/temp_30> <reg23/temp_30> <reg22/temp_30> <reg24/temp_30> <reg20/temp_30> <reg19/temp_30> <reg21/temp_30> <reg17/temp_30> <reg16/temp_30> <reg18/temp_30> <reg14/temp_30> <reg13/temp_30> <reg15/temp_30> <reg11/temp_30> <reg10/temp_30> <reg12/temp_30> <reg8/temp_30> <reg7/temp_30> <reg9/temp_30> <reg6/temp_30> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_26> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_26> <reg29/temp_26> <reg28/temp_26> <reg30/temp_26> <reg26/temp_26> <reg25/temp_26> <reg27/temp_26> <reg23/temp_26> <reg22/temp_26> <reg24/temp_26> <reg20/temp_26> <reg19/temp_26> <reg21/temp_26> <reg17/temp_26> <reg16/temp_26> <reg18/temp_26> <reg14/temp_26> <reg13/temp_26> <reg15/temp_26> <reg11/temp_26> <reg10/temp_26> <reg12/temp_26> <reg8/temp_26> <reg7/temp_26> <reg9/temp_26> <reg6/temp_26> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_31> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_31> <reg29/temp_31> <reg28/temp_31> <reg30/temp_31> <reg26/temp_31> <reg25/temp_31> <reg27/temp_31> <reg23/temp_31> <reg22/temp_31> <reg24/temp_31> <reg20/temp_31> <reg19/temp_31> <reg21/temp_31> <reg17/temp_31> <reg16/temp_31> <reg18/temp_31> <reg14/temp_31> <reg13/temp_31> <reg15/temp_31> <reg11/temp_31> <reg10/temp_31> <reg12/temp_31> <reg8/temp_31> <reg7/temp_31> <reg9/temp_31> <reg6/temp_31> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_27> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_27> <reg29/temp_27> <reg28/temp_27> <reg30/temp_27> <reg26/temp_27> <reg25/temp_27> <reg27/temp_27> <reg23/temp_27> <reg22/temp_27> <reg24/temp_27> <reg20/temp_27> <reg19/temp_27> <reg21/temp_27> <reg17/temp_27> <reg16/temp_27> <reg18/temp_27> <reg14/temp_27> <reg13/temp_27> <reg15/temp_27> <reg11/temp_27> <reg10/temp_27> <reg12/temp_27> <reg8/temp_27> <reg7/temp_27> <reg9/temp_27> <reg6/temp_27> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_28> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_28> <reg29/temp_28> <reg28/temp_28> <reg30/temp_28> <reg26/temp_28> <reg25/temp_28> <reg27/temp_28> <reg23/temp_28> <reg22/temp_28> <reg24/temp_28> <reg20/temp_28> <reg19/temp_28> <reg21/temp_28> <reg17/temp_28> <reg16/temp_28> <reg18/temp_28> <reg14/temp_28> <reg13/temp_28> <reg15/temp_28> <reg11/temp_28> <reg10/temp_28> <reg12/temp_28> <reg8/temp_28> <reg7/temp_28> <reg9/temp_28> <reg6/temp_28> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_29> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_29> <reg29/temp_29> <reg28/temp_29> <reg30/temp_29> <reg26/temp_29> <reg25/temp_29> <reg27/temp_29> <reg23/temp_29> <reg22/temp_29> <reg24/temp_29> <reg20/temp_29> <reg19/temp_29> <reg21/temp_29> <reg17/temp_29> <reg16/temp_29> <reg18/temp_29> <reg14/temp_29> <reg13/temp_29> <reg15/temp_29> <reg11/temp_29> <reg10/temp_29> <reg12/temp_29> <reg8/temp_29> <reg7/temp_29> <reg9/temp_29> <reg6/temp_29> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_0> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_0> <reg29/temp_0> <reg28/temp_0> <reg30/temp_0> <reg26/temp_0> <reg25/temp_0> <reg27/temp_0> <reg23/temp_0> <reg22/temp_0> <reg24/temp_0> <reg20/temp_0> <reg19/temp_0> <reg21/temp_0> <reg17/temp_0> <reg16/temp_0> <reg18/temp_0> <reg14/temp_0> <reg13/temp_0> <reg15/temp_0> <reg11/temp_0> <reg10/temp_0> <reg12/temp_0> <reg8/temp_0> <reg7/temp_0> <reg9/temp_0> <reg6/temp_0> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_1> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_1> <reg29/temp_1> <reg28/temp_1> <reg30/temp_1> <reg26/temp_1> <reg25/temp_1> <reg27/temp_1> <reg23/temp_1> <reg22/temp_1> <reg24/temp_1> <reg20/temp_1> <reg19/temp_1> <reg21/temp_1> <reg17/temp_1> <reg16/temp_1> <reg18/temp_1> <reg14/temp_1> <reg13/temp_1> <reg15/temp_1> <reg11/temp_1> <reg10/temp_1> <reg12/temp_1> <reg8/temp_1> <reg7/temp_1> <reg9/temp_1> <reg6/temp_1> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_2> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_2> <reg29/temp_2> <reg28/temp_2> <reg30/temp_2> <reg26/temp_2> <reg25/temp_2> <reg27/temp_2> <reg23/temp_2> <reg22/temp_2> <reg24/temp_2> <reg20/temp_2> <reg19/temp_2> <reg21/temp_2> <reg17/temp_2> <reg16/temp_2> <reg18/temp_2> <reg14/temp_2> <reg13/temp_2> <reg15/temp_2> <reg11/temp_2> <reg10/temp_2> <reg12/temp_2> <reg8/temp_2> <reg7/temp_2> <reg9/temp_2> <reg6/temp_2> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_3> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_3> <reg29/temp_3> <reg28/temp_3> <reg30/temp_3> <reg26/temp_3> <reg25/temp_3> <reg27/temp_3> <reg23/temp_3> <reg22/temp_3> <reg24/temp_3> <reg20/temp_3> <reg19/temp_3> <reg21/temp_3> <reg17/temp_3> <reg16/temp_3> <reg18/temp_3> <reg14/temp_3> <reg13/temp_3> <reg15/temp_3> <reg11/temp_3> <reg10/temp_3> <reg12/temp_3> <reg8/temp_3> <reg7/temp_3> <reg9/temp_3> <reg6/temp_3> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_4> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_4> <reg29/temp_4> <reg28/temp_4> <reg30/temp_4> <reg26/temp_4> <reg25/temp_4> <reg27/temp_4> <reg23/temp_4> <reg22/temp_4> <reg24/temp_4> <reg20/temp_4> <reg19/temp_4> <reg21/temp_4> <reg17/temp_4> <reg16/temp_4> <reg18/temp_4> <reg14/temp_4> <reg13/temp_4> <reg15/temp_4> <reg11/temp_4> <reg10/temp_4> <reg12/temp_4> <reg8/temp_4> <reg7/temp_4> <reg9/temp_4> <reg6/temp_4> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_5> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_5> <reg29/temp_5> <reg28/temp_5> <reg30/temp_5> <reg26/temp_5> <reg25/temp_5> <reg27/temp_5> <reg23/temp_5> <reg22/temp_5> <reg24/temp_5> <reg20/temp_5> <reg19/temp_5> <reg21/temp_5> <reg17/temp_5> <reg16/temp_5> <reg18/temp_5> <reg14/temp_5> <reg13/temp_5> <reg15/temp_5> <reg11/temp_5> <reg10/temp_5> <reg12/temp_5> <reg8/temp_5> <reg7/temp_5> <reg9/temp_5> <reg6/temp_5> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_6> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_6> <reg29/temp_6> <reg28/temp_6> <reg30/temp_6> <reg26/temp_6> <reg25/temp_6> <reg27/temp_6> <reg23/temp_6> <reg22/temp_6> <reg24/temp_6> <reg20/temp_6> <reg19/temp_6> <reg21/temp_6> <reg17/temp_6> <reg16/temp_6> <reg18/temp_6> <reg14/temp_6> <reg13/temp_6> <reg15/temp_6> <reg11/temp_6> <reg10/temp_6> <reg12/temp_6> <reg8/temp_6> <reg7/temp_6> <reg9/temp_6> <reg6/temp_6> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_7> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_7> <reg29/temp_7> <reg28/temp_7> <reg30/temp_7> <reg26/temp_7> <reg25/temp_7> <reg27/temp_7> <reg23/temp_7> <reg22/temp_7> <reg24/temp_7> <reg20/temp_7> <reg19/temp_7> <reg21/temp_7> <reg17/temp_7> <reg16/temp_7> <reg18/temp_7> <reg14/temp_7> <reg13/temp_7> <reg15/temp_7> <reg11/temp_7> <reg10/temp_7> <reg12/temp_7> <reg8/temp_7> <reg7/temp_7> <reg9/temp_7> <reg6/temp_7> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_8> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_8> <reg29/temp_8> <reg28/temp_8> <reg30/temp_8> <reg26/temp_8> <reg25/temp_8> <reg27/temp_8> <reg23/temp_8> <reg22/temp_8> <reg24/temp_8> <reg20/temp_8> <reg19/temp_8> <reg21/temp_8> <reg17/temp_8> <reg16/temp_8> <reg18/temp_8> <reg14/temp_8> <reg13/temp_8> <reg15/temp_8> <reg11/temp_8> <reg10/temp_8> <reg12/temp_8> <reg8/temp_8> <reg7/temp_8> <reg9/temp_8> <reg6/temp_8> 
INFO:Xst:2261 - The FF/Latch <reg32/temp_9> in Unit <Reg_File> is equivalent to the following 26 FFs/Latches, which will be removed : <reg31/temp_9> <reg29/temp_9> <reg28/temp_9> <reg30/temp_9> <reg26/temp_9> <reg25/temp_9> <reg27/temp_9> <reg23/temp_9> <reg22/temp_9> <reg24/temp_9> <reg20/temp_9> <reg19/temp_9> <reg21/temp_9> <reg17/temp_9> <reg16/temp_9> <reg18/temp_9> <reg14/temp_9> <reg13/temp_9> <reg15/temp_9> <reg11/temp_9> <reg10/temp_9> <reg12/temp_9> <reg8/temp_9> <reg7/temp_9> <reg9/temp_9> <reg6/temp_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Reg_File, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 192
 Flip-Flops                                            : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Reg_File.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 775
#      GND                         : 1
#      LUT3                        : 162
#      LUT4                        : 64
#      LUT5                        : 42
#      LUT6                        : 128
#      MUXCY                       : 186
#      XORCY                       : 192
# FlipFlops/Latches                : 192
#      FDRE                        : 192
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 111
#      IBUF                        : 47
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             192  out of  126800     0%  
 Number of Slice LUTs:                  396  out of  63400     0%  
    Number used as Logic:               396  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    396
   Number with an unused Flip Flop:     204  out of    396    51%  
   Number with an unused LUT:             0  out of    396     0%  
   Number of fully used LUT-FF pairs:   192  out of    396    48%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 112  out of    210    53%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 192   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.193ns (Maximum Frequency: 455.955MHz)
   Minimum input arrival time before clock: 2.899ns
   Maximum output required time after clock: 1.912ns
   Maximum combinational path delay: 1.791ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.193ns (frequency: 455.955MHz)
  Total number of paths / destination ports: 3168 / 192
-------------------------------------------------------------------------
Delay:               2.193ns (Levels of Logic = 33)
  Source:            reg32/temp_0 (FF)
  Destination:       reg32/temp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg32/temp_0 to reg32/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.361   0.314  reg32/temp_0 (reg32/temp_0)
     LUT3:I2->O            1   0.097   0.000  reg32/Mcount_temp_lut<0> (reg32/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  reg32/Mcount_temp_cy<0> (reg32/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<1> (reg32/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<2> (reg32/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<3> (reg32/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<4> (reg32/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<5> (reg32/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<6> (reg32/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<7> (reg32/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<8> (reg32/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<9> (reg32/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<10> (reg32/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<11> (reg32/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<12> (reg32/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<13> (reg32/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<14> (reg32/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<15> (reg32/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<16> (reg32/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<17> (reg32/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<18> (reg32/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<19> (reg32/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<20> (reg32/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<21> (reg32/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<22> (reg32/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<23> (reg32/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<24> (reg32/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<25> (reg32/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<26> (reg32/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<27> (reg32/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<28> (reg32/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  reg32/Mcount_temp_cy<29> (reg32/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  reg32/Mcount_temp_cy<30> (reg32/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  reg32/Mcount_temp_xor<31> (reg32/Mcount_temp31)
     FDRE:D                    0.008          reg32/temp_31
    ----------------------------------------
    Total                      2.193ns (1.879ns logic, 0.314ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19744 / 384
-------------------------------------------------------------------------
Offset:              2.899ns (Levels of Logic = 35)
  Source:            write_sel<2> (PAD)
  Destination:       reg32/temp_31 (FF)
  Destination Clock: clk rising

  Data Path: write_sel<2> to reg32/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   0.001   0.792  write_sel_2_IBUF (write_sel_2_IBUF)
     LUT5:I0->O           64   0.097   0.491  dec/O<3>LogicTrst1 (reg4/_n0021_inv)
     LUT3:I1->O            1   0.097   0.000  reg4/Mcount_temp_lut<0> (reg4/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  reg4/Mcount_temp_cy<0> (reg4/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<1> (reg4/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<2> (reg4/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<3> (reg4/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<4> (reg4/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<5> (reg4/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<6> (reg4/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<7> (reg4/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<8> (reg4/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<9> (reg4/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<10> (reg4/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<11> (reg4/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<12> (reg4/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<13> (reg4/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<14> (reg4/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<15> (reg4/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<16> (reg4/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<17> (reg4/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<18> (reg4/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<19> (reg4/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<20> (reg4/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<21> (reg4/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<22> (reg4/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<23> (reg4/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<24> (reg4/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<25> (reg4/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<26> (reg4/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<27> (reg4/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<28> (reg4/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  reg4/Mcount_temp_cy<29> (reg4/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  reg4/Mcount_temp_cy<30> (reg4/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  reg4/Mcount_temp_xor<31> (reg4/Mcount_temp31)
     FDRE:D                    0.008          reg4/temp_31
    ----------------------------------------
    Total                      2.899ns (1.616ns logic, 1.283ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 448 / 64
-------------------------------------------------------------------------
Offset:              1.912ns (Levels of Logic = 3)
  Source:            reg3/temp_31 (FF)
  Destination:       data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: reg3/temp_31 to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.566  reg3/temp_31 (reg3/temp_31)
     LUT6:I2->O            1   0.097   0.511  Mux2/Mmux_Z_8_o_I0[31]_MUX_64_o_82 (Mux2/Mmux_Z_8_o_I0[31]_MUX_64_o_82)
     LUT6:I3->O            1   0.097   0.279  Mux2/Mmux_Z_8_o_I0[31]_MUX_64_o_2_f71 (data2_31_OBUF)
     OBUF:I->O                 0.000          data2_31_OBUF (data2<31>)
    ----------------------------------------
    Total                      1.912ns (0.555ns logic, 1.357ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 448 / 64
-------------------------------------------------------------------------
Delay:               1.791ns (Levels of Logic = 4)
  Source:            read_sel1<1> (PAD)
  Destination:       data1<31> (PAD)

  Data Path: read_sel1<1> to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.805  read_sel1_1_IBUF (read_sel1_1_IBUF)
     LUT6:I0->O            1   0.097   0.511  Mux1/Mmux_Z_8_o_I0[0]_MUX_1056_o_82 (Mux1/Mmux_Z_8_o_I0[0]_MUX_1056_o_82)
     LUT6:I3->O            1   0.097   0.279  Mux1/Mmux_Z_8_o_I0[0]_MUX_1056_o_2_f71 (data1_0_OBUF)
     OBUF:I->O                 0.000          data1_0_OBUF (data1<0>)
    ----------------------------------------
    Total                      1.791ns (0.195ns logic, 1.596ns route)
                                       (10.9% logic, 89.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.193|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.98 secs
 
--> 

Total memory usage is 354348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   32 (   0 filtered)

