<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_cru</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_cru'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_cru')">soc_scu_cru</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.00</td>
<td class="s8 cl rt"><a href="mod1323.html#Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Toggle" > 57.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1323.html#Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1323.html#inst_tag_82063"  onclick="showContent('inst_tag_82063')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></td>
<td class="s7 cl rt"> 71.00</td>
<td class="s8 cl rt"><a href="mod1323.html#Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Toggle" > 57.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1323.html#Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_cru'>
<hr>
<a name="inst_tag_82063"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_82063" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.00</td>
<td class="s8 cl rt"><a href="mod1323.html#Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1323.html#Toggle" > 57.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1323.html#Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.66</td>
<td class="s9 cl rt"> 95.54</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 53.05</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.36</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.24</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="s3 cl rt"> 32.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1325.html#inst_tag_82065" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263945" id="tag_urg_inst_263945">clk_acpu_div</a></td>
<td class="s6 cl rt"> 62.27</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263946" id="tag_urg_inst_263946">clk_bcpu_div</a></td>
<td class="s6 cl rt"> 62.27</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263938" id="tag_urg_inst_263938">clk_div0</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263939" id="tag_urg_inst_263939">clk_div1</a></td>
<td class="s6 cl rt"> 62.27</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263940" id="tag_urg_inst_263940">clk_div2</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263941" id="tag_urg_inst_263941">clk_div3</a></td>
<td class="s6 cl rt"> 62.27</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263943" id="tag_urg_inst_263943">clk_div4</a></td>
<td class="s6 cl rt"> 62.27</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263942" id="tag_urg_inst_263942">clk_div_ddr_phy</a></td>
<td class="s8 cl rt"> 87.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.54</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263944" id="tag_urg_inst_263944">clk_pscc_div</a></td>
<td class="s6 cl rt"> 67.82</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2920.html#inst_tag_263947" id="tag_urg_inst_263947">clk_usb_wakeup_div</a></td>
<td class="s7 cl rt"> 71.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196325" id="tag_urg_inst_196325">clkgate_clk_acpu</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196326" id="tag_urg_inst_196326">clkgate_clk_acpu_mtime</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196328" id="tag_urg_inst_196328">clkgate_clk_bcpu</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196329" id="tag_urg_inst_196329">clkgate_clk_bcpu_mtime</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196337" id="tag_urg_inst_196337">clkgate_clk_cru</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196336" id="tag_urg_inst_196336">clkgate_clk_ddr_cfg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196339" id="tag_urg_inst_196339">clkgate_clk_ddr_ctl</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196338" id="tag_urg_inst_196338">clkgate_clk_ddr_phy</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196327" id="tag_urg_inst_196327">clkgate_clk_dma</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196333" id="tag_urg_inst_196333">clkgate_clk_gpio</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196334" id="tag_urg_inst_196334">clkgate_clk_gpt</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196331" id="tag_urg_inst_196331">clkgate_clk_i2c</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196340" id="tag_urg_inst_196340">clkgate_clk_pscc_xtl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196330" id="tag_urg_inst_196330">clkgate_clk_qspi</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196332" id="tag_urg_inst_196332">clkgate_clk_uart</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2182.html#inst_tag_196335" id="tag_urg_inst_196335">clkgate_clk_usb</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1784.html#inst_tag_150748" id="tag_urg_inst_150748">clkmux_clk0_div2</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1784.html#inst_tag_150747" id="tag_urg_inst_150747">clkmux_osc_xtal</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185827" id="tag_urg_inst_185827">rst_sync_acpu_bus</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185828" id="tag_urg_inst_185828">rst_sync_acpu_core</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185847" id="tag_urg_inst_185847">rst_sync_acpu_div</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185826" id="tag_urg_inst_185826">rst_sync_bcpu</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185848" id="tag_urg_inst_185848">rst_sync_bcpu_div</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185845" id="tag_urg_inst_185845">rst_sync_clk1</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185829" id="tag_urg_inst_185829">rst_sync_clk_133</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185830" id="tag_urg_inst_185830">rst_sync_clk_266</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185831" id="tag_urg_inst_185831">rst_sync_clk_533</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185833" id="tag_urg_inst_185833">rst_sync_ddr_controller</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185844" id="tag_urg_inst_185844">rst_sync_dma</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185836" id="tag_urg_inst_185836">rst_sync_emac</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185841" id="tag_urg_inst_185841">rst_sync_fpga0</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185842" id="tag_urg_inst_185842">rst_sync_fpga1</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185843" id="tag_urg_inst_185843">rst_sync_fpga_s</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185840" id="tag_urg_inst_185840">rst_sync_gbe_nrxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185838" id="tag_urg_inst_185838">rst_sync_gbe_ntxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185839" id="tag_urg_inst_185839">rst_sync_gbe_rxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185837" id="tag_urg_inst_185837">rst_sync_gbe_txreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185846" id="tag_urg_inst_185846">rst_sync_osc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185834" id="tag_urg_inst_185834">rst_sync_peripher</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185825" id="tag_urg_inst_185825">rst_sync_poweron</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185832" id="tag_urg_inst_185832">rst_sync_sram_noc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2134.html#inst_tag_185835" id="tag_urg_inst_185835">rst_sync_usb</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod464.html#inst_tag_32233" id="tag_urg_inst_32233">sync_bus_div3_clk0</a></td>
<td class="s7 cl rt"> 72.02</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod464.html#inst_tag_32232" id="tag_urg_inst_32232">sync_bus_div3_clk1</a></td>
<td class="s7 cl rt"> 72.02</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod301.html#inst_tag_26009" id="tag_urg_inst_26009">sync_ddr_ctl_cg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod301.html#inst_tag_26008" id="tag_urg_inst_26008">sync_ddr_phy_cg</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_cru'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1323.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>56</td><td>48</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>164</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>199</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>275</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>279</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>285</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>291</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>296</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>308</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>518</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
147                       always @ (posedge clk_osc or negedge rst_n_poweron) begin
148        2/2              if (!rst_n_poweron) clksel_save &lt;= 1'h1;
149        1/1              else                clksel_save &lt;= 1'h0;
150                       end
151                     
152                       always @ (posedge clk_osc) begin
153        2/2              if (clksel_save)   clksel &lt;= {clk_sel1, clk_sel0};
                        MISSING_ELSE
154                       end
155                     
156                       clkmux clkmux_osc_xtal  (.clka(clk_osc), .clkb(clk_xtal_ref), .select(clksel[1]), .clk_out(clk_mux_osc_xtal));
157                     
158                       assign clk_pll_soc_ref = clk_mux_osc_xtal;
159                     
160                       clkmux clkmux_clk0_div2 (.clka(clk_mux_osc_xtal), .clkb(clk0), .select(clksel[0]), .clk_out(clk_mux_int));
161                     
162                     
163                       always @ (posedge clk_cru or negedge rst_n_133) begin
164        2/2              if (!rst_n_133) clk_sel_status &lt;= 'h0;
165        1/1              else            clk_sel_status &lt;= clksel;
166                       end
167                     
168                     
169                     
170                     
171                     //*****************************************************************************
172                     //             Reset source
173                     //*****************************************************************************
174                     
175                     assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron &amp; soc_pll_ctl_pllen : soc_pll_status_lock;
176                     
177                       rstsync rst_sync_poweron
178                         (
179                           .clk          (clk_mux_int),
180                           .rst_soft     (1'b1),
181                           .rst_async    (rst_n_poweron_mux),
182                           .rst_sync_out (rst_n_por)
183                         );
184                     
185                     // //*****************************************************************************
186                     // //             Divider reset
187                     // //*****************************************************************************
188                     
189                     logic [3:0] div0_clk0_ff; 
190                     logic [3:0] div1_clk0_ff; 
191                     logic [3:0] div2_clk0_ff;
192                     logic [3:0] div3_ff; 
193                     logic [3:0] div2_ff; 
194                     logic [3:0] div1_ff; 
195                     logic [3:0] div0_ff; 
196                     
197                     
198                     always @ (posedge clk_mux_osc_xtal or negedge rst_n_poweron)begin
199        1/1            if(!rst_n_poweron) begin
200        1/1               div0_clk0_ff &lt;= 'h1;
201        1/1               div1_clk0_ff &lt;= 'h0;
202        1/1               div2_clk0_ff &lt;= 'h1;
203        1/1               div3_ff &lt;= 'h0;
204        1/1               div2_ff &lt;= 'h0;
205        1/1               div1_ff &lt;= 'h0;
206        1/1               div0_ff &lt;= 'h0;    
207                       end
208        1/1            else if (!soc_pll_ctl_pllen) begin
209        <font color = "red">0/1     ==>      div0_clk0_ff &lt;= div0_clk0;</font>
210        <font color = "red">0/1     ==>      div1_clk0_ff &lt;= div1_clk0;</font>
211        <font color = "red">0/1     ==>      div2_clk0_ff &lt;= div2_clk0; </font>
212        <font color = "red">0/1     ==>      div3_ff      &lt;= div3;</font>
213        <font color = "red">0/1     ==>      div2_ff      &lt;= div2;</font>
214        <font color = "red">0/1     ==>      div1_ff      &lt;= div1;</font>
215        <font color = "red">0/1     ==>      div0_ff      &lt;= div0;      </font>
216                       end
                        MISSING_ELSE
217                     end
218                     
219                     //*****************************************************************************
220                     //             Clk_mux dividers
221                     //*****************************************************************************
222                     
223                       clk_div #(
224                           .DIVIDER_WIDTH(4)
225                         ) clk_div0 (
226                           .clk     (clk_mux_int), //pll0 or osc
227                           .rst_n   (rst_n_por),
228                           .dvalue  (div0_clk0_ff),
229                           .clk_out (clk_int0) //266 MHz - pll0/4
230                         );
231                     
232                     
233                     
234                       clk_div #(
235                           .DIVIDER_WIDTH(4)
236                         ) clk_div1 (
237                           .clk     (clk_mux_int),
238                           .rst_n   (rst_n_por),
239                           .dvalue  (div1_clk0_ff),
240                           .clk_out (clk_int1) //533/266/133 MHz
241                         );
242                     
243                     
244                       clk_div #(
245                           .DIVIDER_WIDTH(4)
246                         ) clk_div2 (
247                           .clk     (clk_mux_int),
248                           .rst_n   (rst_n_por),
249                           .dvalue  (div2_clk0_ff),
250                           .clk_out (clk_int2) // 266/133 MHz
251                         );
252                     
253                     
254                     
255                     
256                     //*****************************************************************************
257                     //              BCPU resets
258                     //*****************************************************************************
259                       assign bcpu_rst_ctl = rst_n_por &amp; !bcpu_wathcdog_timer_reset &amp; sw_bcpu_rstn;
260                     
261                       always @ (posedge clk_int0 or negedge rst_n_por) begin
262        2/2              if(!rst_n_por) bcpu_rst_ctl_ff &lt;= 'h0;
263        1/1              else           bcpu_rst_ctl_ff &lt;= bcpu_rst_ctl;
264                       end
265                     
266                       rstsync rst_sync_bcpu
267                         (
268                           .clk          (clk_int0),
269                           .rst_soft     (1'b1),
270                           .rst_async    (bcpu_rst_ctl_ff),
271                           .rst_sync_out (bcpu_cnt_en)
272                         );
273                     
274                       always @ (posedge clk_int0) begin
275        1/1              bcpu_cnt_en_rse &lt;= {bcpu_cnt_en_rse[0], bcpu_cnt_en};
276                       end
277                     
278                       always @ (posedge clk_int0 or negedge rst_n_266) begin
279        2/2              if (!rst_n_266)                                    bcpu_rst_cnt_start &lt;= 1'h1;
280        <font color = "red">1/2     ==>      else if (!bcpu_cnt_en_rse[0] &amp; bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start &lt;= 1'h1;</font>
281        2/2              else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start &lt;= 1'h0;
                        MISSING_ELSE
282                       end
283                     
284                       always @ (posedge clk_int0 or negedge rst_n_266) begin
285        2/2              if (!rst_n_266)             bcpu_rst_cnt &lt;= 'h0;
286        2/2              else if (bcpu_rst_cnt_start) bcpu_rst_cnt &lt;= bcpu_rst_cnt + 1'h1;
287        1/1              else                         bcpu_rst_cnt &lt;= 'h0;
288                       end
289                     
290                       always @ (posedge clk_int0 or negedge rst_n_266) begin
291        2/2              if (!rst_n_266)             rst_n_bcpu_core &lt;= 'h0;
292        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_core &lt;= bcpu_rst_cnt &gt;= 8'h20;
                        MISSING_ELSE
293                       end
294                     
295                       always @ (posedge clk_int0 or negedge rst_n_266) begin
296        2/2              if (!rst_n_266)             rst_n_bcpu_bus &lt;= 'h0;
297        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_bus &lt;= bcpu_rst_cnt &gt;= 8'h10;
                        MISSING_ELSE
298                       end
299                     
300                       assign deassert_bcpu_rstn = bcpu_rst_cnt[5];
301                     
302                     //*****************************************************************************
303                     //              ACPU resets
304                     //*****************************************************************************
305                       assign acpu_rst_ctl = rst_n_por &amp; !acpu_wathcdog_timer_reset &amp; sw_acpu_rstn;
306                     
307                       always @ (posedge clk_int1 or negedge rst_n_por) begin
308        2/2              if(!rst_n_por) acpu_rst_ctl_ff &lt;= 'h0;
309        1/1              else           acpu_rst_ctl_ff &lt;= acpu_rst_ctl;
310                       end
311                     
312                       rstsync rst_sync_acpu_bus
313                         (
314                           .clk          (clk_int1),
315                           .rst_soft     (1'b1),
316                           .rst_async    (acpu_rst_ctl_ff),
317                           .rst_sync_out (rst_n_acpu_bus)
318                         );
319                     
320                       rstsync rst_sync_acpu_core
321                         (
322                           .clk          (clk_int1),
323                           .rst_soft     (1'b1),
324                           .rst_async    (rst_n_acpu_bus),
325                           .rst_sync_out (rst_n_acpu_core)
326                         );
327                     
328                     //*****************************************************************************
329                     //              Peripheral resets
330                     //*****************************************************************************
331                     
332                       rstsync rst_sync_clk_133
333                         (
334                           .clk          (clk_int1),
335                           .rst_soft     (1'b1),
336                           .rst_async    (rst_n_por),
337                           .rst_sync_out (rst_n_533)
338                         );
339                     
340                       rstsync rst_sync_clk_266
341                         (
342                           .clk          (clk_int0),
343                           .rst_soft     (1'b1),
344                           .rst_async    (rst_n_por),
345                           .rst_sync_out (rst_n_266)
346                         );
347                     
348                       rstsync rst_sync_clk_533
349                         (
350                           .clk          (clk_cru),
351                           .rst_soft     (1'b1),
352                           .rst_async    (rst_n_por),
353                           .rst_sync_out (rst_n_133)
354                         );
355                     
356                     //*****************************************************************************
357                     //              SRAM
358                     //*****************************************************************************
359                       assign sram_noc_rst_ctl = rst_n_por;
360                       rstsync rst_sync_sram_noc
361                         (
362                           .clk          (clk_int1),
363                           .rst_soft     (1'b1),
364                           .rst_async    (sram_noc_rst_ctl),
365                           .rst_sync_out (rst_n_sram)
366                         );
367                     
368                     //*****************************************************************************
369                     //              DDR mem controller reset
370                     //*****************************************************************************
371                       assign ddr_controller_rst_ctl = rst_n_por &amp; sw_ddr_rstn;
372                       rstsync rst_sync_ddr_controller
373                         (
374                           .clk          (clk_int1),
375                           .rst_soft     (1'b1),
376                           .rst_async    (ddr_controller_rst_ctl),
377                           .rst_sync_out (rst_n_ddr)
378                         );
379                     
380                     //*****************************************************************************
381                     //              Peripherial reset
382                     //*****************************************************************************
383                       assign peripher_rst_ctl = rst_n_por &amp; sw_per_rstn;
384                       rstsync rst_sync_peripher
385                         (
386                           .clk          (clk_cru),
387                           .rst_soft     (1'b1),
388                           .rst_async    (peripher_rst_ctl),
389                           .rst_sync_out (rst_n_per)
390                         );
391                     //*****************************************************************************
392                     //              USB reset
393                     //*****************************************************************************
394                       assign usb_rst_ctl = rst_n_por &amp; sw_usb_rstn;
395                       rstsync rst_sync_usb
396                         (
397                           .clk          (clk_int2),
398                           .rst_soft     (1'b1),
399                           .rst_async    (usb_rst_ctl),
400                           .rst_sync_out (rst_n_usb)
401                         );
402                     //*****************************************************************************
403                     //              GbE reset
404                     //*****************************************************************************
405                     
406                       assign clk_gbe_rx_n = ~clk_gbe_rx;
407                     
408                       assign emac_rst_ctl = rst_n_por &amp; sw_emac_rstn;
409                     
410                       rstsync rst_sync_emac (
411                         .clk         (clk_int2    ),
412                         .rst_soft    (1'b1        ),
413                         .rst_async   (emac_rst_ctl),
414                         .rst_sync_out(rst_n_emac  )
415                       );
416                     
417                       rstsync rst_sync_gbe_txreset (
418                         .clk         (clk_gbe_rx  ),
419                         .rst_soft    (1'b1        ),
420                         .rst_async   (rst_n_por   ),
421                         .rst_sync_out(rst_n_gbe_tx)
422                       );
423                     
424                       rstsync rst_sync_gbe_ntxreset (
425                         .clk         (clk_gbe_rx_n  ),
426                         .rst_soft    (1'b1          ),
427                         .rst_async   (rst_n_por     ),
428                         .rst_sync_out(rst_n_gbe_ntx )
429                       );
430                     
431                       rstsync rst_sync_gbe_rxreset (
432                         .clk         (clk_gbe_rx  ),
433                         .rst_soft    (1'b1        ),
434                         .rst_async   (rst_n_por   ),
435                         .rst_sync_out(rst_n_gbe_rx)
436                       );
437                     
438                       rstsync rst_sync_gbe_nrxreset (
439                         .clk         (clk_gbe_rx_n  ),
440                         .rst_soft    (1'b1          ),
441                         .rst_async   (rst_n_por     ),
442                         .rst_sync_out(rst_n_gbe_nrx )
443                       );
444                     
445                     
446                     //*****************************************************************************
447                     //              FPGA resets
448                     //*****************************************************************************
449                       assign fpga0_rst_ctl = rst_n_por &amp; sw_fpga0_rstn;
450                       rstsync rst_sync_fpga0
451                         (
452                           .clk          (clk_fpga0),
453                           .rst_soft     (1'b1),
454                           .rst_async    (fpga0_rst_ctl),
455                           .rst_sync_out (rst_n_fpga0)
456                         );
457                     
458                       assign fpga1_rst_ctl = rst_n_por &amp; sw_fpga1_rstn;
459                       rstsync rst_sync_fpga1
460                         (
461                           .clk          (clk_fpga1),
462                           .rst_soft     (1'b1),
463                           .rst_async    (fpga1_rst_ctl),
464                           .rst_sync_out (rst_n_fpga1)
465                         );
466                     
467                       rstsync rst_sync_fpga_s
468                         (
469                           .clk          (clk_fpga_s),
470                           .rst_soft     (1'b1),
471                           .rst_async    (fpga0_rst_ctl | fpga1_rst_ctl),
472                           .rst_sync_out (rst_n_fpga_s)
473                         );
474                     
475                     //*****************************************************************************
476                     //              DMA reset
477                     //*****************************************************************************
478                         assign dma_rst_ctl = rst_n_por &amp; sw_dma_rstn;
479                         rstsync rst_sync_dma
480                           (
481                             .clk          (clk_int2),
482                             .rst_soft     (1'b1),
483                             .rst_async    (dma_rst_ctl),
484                             .rst_sync_out (rst_n_dma)
485                           );
486                     //*****************************************************************************
487                     //              Clock divider 1 for QSPI, I2C, uart, GPIO, GPT logic
488                     //*****************************************************************************
489                     
490                       clk_div #(
491                           .DIVIDER_WIDTH(4)
492                         ) clk_div3 (
493                           .clk     (clk_int0),   // 266 MHz
494                           .rst_n   (rst_n_266),
495                           .dvalue  (div0_ff),
496                           .clk_out (clk_int0_div2) // 133 MHz
497                         );
498                     
499                     
500                     //*****************************************************************************
501                     //              Clock divider 2 for DDR controller logic
502                     //*****************************************************************************
503                     
504                       rstsync rst_sync_clk1
505                         (
506                           .clk          (clk1),
507                           .rst_soft     (1'b1),
508                           .rst_async    (rst_n_por),
509                           .rst_sync_out (rst_n_por_clk1)
510                         );
511                     
512                     logic bypass;
513                     logic [3:0] div0_clk1_ff;
514                     
515                     logic clk1_ddr_phy_div;
516                     
517                     always @ (posedge clk1 or negedge rst_n_por_clk1)
518        2/2            if(!rst_n_por_clk1) bypass &lt;= 'h1;
519        1/1            else                bypass &lt;= div0_clk1=='h0;
520                     
521                     always @ (posedge clk1 or negedge rst_n_por_clk1)
522        2/2            if(!rst_n_por_clk1) div0_clk1_ff &lt;= 'h0;
523        1/1            else                div0_clk1_ff &lt;= div0_clk1 - 'h1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1323.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (clk_sel0 ? ((rst_n_poweron &amp; soc_pll_ctl_pllen)) : soc_pll_status_lock)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1323.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">86</td>
<td class="rt">49</td>
<td class="rt">56.98 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">222</td>
<td class="rt">128</td>
<td class="rt">57.66 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">111</td>
<td class="rt">78</td>
<td class="rt">70.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">111</td>
<td class="rt">50</td>
<td class="rt">45.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">86</td>
<td class="rt">49</td>
<td class="rt">56.98 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">222</td>
<td class="rt">128</td>
<td class="rt">57.66 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">111</td>
<td class="rt">78</td>
<td class="rt">70.27 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">111</td>
<td class="rt">50</td>
<td class="rt">45.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_sel0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_osc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_xtal_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pll_soc_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_poweron</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_qspi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_i2c</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_uart</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pscc_xtl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_bus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_bus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_sram</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_ddr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_per</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_emac</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga_s</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_133</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_266</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_533</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_ntx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_nrx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div2[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga1_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_bcpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_status_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_ctl_pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_bcpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1323.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">285</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">291</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">296</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">518</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">522</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron & soc_pll_ctl_pllen : soc_pll_status_lock;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n_poweron) clksel_save <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else                clksel_save <= 1'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (clksel_save)   clksel <= {clk_sel1, clk_sel0};
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n_133) clk_sel_status <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else            clk_sel_status <= clksel;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199          if(!rst_n_poweron) begin
             <font color = "green">-1-</font>  
200             div0_clk0_ff <= 'h1;
           <font color = "green">     ==></font>
201             div1_clk0_ff <= 'h0;
202             div2_clk0_ff <= 'h1;
203             div3_ff <= 'h0;
204             div2_ff <= 'h0;
205             div1_ff <= 'h0;
206             div0_ff <= 'h0;    
207          end
208          else if (!soc_pll_ctl_pllen) begin
                  <font color = "red">-2-</font>  
209            div0_clk0_ff <= div0_clk0;
           <font color = "red">    ==></font>
210            div1_clk0_ff <= div1_clk0;
211            div2_clk0_ff <= div2_clk0; 
212            div3_ff      <= div3;
213            div2_ff      <= div2;
214            div1_ff      <= div1;
215            div0_ff      <= div0;      
216          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if(!rst_n_por) bcpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else           bcpu_rst_ctl_ff <= bcpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n_266)                                    bcpu_rst_cnt_start <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (!bcpu_cnt_en_rse[0] & bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start <= 1'h1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
281            else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start <= 1'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
285            if (!rst_n_266)             bcpu_rst_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
286            else if (bcpu_rst_cnt_start) bcpu_rst_cnt <= bcpu_rst_cnt + 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
287            else                         bcpu_rst_cnt <= 'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            if (!rst_n_266)             rst_n_bcpu_core <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
292            else if (bcpu_rst_cnt_start) rst_n_bcpu_core <= bcpu_rst_cnt >= 8'h20;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
296            if (!rst_n_266)             rst_n_bcpu_bus <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
297            else if (bcpu_rst_cnt_start) rst_n_bcpu_bus <= bcpu_rst_cnt >= 8'h10;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308            if(!rst_n_por) acpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
309            else           acpu_rst_ctl_ff <= acpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
518          if(!rst_n_por_clk1) bypass <= 'h1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
519          else                bypass <= div0_clk1=='h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522          if(!rst_n_por_clk1) div0_clk1_ff <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
523          else                div0_clk1_ff <= div0_clk1 - 'h1;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_82063">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_cru">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
