/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan 31 08:26:59 2018
 *                 Full Compile MD5 Checksum  f6b2f6ff4d002926d6f8334f016f6948
 *                     (minus title and desc)
 *                 MD5 Checksum               50b5375b4a3d69161bdbab6692afc481
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1963
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              r_1979/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL r_1979/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_HIF_H__
#define BCHP_HIF_H__

/***************************************************************************
 *HIF - Host Interface Registers
 ***************************************************************************/
#define BCHP_HIF_SFT_RST0                        0x00000040 /* [RW][8] Software Reset Control Register */
#define BCHP_HIF_SFT_RST1                        0x00000041 /* [RW][8] Software Reset Control Register */
#define BCHP_HIF_SFT_RST2                        0x00000042 /* [RW][8] Software Reset Control Register */
#define BCHP_HIF_SFT_RST3                        0x00000043 /* [RW][8] Software Reset Control Register */
#define BCHP_HIF_CTRL_OVR                        0x00000045 /* [RW][8] Control Override */
#define BCHP_HIF_OSC_LDO_CTRL                    0x00000048 /* [RW][8] XTAL Oscillator LDO Control */
#define BCHP_HIF_OSC_BIAS_CTRL                   0x00000049 /* [RW][8] XTAL Oscillator Bias Control */
#define BCHP_HIF_OSC_CML_CTRL                    0x0000004a /* [RW][8] XTAL Oscillator CML Control */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS       0x0000004b /* [RW][8] XTAL Oscillator Stap Override Control for xcore_bias */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS         0x0000004c /* [RW][8] XTAL Oscillator Stap Override Control for highpass */
#define BCHP_HIF_MISC_CTRL                       0x00000074 /* [RW][8] Miscellaneous Control */
#define BCHP_HIF_PIN_STRAP                       0x00000076 /* [RO][8] Pin Strap Read Control Register */

/***************************************************************************
 *SFT_RST0 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST0 :: RSVD [07:07] */
#define BCHP_HIF_SFT_RST0_RSVD_MASK                                0x80
#define BCHP_HIF_SFT_RST0_RSVD_SHIFT                               7
#define BCHP_HIF_SFT_RST0_RSVD_DEFAULT                             0x00

/* HIF :: SFT_RST0 :: CORE_MTAP [06:06] */
#define BCHP_HIF_SFT_RST0_CORE_MTAP_MASK                           0x40
#define BCHP_HIF_SFT_RST0_CORE_MTAP_SHIFT                          6
#define BCHP_HIF_SFT_RST0_CORE_MTAP_DEFAULT                        0x00

/* HIF :: SFT_RST0 :: DEMOD_XPT [05:05] */
#define BCHP_HIF_SFT_RST0_DEMOD_XPT_MASK                           0x20
#define BCHP_HIF_SFT_RST0_DEMOD_XPT_SHIFT                          5
#define BCHP_HIF_SFT_RST0_DEMOD_XPT_DEFAULT                        0x00

/* HIF :: SFT_RST0 :: OTP [04:04] */
#define BCHP_HIF_SFT_RST0_OTP_MASK                                 0x10
#define BCHP_HIF_SFT_RST0_OTP_SHIFT                                4
#define BCHP_HIF_SFT_RST0_OTP_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: AVS [03:03] */
#define BCHP_HIF_SFT_RST0_AVS_MASK                                 0x08
#define BCHP_HIF_SFT_RST0_AVS_SHIFT                                3
#define BCHP_HIF_SFT_RST0_AVS_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: FSK [02:02] */
#define BCHP_HIF_SFT_RST0_FSK_MASK                                 0x04
#define BCHP_HIF_SFT_RST0_FSK_SHIFT                                2
#define BCHP_HIF_SFT_RST0_FSK_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: OCTOPUS [01:01] */
#define BCHP_HIF_SFT_RST0_OCTOPUS_MASK                             0x02
#define BCHP_HIF_SFT_RST0_OCTOPUS_SHIFT                            1
#define BCHP_HIF_SFT_RST0_OCTOPUS_DEFAULT                          0x00

/* HIF :: SFT_RST0 :: LEAP [00:00] */
#define BCHP_HIF_SFT_RST0_LEAP_MASK                                0x01
#define BCHP_HIF_SFT_RST0_LEAP_SHIFT                               0
#define BCHP_HIF_SFT_RST0_LEAP_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST1 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST1 :: RSVD_1 [07:06] */
#define BCHP_HIF_SFT_RST1_RSVD_1_MASK                              0xc0
#define BCHP_HIF_SFT_RST1_RSVD_1_SHIFT                             6
#define BCHP_HIF_SFT_RST1_RSVD_1_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: CHAN1 [05:05] */
#define BCHP_HIF_SFT_RST1_CHAN1_MASK                               0x20
#define BCHP_HIF_SFT_RST1_CHAN1_SHIFT                              5
#define BCHP_HIF_SFT_RST1_CHAN1_DEFAULT                            0x00

/* HIF :: SFT_RST1 :: CHAN0 [04:04] */
#define BCHP_HIF_SFT_RST1_CHAN0_MASK                               0x10
#define BCHP_HIF_SFT_RST1_CHAN0_SHIFT                              4
#define BCHP_HIF_SFT_RST1_CHAN0_DEFAULT                            0x00

/* HIF :: SFT_RST1 :: RSVD_0 [03:01] */
#define BCHP_HIF_SFT_RST1_RSVD_0_MASK                              0x0e
#define BCHP_HIF_SFT_RST1_RSVD_0_SHIFT                             1
#define BCHP_HIF_SFT_RST1_RSVD_0_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: AIF [00:00] */
#define BCHP_HIF_SFT_RST1_AIF_MASK                                 0x01
#define BCHP_HIF_SFT_RST1_AIF_SHIFT                                0
#define BCHP_HIF_SFT_RST1_AIF_DEFAULT                              0x00

/***************************************************************************
 *SFT_RST2 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST2 :: RSVD [07:02] */
#define BCHP_HIF_SFT_RST2_RSVD_MASK                                0xfc
#define BCHP_HIF_SFT_RST2_RSVD_SHIFT                               2
#define BCHP_HIF_SFT_RST2_RSVD_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS1 [01:01] */
#define BCHP_HIF_SFT_RST2_SDS1_MASK                                0x02
#define BCHP_HIF_SFT_RST2_SDS1_SHIFT                               1
#define BCHP_HIF_SFT_RST2_SDS1_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS0 [00:00] */
#define BCHP_HIF_SFT_RST2_SDS0_MASK                                0x01
#define BCHP_HIF_SFT_RST2_SDS0_SHIFT                               0
#define BCHP_HIF_SFT_RST2_SDS0_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST3 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST3 :: RSVD [07:02] */
#define BCHP_HIF_SFT_RST3_RSVD_MASK                                0xfc
#define BCHP_HIF_SFT_RST3_RSVD_SHIFT                               2
#define BCHP_HIF_SFT_RST3_RSVD_DEFAULT                             0x00

/* HIF :: SFT_RST3 :: AFEC1 [01:01] */
#define BCHP_HIF_SFT_RST3_AFEC1_MASK                               0x02
#define BCHP_HIF_SFT_RST3_AFEC1_SHIFT                              1
#define BCHP_HIF_SFT_RST3_AFEC1_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC0 [00:00] */
#define BCHP_HIF_SFT_RST3_AFEC0_MASK                               0x01
#define BCHP_HIF_SFT_RST3_AFEC0_SHIFT                              0
#define BCHP_HIF_SFT_RST3_AFEC0_DEFAULT                            0x00

/***************************************************************************
 *CTRL_OVR - Control Override
 ***************************************************************************/
/* HIF :: CTRL_OVR :: WD_FTM_RESET_ENABLE [07:07] */
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_MASK                 0x80
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_SHIFT                7
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_DEFAULT              0x01

/* HIF :: CTRL_OVR :: LEAP [06:06] */
#define BCHP_HIF_CTRL_OVR_LEAP_MASK                                0x40
#define BCHP_HIF_CTRL_OVR_LEAP_SHIFT                               6
#define BCHP_HIF_CTRL_OVR_LEAP_DEFAULT                             0x00

/* HIF :: CTRL_OVR :: RSVD [05:05] */
#define BCHP_HIF_CTRL_OVR_RSVD_MASK                                0x20
#define BCHP_HIF_CTRL_OVR_RSVD_SHIFT                               5
#define BCHP_HIF_CTRL_OVR_RSVD_DEFAULT                             0x00

/* HIF :: CTRL_OVR :: SFT_RST3 [04:04] */
#define BCHP_HIF_CTRL_OVR_SFT_RST3_MASK                            0x10
#define BCHP_HIF_CTRL_OVR_SFT_RST3_SHIFT                           4
#define BCHP_HIF_CTRL_OVR_SFT_RST3_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST2 [03:03] */
#define BCHP_HIF_CTRL_OVR_SFT_RST2_MASK                            0x08
#define BCHP_HIF_CTRL_OVR_SFT_RST2_SHIFT                           3
#define BCHP_HIF_CTRL_OVR_SFT_RST2_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST1 [02:02] */
#define BCHP_HIF_CTRL_OVR_SFT_RST1_MASK                            0x04
#define BCHP_HIF_CTRL_OVR_SFT_RST1_SHIFT                           2
#define BCHP_HIF_CTRL_OVR_SFT_RST1_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST0 [01:01] */
#define BCHP_HIF_CTRL_OVR_SFT_RST0_MASK                            0x02
#define BCHP_HIF_CTRL_OVR_SFT_RST0_SHIFT                           1
#define BCHP_HIF_CTRL_OVR_SFT_RST0_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: HIF_CTRL_OVR [00:00] */
#define BCHP_HIF_CTRL_OVR_HIF_CTRL_OVR_MASK                        0x01
#define BCHP_HIF_CTRL_OVR_HIF_CTRL_OVR_SHIFT                       0
#define BCHP_HIF_CTRL_OVR_HIF_CTRL_OVR_DEFAULT                     0x00

/***************************************************************************
 *OSC_LDO_CTRL - XTAL Oscillator LDO Control
 ***************************************************************************/
/* HIF :: OSC_LDO_CTRL :: RSVD [07:04] */
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_MASK                            0xf0
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_SHIFT                           4
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_DEFAULT                         0x00

/* HIF :: OSC_LDO_CTRL :: osc_ldo_ctrl [03:00] */
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_MASK                    0x0f
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_SHIFT                   0
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_DEFAULT                 0x05

/***************************************************************************
 *OSC_BIAS_CTRL - XTAL Oscillator Bias Control
 ***************************************************************************/
/* HIF :: OSC_BIAS_CTRL :: osc_select_current_gisb_control [07:07] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_MASK 0x80
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_SHIFT 7
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_DEFAULT 0x00

/* HIF :: OSC_BIAS_CTRL :: osc_cml_sel_pd [06:03] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_MASK                 0x78
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_SHIFT                3
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_DEFAULT              0x00

/* HIF :: OSC_BIAS_CTRL :: osc_d2cbias_gisb_control [02:00] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_MASK       0x07
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_SHIFT      0
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_DEFAULT    0x04

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* HIF :: OSC_CML_CTRL :: RSVD [07:06] */
#define BCHP_HIF_OSC_CML_CTRL_RSVD_MASK                            0xc0
#define BCHP_HIF_OSC_CML_CTRL_RSVD_SHIFT                           6
#define BCHP_HIF_OSC_CML_CTRL_RSVD_DEFAULT                         0x00

/* HIF :: OSC_CML_CTRL :: osc_PMSM_S3_pd_buffer [05:05] */
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_MASK           0x20
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_SHIFT          5
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_DEFAULT        0x00

/* HIF :: OSC_CML_CTRL :: osc_override_strap [04:04] */
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_MASK              0x10
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_SHIFT             4
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_DEFAULT           0x00

/* HIF :: OSC_CML_CTRL :: osc_pd_buffer [03:03] */
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_MASK                   0x08
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_SHIFT                  3
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_DEFAULT                0x00

/* HIF :: OSC_CML_CTRL :: osc_div2_sel [02:02] */
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_MASK                    0x04
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_SHIFT                   2
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_DEFAULT                 0x01

/* HIF :: OSC_CML_CTRL :: osc_current [01:00] */
#define BCHP_HIF_OSC_CML_CTRL_osc_current_MASK                     0x03
#define BCHP_HIF_OSC_CML_CTRL_osc_current_SHIFT                    0
#define BCHP_HIF_OSC_CML_CTRL_osc_current_DEFAULT                  0x01

/***************************************************************************
 *OSC_STRAP_OVRD_XCORE_BIAS - XTAL Oscillator Stap Override Control for xcore_bias
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: RSVD_0 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_MASK             0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_SHIFT            5
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_DEFAULT          0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_MASK                 0x10
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_SHIFT                4
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_DEFAULT              0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: XCORE_BIAS [03:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_MASK         0x0f
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_SHIFT        0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_DEFAULT      0x04

/***************************************************************************
 *OSC_STRAP_OVRD_HIGHPASS - XTAL Oscillator Stap Override Control for highpass
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_1 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_MASK               0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_SHIFT              5
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_MASK                   0x10
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_SHIFT                  4
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_DEFAULT                0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_0 [03:01] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_MASK               0x0e
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_SHIFT              1
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: VAL [00:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_MASK                  0x01
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_SHIFT                 0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_DEFAULT               0x01

/***************************************************************************
 *MISC_CTRL - Miscellaneous Control
 ***************************************************************************/
/* HIF :: MISC_CTRL :: RSVD [07:01] */
#define BCHP_HIF_MISC_CTRL_RSVD_MASK                               0xfe
#define BCHP_HIF_MISC_CTRL_RSVD_SHIFT                              1
#define BCHP_HIF_MISC_CTRL_RSVD_DEFAULT                            0x00

/* HIF :: MISC_CTRL :: LEAP_216_CLK_SEL [00:00] */
#define BCHP_HIF_MISC_CTRL_LEAP_216_CLK_SEL_MASK                   0x01
#define BCHP_HIF_MISC_CTRL_LEAP_216_CLK_SEL_SHIFT                  0
#define BCHP_HIF_MISC_CTRL_LEAP_216_CLK_SEL_DEFAULT                0x00

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP :: RSVD [07:01] */
#define BCHP_HIF_PIN_STRAP_RSVD_MASK                               0xfe
#define BCHP_HIF_PIN_STRAP_RSVD_SHIFT                              1
#define BCHP_HIF_PIN_STRAP_RSVD_DEFAULT                            0x00

/* HIF :: PIN_STRAP :: STRAP_SPI_BSCB [00:00] */
#define BCHP_HIF_PIN_STRAP_STRAP_SPI_BSCB_MASK                     0x01
#define BCHP_HIF_PIN_STRAP_STRAP_SPI_BSCB_SHIFT                    0
#define BCHP_HIF_PIN_STRAP_STRAP_SPI_BSCB_DEFAULT                  0x01

#endif /* #ifndef BCHP_HIF_H__ */

/* End of File */
